{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$264": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$147": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$148": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$150": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$153": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$185": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$186": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$188": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$189": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$191": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$192": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$193": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$194": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$195": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$196": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$197": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$265": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$274": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$275": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$276": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$277": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$278": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$279": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$280": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$281": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$282": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$283": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$284": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$285": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$286": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$287": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$288": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$289": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$290": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$291": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$292": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$293": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$294": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$295": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$296": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$297": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$298": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$299": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$300": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$301": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$302": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$303": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$304": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$305": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$306": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$307": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$308": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$309": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$310": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$311": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$312": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$313": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$314": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$315": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$316": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$317": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$318": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$319": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$320": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$321": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$322": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$323": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$324": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$325": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$326": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$327": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$328": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$329": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$157": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$161": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$162": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$163": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$164": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$165": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$166": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$167": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$168": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$169": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$170": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$171": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$172": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$173": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$175": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "module_top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../design/module_top.v:1.1-100.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "row_in": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "col_out": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11 ]
        },
        "catodo_po": {
          "direction": "output",
          "bits": [ 12, 13, 14, 15, 16, 17, 18 ]
        },
        "anodo_po": {
          "direction": "output",
          "bits": [ 19, 20, 21, 22 ]
        }
      },
      "cells": {
        "anodo_po_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 23 ],
            "O": [ 22 ]
          }
        },
        "anodo_po_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 24 ],
            "O": [ 21 ]
          }
        },
        "anodo_po_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 25 ],
            "O": [ 20 ]
          }
        },
        "anodo_po_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 26 ],
            "O": [ 19 ]
          }
        },
        "catodo_po_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 27 ],
            "O": [ 18 ]
          }
        },
        "catodo_po_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 28 ],
            "O": [ 17 ]
          }
        },
        "catodo_po_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 29 ],
            "O": [ 16 ]
          }
        },
        "catodo_po_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 30 ],
            "O": [ 15 ]
          }
        },
        "catodo_po_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 31 ],
            "O": [ 14 ]
          }
        },
        "catodo_po_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 32 ],
            "O": [ 13 ]
          }
        },
        "catodo_po_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 33 ],
            "O": [ 12 ]
          }
        },
        "col_out_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 34 ],
            "O": [ 11 ]
          }
        },
        "col_out_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 35 ],
            "O": [ 10 ]
          }
        },
        "col_out_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 36 ],
            "O": [ 9 ]
          }
        },
        "col_out_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 37 ],
            "O": [ 8 ]
          }
        },
        "control_inst.A_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 39 ],
            "CLK": [ 40 ],
            "D": [ 41 ],
            "Q": [ 42 ]
          }
        },
        "control_inst.A_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 43 ],
            "CLK": [ 40 ],
            "D": [ 44 ],
            "Q": [ 45 ]
          }
        },
        "control_inst.A_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 46 ],
            "CLK": [ 40 ],
            "D": [ 47 ],
            "Q": [ 48 ]
          }
        },
        "control_inst.A_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 46 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 47 ],
            "I0": [ 50 ],
            "I1": [ 51 ]
          }
        },
        "control_inst.A_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 52 ],
            "CLK": [ 40 ],
            "D": [ 53 ],
            "Q": [ 54 ]
          }
        },
        "control_inst.A_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 52 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 43 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 44 ],
            "I0": [ 50 ],
            "I1": [ 55 ]
          }
        },
        "control_inst.A_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 56 ],
            "CLK": [ 40 ],
            "D": [ 57 ],
            "Q": [ 58 ]
          }
        },
        "control_inst.A_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 56 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 57 ],
            "I0": [ 50 ],
            "I1": [ 59 ]
          }
        },
        "control_inst.A_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 60 ],
            "CLK": [ 40 ],
            "D": [ 61 ],
            "Q": [ 62 ]
          }
        },
        "control_inst.A_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 60 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 61 ],
            "I0": [ 50 ],
            "I1": [ 63 ]
          }
        },
        "control_inst.A_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 64 ],
            "CLK": [ 40 ],
            "D": [ 65 ],
            "Q": [ 66 ]
          }
        },
        "control_inst.A_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 64 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 65 ],
            "I0": [ 50 ],
            "I1": [ 67 ]
          }
        },
        "control_inst.A_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 68 ],
            "CLK": [ 40 ],
            "D": [ 69 ],
            "Q": [ 70 ]
          }
        },
        "control_inst.A_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 68 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 69 ],
            "I0": [ 50 ],
            "I1": [ 71 ]
          }
        },
        "control_inst.A_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 72 ],
            "CLK": [ 40 ],
            "D": [ 73 ],
            "Q": [ 74 ]
          }
        },
        "control_inst.A_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 72 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 73 ],
            "I0": [ 50 ],
            "I1": [ 75 ]
          }
        },
        "control_inst.A_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 76 ],
            "CLK": [ 40 ],
            "D": [ 77 ],
            "Q": [ 78 ]
          }
        },
        "control_inst.A_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 76 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 77 ],
            "I0": [ 50 ],
            "I1": [ 79 ]
          }
        },
        "control_inst.A_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 80 ],
            "CLK": [ 40 ],
            "D": [ 81 ],
            "Q": [ 82 ]
          }
        },
        "control_inst.A_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 80 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 81 ],
            "I0": [ 50 ],
            "I1": [ 83 ]
          }
        },
        "control_inst.A_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 38 ],
            "CLEAR": [ 84 ],
            "CLK": [ 40 ],
            "D": [ 85 ],
            "Q": [ 86 ]
          }
        },
        "control_inst.A_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 84 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 85 ],
            "I0": [ 50 ],
            "I1": [ 87 ]
          }
        },
        "control_inst.A_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 39 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 41 ],
            "I0": [ 50 ],
            "I1": [ 88 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 89 ],
            "COUT": [ 90 ],
            "I0": [ 91 ],
            "I1": [ 92 ],
            "I3": [ 93 ],
            "SUM": [ 55 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 94 ],
            "COUT": [ 89 ],
            "I0": [ 91 ],
            "I1": [ 95 ],
            "I3": [ 93 ],
            "SUM": [ 59 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 96 ],
            "I0": [ 97 ],
            "I1": [ 98 ],
            "I3": [ 93 ],
            "SUM": [ 51 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 99 ],
            "COUT": [ 94 ],
            "I0": [ 91 ],
            "I1": [ 100 ],
            "I3": [ 93 ],
            "SUM": [ 63 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 101 ],
            "COUT": [ 99 ],
            "I0": [ 91 ],
            "I1": [ 102 ],
            "I3": [ 93 ],
            "SUM": [ 67 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 103 ],
            "COUT": [ 101 ],
            "I0": [ 91 ],
            "I1": [ 104 ],
            "I3": [ 93 ],
            "SUM": [ 71 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 105 ],
            "COUT": [ 103 ],
            "I0": [ 91 ],
            "I1": [ 106 ],
            "I3": [ 93 ],
            "SUM": [ 75 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 107 ],
            "COUT": [ 105 ],
            "I0": [ 91 ],
            "I1": [ 108 ],
            "I3": [ 93 ],
            "SUM": [ 79 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 109 ],
            "COUT": [ 107 ],
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I3": [ 93 ],
            "SUM": [ 83 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 96 ],
            "COUT": [ 109 ],
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I3": [ 93 ],
            "SUM": [ 87 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 90 ],
            "COUT": [ 114 ],
            "I0": [ 91 ],
            "I1": [ 115 ],
            "I3": [ 93 ],
            "SUM": [ 88 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 116 ],
            "COUT": [ 117 ],
            "I0": [ 118 ],
            "I1": [ 119 ],
            "I3": [ 93 ],
            "SUM": [ 92 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 120 ],
            "COUT": [ 116 ],
            "I0": [ 121 ],
            "I1": [ 122 ],
            "I3": [ 93 ],
            "SUM": [ 95 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 123 ],
            "I0": [ 54 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 98 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 124 ],
            "COUT": [ 120 ],
            "I0": [ 125 ],
            "I1": [ 126 ],
            "I3": [ 93 ],
            "SUM": [ 100 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 127 ],
            "COUT": [ 124 ],
            "I0": [ 128 ],
            "I1": [ 129 ],
            "I3": [ 93 ],
            "SUM": [ 102 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 130 ],
            "COUT": [ 127 ],
            "I0": [ 131 ],
            "I1": [ 132 ],
            "I3": [ 93 ],
            "SUM": [ 104 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 133 ],
            "COUT": [ 130 ],
            "I0": [ 134 ],
            "I1": [ 135 ],
            "I3": [ 93 ],
            "SUM": [ 106 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 136 ],
            "COUT": [ 133 ],
            "I0": [ 137 ],
            "I1": [ 138 ],
            "I3": [ 93 ],
            "SUM": [ 108 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 139 ],
            "COUT": [ 136 ],
            "I0": [ 140 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 111 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 123 ],
            "COUT": [ 139 ],
            "I0": [ 48 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 113 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 117 ],
            "COUT": [ 141 ],
            "I0": [ 142 ],
            "I1": [ 143 ],
            "I3": [ 93 ],
            "SUM": [ 115 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 142 ],
            "I0": [ 62 ],
            "I1": [ 45 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 118 ],
            "I0": [ 66 ],
            "I1": [ 58 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 121 ],
            "I0": [ 70 ],
            "I1": [ 62 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 125 ],
            "I0": [ 74 ],
            "I1": [ 66 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 128 ],
            "I0": [ 78 ],
            "I1": [ 70 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 131 ],
            "I0": [ 82 ],
            "I1": [ 74 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_6": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 134 ],
            "I0": [ 86 ],
            "I1": [ 78 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_7": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 137 ],
            "I0": [ 48 ],
            "I1": [ 82 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_8": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 140 ],
            "I0": [ 54 ],
            "I1": [ 86 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 143 ],
            "I0": [ 66 ],
            "I1": [ 58 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 119 ],
            "I0": [ 70 ],
            "I1": [ 62 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 122 ],
            "I0": [ 74 ],
            "I1": [ 66 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 126 ],
            "I0": [ 78 ],
            "I1": [ 70 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 129 ],
            "I0": [ 82 ],
            "I1": [ 74 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 132 ],
            "I0": [ 86 ],
            "I1": [ 78 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_6": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 135 ],
            "I0": [ 48 ],
            "I1": [ 82 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_7": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 138 ],
            "I0": [ 54 ],
            "I1": [ 86 ]
          }
        },
        "control_inst.B_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 145 ],
            "CLK": [ 40 ],
            "D": [ 146 ],
            "Q": [ 147 ]
          }
        },
        "control_inst.B_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 148 ],
            "CLK": [ 40 ],
            "D": [ 149 ],
            "Q": [ 150 ]
          }
        },
        "control_inst.B_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 151 ],
            "CLK": [ 40 ],
            "D": [ 152 ],
            "Q": [ 153 ]
          }
        },
        "control_inst.B_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 151 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 152 ],
            "I0": [ 50 ],
            "I1": [ 154 ]
          }
        },
        "control_inst.B_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 155 ],
            "CLK": [ 40 ],
            "D": [ 53 ],
            "Q": [ 156 ]
          }
        },
        "control_inst.B_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 155 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 158 ],
            "O": [ 159 ],
            "S0": [ 35 ]
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100011111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 157 ],
            "I0": [ 160 ],
            "I1": [ 161 ],
            "I2": [ 162 ],
            "I3": [ 163 ]
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001110101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 158 ],
            "I0": [ 160 ],
            "I1": [ 161 ],
            "I2": [ 162 ],
            "I3": [ 163 ]
          }
        },
        "control_inst.B_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 148 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 149 ],
            "I0": [ 50 ],
            "I1": [ 164 ]
          }
        },
        "control_inst.B_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 165 ],
            "CLK": [ 40 ],
            "D": [ 166 ],
            "Q": [ 167 ]
          }
        },
        "control_inst.B_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 165 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 166 ],
            "I0": [ 50 ],
            "I1": [ 168 ]
          }
        },
        "control_inst.B_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 169 ],
            "CLK": [ 40 ],
            "D": [ 170 ],
            "Q": [ 171 ]
          }
        },
        "control_inst.B_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 169 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 170 ],
            "I0": [ 50 ],
            "I1": [ 172 ]
          }
        },
        "control_inst.B_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 173 ],
            "CLK": [ 40 ],
            "D": [ 174 ],
            "Q": [ 175 ]
          }
        },
        "control_inst.B_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 173 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 174 ],
            "I0": [ 50 ],
            "I1": [ 176 ]
          }
        },
        "control_inst.B_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 177 ],
            "CLK": [ 40 ],
            "D": [ 178 ],
            "Q": [ 179 ]
          }
        },
        "control_inst.B_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 177 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 178 ],
            "I0": [ 50 ],
            "I1": [ 180 ]
          }
        },
        "control_inst.B_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 181 ],
            "CLK": [ 40 ],
            "D": [ 182 ],
            "Q": [ 183 ]
          }
        },
        "control_inst.B_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 181 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 182 ],
            "I0": [ 50 ],
            "I1": [ 184 ]
          }
        },
        "control_inst.B_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 185 ],
            "CLK": [ 40 ],
            "D": [ 186 ],
            "Q": [ 187 ]
          }
        },
        "control_inst.B_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 185 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 186 ],
            "I0": [ 50 ],
            "I1": [ 188 ]
          }
        },
        "control_inst.B_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 189 ],
            "CLK": [ 40 ],
            "D": [ 190 ],
            "Q": [ 191 ]
          }
        },
        "control_inst.B_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 189 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 190 ],
            "I0": [ 50 ],
            "I1": [ 192 ]
          }
        },
        "control_inst.B_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 144 ],
            "CLEAR": [ 193 ],
            "CLK": [ 40 ],
            "D": [ 194 ],
            "Q": [ 195 ]
          }
        },
        "control_inst.B_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 193 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 194 ],
            "I0": [ 50 ],
            "I1": [ 196 ]
          }
        },
        "control_inst.B_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 145 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 146 ],
            "I0": [ 50 ],
            "I1": [ 197 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 198 ],
            "COUT": [ 199 ],
            "I0": [ 91 ],
            "I1": [ 200 ],
            "I3": [ 93 ],
            "SUM": [ 164 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 201 ],
            "COUT": [ 198 ],
            "I0": [ 91 ],
            "I1": [ 202 ],
            "I3": [ 93 ],
            "SUM": [ 168 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 203 ],
            "I0": [ 97 ],
            "I1": [ 204 ],
            "I3": [ 93 ],
            "SUM": [ 154 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 205 ],
            "COUT": [ 201 ],
            "I0": [ 91 ],
            "I1": [ 206 ],
            "I3": [ 93 ],
            "SUM": [ 172 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 207 ],
            "COUT": [ 205 ],
            "I0": [ 91 ],
            "I1": [ 208 ],
            "I3": [ 93 ],
            "SUM": [ 176 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 209 ],
            "COUT": [ 207 ],
            "I0": [ 91 ],
            "I1": [ 210 ],
            "I3": [ 93 ],
            "SUM": [ 180 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 211 ],
            "COUT": [ 209 ],
            "I0": [ 91 ],
            "I1": [ 212 ],
            "I3": [ 93 ],
            "SUM": [ 184 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 213 ],
            "COUT": [ 211 ],
            "I0": [ 91 ],
            "I1": [ 214 ],
            "I3": [ 93 ],
            "SUM": [ 188 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 215 ],
            "COUT": [ 213 ],
            "I0": [ 110 ],
            "I1": [ 216 ],
            "I3": [ 93 ],
            "SUM": [ 192 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 203 ],
            "COUT": [ 215 ],
            "I0": [ 112 ],
            "I1": [ 217 ],
            "I3": [ 93 ],
            "SUM": [ 196 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 199 ],
            "COUT": [ 218 ],
            "I0": [ 91 ],
            "I1": [ 219 ],
            "I3": [ 93 ],
            "SUM": [ 197 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 220 ],
            "COUT": [ 221 ],
            "I0": [ 222 ],
            "I1": [ 223 ],
            "I3": [ 93 ],
            "SUM": [ 200 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 224 ],
            "COUT": [ 220 ],
            "I0": [ 225 ],
            "I1": [ 226 ],
            "I3": [ 93 ],
            "SUM": [ 202 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 227 ],
            "I0": [ 156 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 204 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 228 ],
            "COUT": [ 224 ],
            "I0": [ 229 ],
            "I1": [ 230 ],
            "I3": [ 93 ],
            "SUM": [ 206 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 231 ],
            "COUT": [ 228 ],
            "I0": [ 232 ],
            "I1": [ 233 ],
            "I3": [ 93 ],
            "SUM": [ 208 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 234 ],
            "COUT": [ 231 ],
            "I0": [ 235 ],
            "I1": [ 236 ],
            "I3": [ 93 ],
            "SUM": [ 210 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 237 ],
            "COUT": [ 234 ],
            "I0": [ 238 ],
            "I1": [ 239 ],
            "I3": [ 93 ],
            "SUM": [ 212 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 240 ],
            "COUT": [ 237 ],
            "I0": [ 241 ],
            "I1": [ 242 ],
            "I3": [ 93 ],
            "SUM": [ 214 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 243 ],
            "COUT": [ 240 ],
            "I0": [ 244 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 216 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 227 ],
            "COUT": [ 243 ],
            "I0": [ 153 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 217 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 221 ],
            "COUT": [ 245 ],
            "I0": [ 246 ],
            "I1": [ 247 ],
            "I3": [ 93 ],
            "SUM": [ 219 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 246 ],
            "I0": [ 171 ],
            "I1": [ 150 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 222 ],
            "I0": [ 175 ],
            "I1": [ 167 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 225 ],
            "I0": [ 179 ],
            "I1": [ 171 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 229 ],
            "I0": [ 183 ],
            "I1": [ 175 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 232 ],
            "I0": [ 187 ],
            "I1": [ 179 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 235 ],
            "I0": [ 191 ],
            "I1": [ 183 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_6": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 238 ],
            "I0": [ 195 ],
            "I1": [ 187 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_7": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 241 ],
            "I0": [ 191 ],
            "I1": [ 153 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_8": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 244 ],
            "I0": [ 195 ],
            "I1": [ 156 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 247 ],
            "I0": [ 175 ],
            "I1": [ 167 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 223 ],
            "I0": [ 179 ],
            "I1": [ 171 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 226 ],
            "I0": [ 183 ],
            "I1": [ 175 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 230 ],
            "I0": [ 187 ],
            "I1": [ 179 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 233 ],
            "I0": [ 191 ],
            "I1": [ 183 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 236 ],
            "I0": [ 195 ],
            "I1": [ 187 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_6": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 239 ],
            "I0": [ 191 ],
            "I1": [ 153 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_7": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 242 ],
            "I0": [ 195 ],
            "I1": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 249 ],
            "CLK": [ 40 ],
            "D": [ 250 ],
            "Q": [ 251 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 252 ],
            "CLK": [ 40 ],
            "D": [ 253 ],
            "Q": [ 254 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 255 ],
            "CLK": [ 40 ],
            "D": [ 256 ],
            "Q": [ 257 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 255 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 258 ],
            "CLK": [ 40 ],
            "D": [ 259 ],
            "Q": [ 260 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 258 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 252 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 261 ],
            "CLK": [ 40 ],
            "D": [ 262 ],
            "Q": [ 263 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 261 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 264 ],
            "CLK": [ 40 ],
            "D": [ 265 ],
            "Q": [ 266 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 264 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 267 ],
            "CLK": [ 40 ],
            "D": [ 268 ],
            "Q": [ 269 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 267 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 270 ],
            "CLK": [ 40 ],
            "D": [ 271 ],
            "Q": [ 272 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 270 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 273 ],
            "CLK": [ 40 ],
            "D": [ 274 ],
            "Q": [ 275 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 273 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 276 ],
            "CLK": [ 40 ],
            "D": [ 277 ],
            "Q": [ 278 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 276 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 279 ],
            "CLK": [ 40 ],
            "D": [ 280 ],
            "Q": [ 281 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 279 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 248 ],
            "CLEAR": [ 282 ],
            "CLK": [ 40 ],
            "D": [ 283 ],
            "Q": [ 284 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 282 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 249 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 285 ],
            "COUT": [ 286 ],
            "I0": [ 287 ],
            "I1": [ 288 ],
            "I3": [ 93 ],
            "SUM": [ 262 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 289 ],
            "COUT": [ 285 ],
            "I0": [ 290 ],
            "I1": [ 291 ],
            "I3": [ 93 ],
            "SUM": [ 265 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 286 ],
            "COUT": [ 292 ],
            "I0": [ 293 ],
            "I1": [ 294 ],
            "I3": [ 93 ],
            "SUM": [ 253 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 295 ],
            "I0": [ 296 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 259 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 296 ],
            "I0": [ 54 ],
            "I1": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 297 ],
            "I0": [ 296 ],
            "I1": [ 78 ],
            "I2": [ 187 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 298 ],
            "I0": [ 296 ],
            "I1": [ 48 ],
            "I2": [ 153 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 299 ],
            "I0": [ 300 ],
            "I1": [ 86 ],
            "I2": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 301 ],
            "I0": [ 302 ],
            "I1": [ 303 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 302 ],
            "I0": [ 86 ],
            "I1": [ 153 ],
            "I2": [ 304 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 303 ],
            "I0": [ 54 ],
            "I1": [ 48 ],
            "I2": [ 195 ],
            "I3": [ 153 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 305 ],
            "I0": [ 82 ],
            "I1": [ 301 ],
            "I2": [ 299 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 306 ],
            "I0": [ 307 ],
            "I1": [ 308 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 309 ],
            "I0": [ 86 ],
            "I1": [ 300 ],
            "I2": [ 298 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 300 ],
            "I0": [ 54 ],
            "I1": [ 195 ],
            "I2": [ 48 ],
            "I3": [ 153 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 310 ],
            "I0": [ 311 ],
            "I1": [ 312 ],
            "I2": [ 313 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 314 ],
            "I0": [ 315 ],
            "I1": [ 316 ],
            "I2": [ 317 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 316 ],
            "I0": [ 82 ],
            "I1": [ 153 ],
            "I2": [ 318 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 308 ],
            "I0": [ 315 ],
            "I1": [ 316 ],
            "I2": [ 317 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 317 ],
            "I0": [ 54 ],
            "I1": [ 187 ],
            "I2": [ 78 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 315 ],
            "I0": [ 304 ],
            "I1": [ 86 ],
            "I2": [ 153 ],
            "I3": [ 319 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 319 ],
            "I0": [ 54 ],
            "I1": [ 191 ],
            "I2": [ 48 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 304 ],
            "I0": [ 54 ],
            "I1": [ 191 ],
            "I2": [ 48 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 313 ],
            "I0": [ 54 ],
            "I1": [ 183 ],
            "I2": [ 320 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 312 ],
            "I0": [ 78 ],
            "I1": [ 153 ],
            "I2": [ 321 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 321 ],
            "I0": [ 191 ],
            "I1": [ 86 ],
            "I2": [ 82 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 322 ],
            "I0": [ 321 ],
            "I1": [ 78 ],
            "I2": [ 153 ],
            "I3": [ 323 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 324 ],
            "I0": [ 48 ],
            "I1": [ 183 ],
            "I2": [ 325 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 326 ],
            "I0": [ 74 ],
            "I1": [ 153 ],
            "I2": [ 327 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 327 ],
            "I0": [ 191 ],
            "I1": [ 82 ],
            "I2": [ 78 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 328 ],
            "I0": [ 327 ],
            "I1": [ 74 ],
            "I2": [ 153 ],
            "I3": [ 329 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 330 ],
            "I0": [ 86 ],
            "I1": [ 183 ],
            "I2": [ 331 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 331 ],
            "I0": [ 82 ],
            "I1": [ 187 ],
            "I2": [ 66 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 332 ],
            "I0": [ 331 ],
            "I1": [ 86 ],
            "I2": [ 183 ],
            "I3": [ 333 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 334 ],
            "I0": [ 54 ],
            "I1": [ 171 ],
            "I2": [ 335 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 336 ],
            "I0": [ 337 ],
            "I1": [ 54 ],
            "I2": [ 175 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 338 ],
            "I0": [ 337 ],
            "I1": [ 86 ],
            "I2": [ 175 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 335 ],
            "I0": [ 48 ],
            "I1": [ 175 ],
            "I2": [ 86 ],
            "I3": [ 179 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 339 ],
            "I0": [ 335 ],
            "I1": [ 54 ],
            "I2": [ 171 ],
            "I3": [ 338 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 340 ],
            "I0": [ 48 ],
            "I1": [ 171 ],
            "I2": [ 341 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 341 ],
            "I0": [ 86 ],
            "I1": [ 175 ],
            "I2": [ 82 ],
            "I3": [ 179 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 342 ],
            "I0": [ 341 ],
            "I1": [ 48 ],
            "I2": [ 171 ],
            "I3": [ 343 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 344 ],
            "I0": [ 86 ],
            "I1": [ 171 ],
            "I2": [ 345 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 345 ],
            "I0": [ 82 ],
            "I1": [ 175 ],
            "I2": [ 78 ],
            "I3": [ 179 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 346 ],
            "I0": [ 345 ],
            "I1": [ 86 ],
            "I2": [ 171 ],
            "I3": [ 347 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 348 ],
            "I0": [ 82 ],
            "I1": [ 171 ],
            "I2": [ 349 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 349 ],
            "I0": [ 78 ],
            "I1": [ 175 ],
            "I2": [ 74 ],
            "I3": [ 179 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 350 ],
            "I0": [ 351 ],
            "I1": [ 74 ],
            "I2": [ 183 ],
            "I3": [ 352 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 352 ],
            "I0": [ 70 ],
            "I1": [ 45 ],
            "I2": [ 156 ],
            "I3": [ 187 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 354 ],
            "I1": [ 346 ],
            "I2": [ 350 ],
            "I3": [ 348 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 356 ],
            "O": [ 354 ],
            "S0": [ 357 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 355 ],
            "I0": [ 70 ],
            "I1": [ 183 ],
            "I2": [ 358 ],
            "I3": [ 359 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 70 ],
            "I1": [ 183 ],
            "I2": [ 358 ],
            "I3": [ 359 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 347 ],
            "I0": [ 82 ],
            "I1": [ 78 ],
            "I2": [ 179 ],
            "I3": [ 175 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 360 ],
            "I0": [ 342 ],
            "I1": [ 361 ],
            "I2": [ 344 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 361 ],
            "I0": [ 362 ],
            "I1": [ 78 ],
            "I2": [ 183 ],
            "I3": [ 363 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 363 ],
            "I0": [ 74 ],
            "I1": [ 58 ],
            "I2": [ 156 ],
            "I3": [ 187 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000110001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 364 ],
            "I0": [ 342 ],
            "I1": [ 361 ],
            "I2": [ 344 ],
            "I3": [ 365 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 366 ],
            "I1": [ 367 ],
            "O": [ 365 ],
            "S0": [ 167 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 366 ],
            "I0": [ 147 ],
            "I1": [ 368 ],
            "I2": [ 54 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 48 ],
            "I1": [ 150 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001100111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 367 ],
            "I0": [ 147 ],
            "I1": [ 86 ],
            "I2": [ 368 ],
            "I3": [ 54 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 343 ],
            "I0": [ 86 ],
            "I1": [ 82 ],
            "I2": [ 179 ],
            "I3": [ 175 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 369 ],
            "I0": [ 339 ],
            "I1": [ 340 ],
            "I2": [ 370 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 371 ],
            "I0": [ 372 ],
            "I1": [ 373 ],
            "I2": [ 360 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 374 ],
            "I0": [ 54 ],
            "I1": [ 150 ],
            "I2": [ 48 ],
            "I3": [ 167 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 375 ],
            "I1": [ 376 ],
            "O": [ 377 ],
            "S0": [ 364 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 375 ],
            "I0": [ 372 ],
            "I1": [ 373 ],
            "I2": [ 360 ],
            "I3": [ 378 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101111010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 376 ],
            "I0": [ 372 ],
            "I1": [ 373 ],
            "I2": [ 360 ],
            "I3": [ 378 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 370 ],
            "I0": [ 379 ],
            "I1": [ 82 ],
            "I2": [ 183 ],
            "I3": [ 380 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 381 ],
            "I0": [ 336 ],
            "I1": [ 334 ],
            "I2": [ 332 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 382 ],
            "I0": [ 336 ],
            "I1": [ 332 ],
            "I2": [ 334 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 383 ],
            "I0": [ 381 ],
            "I1": [ 54 ],
            "I2": [ 167 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 384 ],
            "I0": [ 385 ],
            "I1": [ 386 ],
            "I2": [ 387 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 388 ],
            "I0": [ 389 ],
            "I1": [ 371 ],
            "I2": [ 369 ],
            "I3": [ 374 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 386 ],
            "I0": [ 54 ],
            "I1": [ 167 ],
            "I2": [ 381 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 387 ],
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 382 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 385 ],
            "I0": [ 392 ],
            "I1": [ 393 ],
            "I2": [ 394 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 394 ],
            "I0": [ 395 ],
            "I1": [ 396 ],
            "I2": [ 397 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 393 ],
            "I0": [ 398 ],
            "I1": [ 399 ],
            "I2": [ 400 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 392 ],
            "I0": [ 339 ],
            "I1": [ 370 ],
            "I2": [ 340 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 389 ],
            "I0": [ 392 ],
            "I1": [ 394 ],
            "I2": [ 393 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 333 ],
            "I0": [ 82 ],
            "I1": [ 66 ],
            "I2": [ 156 ],
            "I3": [ 187 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 401 ],
            "I0": [ 191 ],
            "I1": [ 78 ],
            "I2": [ 74 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 329 ],
            "I0": [ 191 ],
            "I1": [ 82 ],
            "I2": [ 78 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 325 ],
            "I0": [ 86 ],
            "I1": [ 187 ],
            "I2": [ 70 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 402 ],
            "I0": [ 325 ],
            "I1": [ 48 ],
            "I2": [ 183 ],
            "I3": [ 403 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 404 ],
            "I0": [ 54 ],
            "I1": [ 175 ],
            "I2": [ 402 ],
            "I3": [ 337 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 405 ],
            "I0": [ 54 ],
            "I1": [ 175 ],
            "I2": [ 402 ],
            "I3": [ 337 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 406 ],
            "I0": [ 322 ],
            "I1": [ 326 ],
            "I2": [ 324 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 408 ],
            "O": [ 409 ],
            "S0": [ 401 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 407 ],
            "I0": [ 70 ],
            "I1": [ 153 ],
            "I2": [ 328 ],
            "I3": [ 330 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 408 ],
            "I0": [ 70 ],
            "I1": [ 153 ],
            "I2": [ 328 ],
            "I3": [ 330 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 410 ],
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 382 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 411 ],
            "I0": [ 406 ],
            "I1": [ 409 ],
            "I2": [ 405 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 391 ],
            "I0": [ 398 ],
            "I1": [ 400 ],
            "I2": [ 399 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 399 ],
            "I0": [ 66 ],
            "I1": [ 153 ],
            "I2": [ 412 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 398 ],
            "I0": [ 82 ],
            "I1": [ 183 ],
            "I2": [ 379 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 379 ],
            "I0": [ 78 ],
            "I1": [ 187 ],
            "I2": [ 62 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 380 ],
            "I0": [ 78 ],
            "I1": [ 62 ],
            "I2": [ 156 ],
            "I3": [ 187 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 191 ],
            "I1": [ 74 ],
            "I2": [ 70 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 396 ],
            "I0": [ 412 ],
            "I1": [ 66 ],
            "I2": [ 153 ],
            "I3": [ 413 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 397 ],
            "I0": [ 62 ],
            "I1": [ 153 ],
            "I2": [ 414 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 395 ],
            "I0": [ 78 ],
            "I1": [ 183 ],
            "I2": [ 362 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 362 ],
            "I0": [ 74 ],
            "I1": [ 187 ],
            "I2": [ 58 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 414 ],
            "I0": [ 191 ],
            "I1": [ 70 ],
            "I2": [ 66 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 415 ],
            "I0": [ 414 ],
            "I1": [ 62 ],
            "I2": [ 153 ],
            "I3": [ 416 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 74 ],
            "I1": [ 183 ],
            "I2": [ 351 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 418 ],
            "I0": [ 58 ],
            "I1": [ 153 ],
            "I2": [ 419 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 419 ],
            "I0": [ 191 ],
            "I1": [ 66 ],
            "I2": [ 62 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 358 ],
            "I0": [ 419 ],
            "I1": [ 58 ],
            "I2": [ 153 ],
            "I3": [ 420 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 359 ],
            "I0": [ 153 ],
            "I1": [ 45 ],
            "I2": [ 421 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 421 ],
            "I0": [ 66 ],
            "I1": [ 187 ],
            "I2": [ 156 ],
            "I3": [ 42 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 357 ],
            "I0": [ 191 ],
            "I1": [ 62 ],
            "I2": [ 195 ],
            "I3": [ 58 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 420 ],
            "I0": [ 191 ],
            "I1": [ 66 ],
            "I2": [ 62 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 351 ],
            "I0": [ 70 ],
            "I1": [ 187 ],
            "I2": [ 45 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 373 ],
            "I0": [ 415 ],
            "I1": [ 418 ],
            "I2": [ 417 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 378 ],
            "I0": [ 415 ],
            "I1": [ 418 ],
            "I2": [ 417 ],
            "I3": [ 353 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 416 ],
            "I0": [ 191 ],
            "I1": [ 70 ],
            "I2": [ 66 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 372 ],
            "I0": [ 395 ],
            "I1": [ 397 ],
            "I2": [ 396 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 413 ],
            "I0": [ 191 ],
            "I1": [ 74 ],
            "I2": [ 70 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 400 ],
            "I0": [ 401 ],
            "I1": [ 70 ],
            "I2": [ 153 ],
            "I3": [ 422 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 422 ],
            "I0": [ 191 ],
            "I1": [ 78 ],
            "I2": [ 74 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 423 ],
            "I1": [ 424 ],
            "O": [ 390 ],
            "S0": [ 401 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 328 ],
            "I1": [ 330 ],
            "I2": [ 70 ],
            "I3": [ 153 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 424 ],
            "I0": [ 328 ],
            "I1": [ 330 ],
            "I2": [ 70 ],
            "I3": [ 153 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 425 ],
            "I0": [ 411 ],
            "I1": [ 410 ],
            "I2": [ 404 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 426 ],
            "I0": [ 411 ],
            "I1": [ 410 ],
            "I2": [ 404 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 427 ],
            "I0": [ 385 ],
            "I1": [ 387 ],
            "I2": [ 386 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 337 ],
            "I0": [ 48 ],
            "I1": [ 179 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 403 ],
            "I0": [ 86 ],
            "I1": [ 70 ],
            "I2": [ 156 ],
            "I3": [ 187 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 323 ],
            "I0": [ 191 ],
            "I1": [ 86 ],
            "I2": [ 82 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 320 ],
            "I0": [ 48 ],
            "I1": [ 187 ],
            "I2": [ 74 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 428 ],
            "I0": [ 320 ],
            "I1": [ 54 ],
            "I2": [ 183 ],
            "I3": [ 429 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 430 ],
            "I0": [ 428 ],
            "I1": [ 54 ],
            "I2": [ 179 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 431 ],
            "I0": [ 406 ],
            "I1": [ 409 ],
            "I2": [ 405 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 432 ],
            "I0": [ 433 ],
            "I1": [ 434 ],
            "I2": [ 435 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 436 ],
            "I0": [ 432 ],
            "I1": [ 431 ],
            "I2": [ 430 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 437 ],
            "I0": [ 432 ],
            "I1": [ 431 ],
            "I2": [ 430 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 435 ],
            "I0": [ 54 ],
            "I1": [ 179 ],
            "I2": [ 428 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 434 ],
            "I0": [ 322 ],
            "I1": [ 326 ],
            "I2": [ 324 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 433 ],
            "I0": [ 311 ],
            "I1": [ 312 ],
            "I2": [ 313 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 429 ],
            "I0": [ 48 ],
            "I1": [ 74 ],
            "I2": [ 156 ],
            "I3": [ 187 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 311 ],
            "I0": [ 318 ],
            "I1": [ 82 ],
            "I2": [ 153 ],
            "I3": [ 438 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 438 ],
            "I0": [ 191 ],
            "I1": [ 48 ],
            "I2": [ 86 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 318 ],
            "I0": [ 191 ],
            "I1": [ 48 ],
            "I2": [ 86 ],
            "I3": [ 195 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 439 ],
            "I0": [ 314 ],
            "I1": [ 310 ],
            "I2": [ 297 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 440 ],
            "I0": [ 314 ],
            "I1": [ 310 ],
            "I2": [ 297 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 441 ],
            "I0": [ 307 ],
            "I1": [ 308 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 307 ],
            "I0": [ 302 ],
            "I1": [ 303 ],
            "I2": [ 82 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 442 ],
            "I0": [ 441 ],
            "I1": [ 440 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 443 ],
            "I0": [ 444 ],
            "I1": [ 440 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 294 ],
            "I0": [ 425 ],
            "I1": [ 427 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 288 ],
            "I0": [ 436 ],
            "I1": [ 426 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 291 ],
            "I0": [ 445 ],
            "I1": [ 437 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 446 ],
            "I0": [ 442 ],
            "I1": [ 447 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 448 ],
            "I0": [ 449 ],
            "I1": [ 306 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 450 ],
            "I0": [ 384 ],
            "I1": [ 388 ],
            "I2": [ 383 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 444 ],
            "I0": [ 305 ],
            "I1": [ 306 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 451 ],
            "I0": [ 444 ],
            "I1": [ 441 ],
            "I2": [ 440 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 287 ],
            "I0": [ 427 ],
            "I1": [ 425 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 290 ],
            "I0": [ 436 ],
            "I1": [ 426 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 452 ],
            "I0": [ 445 ],
            "I1": [ 437 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 453 ],
            "I0": [ 442 ],
            "I1": [ 447 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 454 ],
            "I0": [ 449 ],
            "I1": [ 305 ],
            "I2": [ 306 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 293 ],
            "I0": [ 384 ],
            "I1": [ 388 ],
            "I2": [ 383 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 455 ],
            "I1": [ 456 ],
            "O": [ 457 ],
            "S0": [ 377 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101101101001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 455 ],
            "I0": [ 389 ],
            "I1": [ 371 ],
            "I2": [ 369 ],
            "I3": [ 374 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010010110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 456 ],
            "I0": [ 389 ],
            "I1": [ 371 ],
            "I2": [ 369 ],
            "I3": [ 374 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 445 ],
            "I0": [ 439 ],
            "I1": [ 458 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 447 ],
            "I0": [ 439 ],
            "I1": [ 458 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 458 ],
            "I0": [ 433 ],
            "I1": [ 434 ],
            "I2": [ 435 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 459 ],
            "COUT": [ 289 ],
            "I0": [ 452 ],
            "I1": [ 446 ],
            "I3": [ 93 ],
            "SUM": [ 268 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 460 ],
            "COUT": [ 459 ],
            "I0": [ 453 ],
            "I1": [ 443 ],
            "I3": [ 93 ],
            "SUM": [ 271 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 461 ],
            "COUT": [ 460 ],
            "I0": [ 451 ],
            "I1": [ 448 ],
            "I3": [ 93 ],
            "SUM": [ 274 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 462 ],
            "COUT": [ 461 ],
            "I0": [ 454 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 277 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 463 ],
            "COUT": [ 462 ],
            "I0": [ 464 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 280 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 464 ],
            "I0": [ 465 ],
            "I1": [ 309 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 449 ],
            "I0": [ 465 ],
            "I1": [ 309 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 465 ],
            "I0": [ 82 ],
            "I1": [ 156 ],
            "I2": [ 301 ],
            "I3": [ 299 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 466 ],
            "COUT": [ 463 ],
            "I0": [ 467 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 283 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_7_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 467 ],
            "I0": [ 86 ],
            "I1": [ 156 ],
            "I2": [ 298 ],
            "I3": [ 300 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 295 ],
            "COUT": [ 466 ],
            "I0": [ 468 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 256 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_8_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 468 ],
            "I0": [ 54 ],
            "I1": [ 153 ],
            "I2": [ 48 ],
            "I3": [ 156 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 292 ],
            "COUT": [ 469 ],
            "I0": [ 457 ],
            "I1": [ 450 ],
            "I3": [ 93 ],
            "SUM": [ 250 ]
          }
        },
        "control_inst.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 40 ]
          }
        },
        "control_inst.key_pressed_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 470 ],
            "I0": [ 471 ]
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLEAR": [ 472 ],
            "CLK": [ 40 ],
            "D": [ 470 ],
            "Q": [ 473 ]
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 472 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 474 ],
            "I0": [ 471 ],
            "I1": [ 473 ]
          }
        },
        "control_inst.key_value_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 91 ]
          }
        },
        "control_inst.key_value_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 97 ],
            "I0": [ 475 ],
            "I1": [ 159 ]
          }
        },
        "control_inst.key_value_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 475 ],
            "I0": [ 36 ],
            "I1": [ 476 ],
            "I2": [ 477 ],
            "I3": [ 37 ]
          }
        },
        "control_inst.key_value_LUT2_F_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 476 ],
            "I0": [ 34 ],
            "I1": [ 35 ]
          }
        },
        "control_inst.key_value_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 112 ],
            "I0": [ 478 ],
            "I1": [ 161 ],
            "I2": [ 479 ]
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 480 ],
            "I0": [ 477 ],
            "I1": [ 162 ],
            "I2": [ 478 ]
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 481 ],
            "I0": [ 37 ],
            "I1": [ 476 ],
            "I2": [ 36 ],
            "I3": [ 161 ]
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT3_I2_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 53 ],
            "I0": [ 163 ],
            "I1": [ 161 ],
            "I2": [ 480 ],
            "I3": [ 481 ]
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 478 ],
            "I0": [ 34 ],
            "I1": [ 36 ],
            "I2": [ 35 ],
            "I3": [ 37 ]
          }
        },
        "control_inst.key_value_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 479 ],
            "I0": [ 477 ],
            "I1": [ 163 ],
            "I2": [ 481 ],
            "I3": [ 475 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 482 ],
            "I1": [ 483 ],
            "O": [ 110 ],
            "S0": [ 477 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 482 ],
            "I0": [ 162 ],
            "I1": [ 161 ],
            "I2": [ 163 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 483 ],
            "I0": [ 160 ],
            "I1": [ 163 ]
          }
        },
        "control_inst.operator_ready_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 474 ],
            "CLEAR": [ 484 ],
            "CLK": [ 40 ],
            "D": [ 485 ],
            "Q": [ 486 ]
          }
        },
        "control_inst.operator_ready_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 484 ],
            "I0": [ 49 ]
          }
        },
        "control_inst.operator_ready_DFFCE_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 248 ],
            "I0": [ 485 ],
            "I1": [ 474 ]
          }
        },
        "control_inst.operator_ready_DFFCE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 485 ],
            "I0": [ 53 ],
            "I1": [ 159 ],
            "I2": [ 110 ]
          }
        },
        "control_inst.operator_ready_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 38 ],
            "I0": [ 486 ],
            "I1": [ 50 ],
            "I2": [ 474 ]
          }
        },
        "control_inst.operator_ready_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 144 ],
            "I0": [ 486 ],
            "I1": [ 50 ],
            "I2": [ 474 ]
          }
        },
        "control_inst.rst_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 3 ],
            "O": [ 49 ]
          }
        },
        "converter_inst.i_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 93 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 487 ],
            "CLEAR": [ 488 ],
            "CLK": [ 40 ],
            "D": [ 489 ],
            "Q": [ 490 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 491 ],
            "I0": [ 487 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 487 ],
            "I0": [ 492 ],
            "I1": [ 493 ],
            "I2": [ 494 ],
            "I3": [ 495 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 492 ],
            "I0": [ 496 ],
            "I1": [ 497 ],
            "I2": [ 498 ],
            "I3": [ 499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 493 ],
            "I0": [ 500 ],
            "I1": [ 501 ],
            "I2": [ 502 ],
            "I3": [ 503 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 503 ],
            "I0": [ 504 ],
            "I1": [ 505 ],
            "I2": [ 506 ],
            "I3": [ 507 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 502 ],
            "I0": [ 508 ],
            "I1": [ 509 ],
            "I2": [ 510 ],
            "I3": [ 511 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 501 ],
            "I0": [ 512 ],
            "I1": [ 513 ],
            "I2": [ 514 ],
            "I3": [ 515 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 500 ],
            "I0": [ 516 ],
            "I1": [ 517 ],
            "I2": [ 518 ],
            "I3": [ 519 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 499 ],
            "I0": [ 520 ],
            "I1": [ 521 ],
            "I2": [ 522 ],
            "I3": [ 523 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 498 ],
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 527 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 497 ],
            "I0": [ 528 ],
            "I1": [ 529 ],
            "I2": [ 530 ],
            "I3": [ 531 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 496 ],
            "I0": [ 532 ],
            "I1": [ 533 ],
            "I2": [ 534 ],
            "I3": [ 535 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 536 ],
            "COUT": [ 494 ],
            "I0": [ 91 ],
            "I1": [ 511 ],
            "I3": [ 91 ],
            "SUM": [ 537 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 538 ],
            "COUT": [ 539 ],
            "I0": [ 91 ],
            "I1": [ 524 ],
            "I3": [ 91 ],
            "SUM": [ 540 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 541 ],
            "COUT": [ 538 ],
            "I0": [ 93 ],
            "I1": [ 533 ],
            "I3": [ 91 ],
            "SUM": [ 542 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 543 ],
            "COUT": [ 544 ],
            "I0": [ 91 ],
            "I1": [ 508 ],
            "I3": [ 91 ],
            "SUM": [ 545 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 546 ],
            "COUT": [ 543 ],
            "I0": [ 91 ],
            "I1": [ 507 ],
            "I3": [ 91 ],
            "SUM": [ 547 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 548 ],
            "COUT": [ 546 ],
            "I0": [ 91 ],
            "I1": [ 506 ],
            "I3": [ 91 ],
            "SUM": [ 549 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 550 ],
            "COUT": [ 548 ],
            "I0": [ 91 ],
            "I1": [ 505 ],
            "I3": [ 91 ],
            "SUM": [ 551 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 552 ],
            "COUT": [ 550 ],
            "I0": [ 91 ],
            "I1": [ 504 ],
            "I3": [ 91 ],
            "SUM": [ 553 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 554 ],
            "COUT": [ 552 ],
            "I0": [ 91 ],
            "I1": [ 519 ],
            "I3": [ 91 ],
            "SUM": [ 555 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 556 ],
            "COUT": [ 554 ],
            "I0": [ 91 ],
            "I1": [ 518 ],
            "I3": [ 91 ],
            "SUM": [ 557 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 558 ],
            "COUT": [ 556 ],
            "I0": [ 91 ],
            "I1": [ 517 ],
            "I3": [ 91 ],
            "SUM": [ 559 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 560 ],
            "COUT": [ 558 ],
            "I0": [ 91 ],
            "I1": [ 516 ],
            "I3": [ 91 ],
            "SUM": [ 561 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 562 ],
            "COUT": [ 563 ],
            "I0": [ 91 ],
            "I1": [ 521 ],
            "I3": [ 91 ],
            "SUM": [ 564 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 565 ],
            "COUT": [ 541 ],
            "I0": [ 91 ],
            "I1": [ 523 ],
            "I3": [ 91 ],
            "SUM": [ 566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 567 ],
            "COUT": [ 560 ],
            "I0": [ 91 ],
            "I1": [ 515 ],
            "I3": [ 91 ],
            "SUM": [ 568 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 569 ],
            "COUT": [ 567 ],
            "I0": [ 91 ],
            "I1": [ 514 ],
            "I3": [ 91 ],
            "SUM": [ 570 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 571 ],
            "COUT": [ 569 ],
            "I0": [ 91 ],
            "I1": [ 513 ],
            "I3": [ 91 ],
            "SUM": [ 572 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 573 ],
            "COUT": [ 571 ],
            "I0": [ 91 ],
            "I1": [ 512 ],
            "I3": [ 91 ],
            "SUM": [ 574 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 575 ],
            "COUT": [ 573 ],
            "I0": [ 91 ],
            "I1": [ 527 ],
            "I3": [ 91 ],
            "SUM": [ 576 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 577 ],
            "COUT": [ 575 ],
            "I0": [ 93 ],
            "I1": [ 535 ],
            "I3": [ 91 ],
            "SUM": [ 578 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 579 ],
            "COUT": [ 577 ],
            "I0": [ 93 ],
            "I1": [ 534 ],
            "I3": [ 91 ],
            "SUM": [ 580 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 581 ],
            "COUT": [ 579 ],
            "I0": [ 91 ],
            "I1": [ 526 ],
            "I3": [ 91 ],
            "SUM": [ 582 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 583 ],
            "COUT": [ 581 ],
            "I0": [ 93 ],
            "I1": [ 532 ],
            "I3": [ 91 ],
            "SUM": [ 584 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 539 ],
            "COUT": [ 583 ],
            "I0": [ 91 ],
            "I1": [ 525 ],
            "I3": [ 91 ],
            "SUM": [ 585 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 586 ],
            "COUT": [ 565 ],
            "I0": [ 93 ],
            "I1": [ 529 ],
            "I3": [ 91 ],
            "SUM": [ 587 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 562 ],
            "I0": [ 91 ],
            "I1": [ 520 ],
            "I3": [ 91 ],
            "SUM": [ 588 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 589 ],
            "COUT": [ 586 ],
            "I0": [ 93 ],
            "I1": [ 531 ],
            "I3": [ 91 ],
            "SUM": [ 590 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 591 ],
            "COUT": [ 589 ],
            "I0": [ 93 ],
            "I1": [ 530 ],
            "I3": [ 91 ],
            "SUM": [ 592 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 593 ],
            "COUT": [ 591 ],
            "I0": [ 93 ],
            "I1": [ 528 ],
            "I3": [ 91 ],
            "SUM": [ 594 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 595 ],
            "COUT": [ 536 ],
            "I0": [ 91 ],
            "I1": [ 510 ],
            "I3": [ 91 ],
            "SUM": [ 596 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 563 ],
            "COUT": [ 593 ],
            "I0": [ 91 ],
            "I1": [ 522 ],
            "I3": [ 91 ],
            "SUM": [ 597 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 544 ],
            "COUT": [ 595 ],
            "I0": [ 91 ],
            "I1": [ 509 ],
            "I3": [ 91 ],
            "SUM": [ 598 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 488 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 477 ],
            "I0": [ 599 ],
            "I1": [ 600 ],
            "I2": [ 490 ],
            "I3": [ 601 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 50 ],
            "I0": [ 162 ],
            "I1": [ 163 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 162 ],
            "I0": [ 600 ],
            "I1": [ 599 ],
            "I2": [ 602 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 161 ],
            "I0": [ 599 ],
            "I1": [ 602 ],
            "I2": [ 600 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 160 ],
            "I0": [ 34 ],
            "I1": [ 37 ],
            "I2": [ 35 ],
            "I3": [ 36 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 163 ],
            "I0": [ 35 ],
            "I1": [ 36 ],
            "I2": [ 37 ],
            "I3": [ 34 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 603 ],
            "CLK": [ 40 ],
            "D": [ 604 ],
            "Q": [ 511 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 605 ],
            "CLK": [ 40 ],
            "D": [ 606 ],
            "Q": [ 510 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 607 ],
            "CLK": [ 40 ],
            "D": [ 608 ],
            "Q": [ 517 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 607 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 608 ],
            "I0": [ 495 ],
            "I1": [ 609 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 610 ],
            "CLK": [ 40 ],
            "D": [ 611 ],
            "Q": [ 516 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 610 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 611 ],
            "I0": [ 495 ],
            "I1": [ 612 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 613 ],
            "CLK": [ 40 ],
            "D": [ 614 ],
            "Q": [ 515 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 613 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 614 ],
            "I0": [ 495 ],
            "I1": [ 615 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 616 ],
            "CLK": [ 40 ],
            "D": [ 617 ],
            "Q": [ 514 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 616 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 617 ],
            "I0": [ 495 ],
            "I1": [ 618 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 619 ],
            "CLK": [ 40 ],
            "D": [ 620 ],
            "Q": [ 513 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 619 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 620 ],
            "I0": [ 495 ],
            "I1": [ 621 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 622 ],
            "CLK": [ 40 ],
            "D": [ 623 ],
            "Q": [ 512 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 622 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 623 ],
            "I0": [ 495 ],
            "I1": [ 624 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 625 ],
            "CLK": [ 40 ],
            "D": [ 626 ],
            "Q": [ 527 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 625 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 626 ],
            "I0": [ 495 ],
            "I1": [ 627 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 628 ],
            "CLK": [ 40 ],
            "D": [ 629 ],
            "Q": [ 535 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 628 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 629 ],
            "I0": [ 495 ],
            "I1": [ 630 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 631 ],
            "CLK": [ 40 ],
            "D": [ 632 ],
            "Q": [ 534 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 631 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 632 ],
            "I0": [ 495 ],
            "I1": [ 633 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 634 ],
            "CLK": [ 40 ],
            "D": [ 635 ],
            "Q": [ 526 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 634 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 635 ],
            "I0": [ 495 ],
            "I1": [ 636 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 605 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 606 ],
            "I0": [ 495 ],
            "I1": [ 637 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 638 ],
            "CLK": [ 40 ],
            "D": [ 639 ],
            "Q": [ 509 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 640 ],
            "CLK": [ 40 ],
            "D": [ 641 ],
            "Q": [ 532 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 640 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 641 ],
            "I0": [ 495 ],
            "I1": [ 642 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 643 ],
            "CLK": [ 40 ],
            "D": [ 644 ],
            "Q": [ 525 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 643 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 644 ],
            "I0": [ 495 ],
            "I1": [ 645 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 646 ],
            "CLK": [ 40 ],
            "D": [ 647 ],
            "Q": [ 524 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 646 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 647 ],
            "I0": [ 495 ],
            "I1": [ 648 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 649 ],
            "CLK": [ 40 ],
            "D": [ 650 ],
            "Q": [ 533 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 649 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 650 ],
            "I0": [ 495 ],
            "I1": [ 651 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 652 ],
            "CLK": [ 40 ],
            "D": [ 653 ],
            "Q": [ 523 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 652 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 653 ],
            "I0": [ 495 ],
            "I1": [ 654 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 655 ],
            "CLK": [ 40 ],
            "D": [ 656 ],
            "Q": [ 529 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 655 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 656 ],
            "I0": [ 495 ],
            "I1": [ 657 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 658 ],
            "CLK": [ 40 ],
            "D": [ 659 ],
            "Q": [ 531 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 658 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 659 ],
            "I0": [ 495 ],
            "I1": [ 660 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 661 ],
            "CLK": [ 40 ],
            "D": [ 662 ],
            "Q": [ 530 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 661 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 662 ],
            "I0": [ 495 ],
            "I1": [ 663 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 664 ],
            "CLK": [ 40 ],
            "D": [ 665 ],
            "Q": [ 528 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 664 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 665 ],
            "I0": [ 495 ],
            "I1": [ 666 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 667 ],
            "CLK": [ 40 ],
            "D": [ 668 ],
            "Q": [ 522 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 667 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 668 ],
            "I0": [ 495 ],
            "I1": [ 669 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 638 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 639 ],
            "I0": [ 495 ],
            "I1": [ 670 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 671 ],
            "CLK": [ 40 ],
            "D": [ 672 ],
            "Q": [ 508 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 673 ],
            "CLK": [ 40 ],
            "D": [ 674 ],
            "Q": [ 521 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 673 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 674 ],
            "I0": [ 495 ],
            "I1": [ 675 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 676 ],
            "CLK": [ 40 ],
            "D": [ 677 ],
            "Q": [ 520 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 676 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 677 ],
            "I0": [ 495 ],
            "I1": [ 678 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 671 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 672 ],
            "I0": [ 495 ],
            "I1": [ 679 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 680 ],
            "CLK": [ 40 ],
            "D": [ 681 ],
            "Q": [ 507 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 680 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 681 ],
            "I0": [ 495 ],
            "I1": [ 682 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 683 ],
            "CLK": [ 40 ],
            "D": [ 684 ],
            "Q": [ 506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 683 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 684 ],
            "I0": [ 495 ],
            "I1": [ 685 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 686 ],
            "CLK": [ 40 ],
            "D": [ 687 ],
            "Q": [ 505 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 686 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 687 ],
            "I0": [ 495 ],
            "I1": [ 688 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 689 ],
            "CLK": [ 40 ],
            "D": [ 690 ],
            "Q": [ 504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 689 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 690 ],
            "I0": [ 495 ],
            "I1": [ 691 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 692 ],
            "CLK": [ 40 ],
            "D": [ 693 ],
            "Q": [ 519 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 692 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 693 ],
            "I0": [ 495 ],
            "I1": [ 694 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 491 ],
            "CLEAR": [ 695 ],
            "CLK": [ 40 ],
            "D": [ 696 ],
            "Q": [ 518 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 695 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 696 ],
            "I0": [ 495 ],
            "I1": [ 697 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 603 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 604 ],
            "I0": [ 495 ],
            "I1": [ 698 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 699 ],
            "COUT": [ 700 ],
            "I0": [ 91 ],
            "I1": [ 524 ],
            "I3": [ 93 ],
            "SUM": [ 648 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 701 ],
            "COUT": [ 699 ],
            "I0": [ 91 ],
            "I1": [ 533 ],
            "I3": [ 93 ],
            "SUM": [ 651 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 702 ],
            "COUT": [ 703 ],
            "I0": [ 91 ],
            "I1": [ 509 ],
            "I3": [ 93 ],
            "SUM": [ 670 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 704 ],
            "COUT": [ 702 ],
            "I0": [ 91 ],
            "I1": [ 508 ],
            "I3": [ 93 ],
            "SUM": [ 679 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 705 ],
            "COUT": [ 704 ],
            "I0": [ 91 ],
            "I1": [ 507 ],
            "I3": [ 93 ],
            "SUM": [ 682 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 706 ],
            "COUT": [ 705 ],
            "I0": [ 91 ],
            "I1": [ 506 ],
            "I3": [ 93 ],
            "SUM": [ 685 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 707 ],
            "COUT": [ 706 ],
            "I0": [ 91 ],
            "I1": [ 505 ],
            "I3": [ 93 ],
            "SUM": [ 688 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 708 ],
            "COUT": [ 707 ],
            "I0": [ 91 ],
            "I1": [ 504 ],
            "I3": [ 93 ],
            "SUM": [ 691 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 709 ],
            "COUT": [ 708 ],
            "I0": [ 91 ],
            "I1": [ 519 ],
            "I3": [ 93 ],
            "SUM": [ 694 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 710 ],
            "COUT": [ 709 ],
            "I0": [ 91 ],
            "I1": [ 518 ],
            "I3": [ 93 ],
            "SUM": [ 697 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 711 ],
            "COUT": [ 710 ],
            "I0": [ 91 ],
            "I1": [ 517 ],
            "I3": [ 93 ],
            "SUM": [ 609 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 712 ],
            "COUT": [ 711 ],
            "I0": [ 91 ],
            "I1": [ 516 ],
            "I3": [ 93 ],
            "SUM": [ 612 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 713 ],
            "COUT": [ 701 ],
            "I0": [ 91 ],
            "I1": [ 523 ],
            "I3": [ 93 ],
            "SUM": [ 654 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 714 ],
            "COUT": [ 715 ],
            "I0": [ 91 ],
            "I1": [ 521 ],
            "I3": [ 93 ],
            "SUM": [ 675 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 716 ],
            "COUT": [ 712 ],
            "I0": [ 91 ],
            "I1": [ 515 ],
            "I3": [ 93 ],
            "SUM": [ 615 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 717 ],
            "COUT": [ 716 ],
            "I0": [ 91 ],
            "I1": [ 514 ],
            "I3": [ 93 ],
            "SUM": [ 618 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 718 ],
            "COUT": [ 717 ],
            "I0": [ 91 ],
            "I1": [ 513 ],
            "I3": [ 93 ],
            "SUM": [ 621 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 719 ],
            "COUT": [ 718 ],
            "I0": [ 91 ],
            "I1": [ 512 ],
            "I3": [ 93 ],
            "SUM": [ 624 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 720 ],
            "COUT": [ 719 ],
            "I0": [ 91 ],
            "I1": [ 527 ],
            "I3": [ 93 ],
            "SUM": [ 627 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 721 ],
            "COUT": [ 720 ],
            "I0": [ 91 ],
            "I1": [ 535 ],
            "I3": [ 93 ],
            "SUM": [ 630 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 722 ],
            "COUT": [ 721 ],
            "I0": [ 91 ],
            "I1": [ 534 ],
            "I3": [ 93 ],
            "SUM": [ 633 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 723 ],
            "COUT": [ 722 ],
            "I0": [ 91 ],
            "I1": [ 526 ],
            "I3": [ 93 ],
            "SUM": [ 636 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 724 ],
            "COUT": [ 723 ],
            "I0": [ 91 ],
            "I1": [ 532 ],
            "I3": [ 93 ],
            "SUM": [ 642 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 725 ],
            "COUT": [ 713 ],
            "I0": [ 91 ],
            "I1": [ 529 ],
            "I3": [ 93 ],
            "SUM": [ 657 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 700 ],
            "COUT": [ 724 ],
            "I0": [ 91 ],
            "I1": [ 525 ],
            "I3": [ 93 ],
            "SUM": [ 645 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 714 ],
            "I0": [ 93 ],
            "I1": [ 520 ],
            "I3": [ 93 ],
            "SUM": [ 678 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 726 ],
            "COUT": [ 725 ],
            "I0": [ 91 ],
            "I1": [ 531 ],
            "I3": [ 93 ],
            "SUM": [ 660 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 727 ],
            "COUT": [ 726 ],
            "I0": [ 91 ],
            "I1": [ 530 ],
            "I3": [ 93 ],
            "SUM": [ 663 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 728 ],
            "COUT": [ 727 ],
            "I0": [ 91 ],
            "I1": [ 528 ],
            "I3": [ 93 ],
            "SUM": [ 666 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 729 ],
            "COUT": [ 730 ],
            "I0": [ 91 ],
            "I1": [ 511 ],
            "I3": [ 93 ],
            "SUM": [ 698 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 703 ],
            "COUT": [ 729 ],
            "I0": [ 91 ],
            "I1": [ 510 ],
            "I3": [ 93 ],
            "SUM": [ 637 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 715 ],
            "COUT": [ 728 ],
            "I0": [ 91 ],
            "I1": [ 522 ],
            "I3": [ 93 ],
            "SUM": [ 669 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 4 ],
            "O": [ 489 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 495 ],
            "CLEAR": [ 731 ],
            "CLK": [ 40 ],
            "D": [ 489 ],
            "Q": [ 732 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 731 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 495 ],
            "I0": [ 489 ],
            "I1": [ 732 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 733 ],
            "CLEAR": [ 734 ],
            "CLK": [ 40 ],
            "D": [ 735 ],
            "Q": [ 601 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 736 ],
            "I0": [ 733 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 733 ],
            "I0": [ 737 ],
            "I1": [ 738 ],
            "I2": [ 739 ],
            "I3": [ 740 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 741 ],
            "COUT": [ 739 ],
            "I0": [ 91 ],
            "I1": [ 742 ],
            "I3": [ 91 ],
            "SUM": [ 743 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 744 ],
            "COUT": [ 745 ],
            "I0": [ 91 ],
            "I1": [ 746 ],
            "I3": [ 91 ],
            "SUM": [ 747 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 748 ],
            "COUT": [ 744 ],
            "I0": [ 93 ],
            "I1": [ 749 ],
            "I3": [ 91 ],
            "SUM": [ 750 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 751 ],
            "COUT": [ 752 ],
            "I0": [ 91 ],
            "I1": [ 753 ],
            "I3": [ 91 ],
            "SUM": [ 754 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 755 ],
            "COUT": [ 751 ],
            "I0": [ 91 ],
            "I1": [ 756 ],
            "I3": [ 91 ],
            "SUM": [ 757 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 758 ],
            "COUT": [ 755 ],
            "I0": [ 91 ],
            "I1": [ 759 ],
            "I3": [ 91 ],
            "SUM": [ 760 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 761 ],
            "COUT": [ 758 ],
            "I0": [ 91 ],
            "I1": [ 762 ],
            "I3": [ 91 ],
            "SUM": [ 763 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 764 ],
            "COUT": [ 761 ],
            "I0": [ 91 ],
            "I1": [ 765 ],
            "I3": [ 91 ],
            "SUM": [ 766 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 767 ],
            "COUT": [ 764 ],
            "I0": [ 91 ],
            "I1": [ 768 ],
            "I3": [ 91 ],
            "SUM": [ 769 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 770 ],
            "COUT": [ 767 ],
            "I0": [ 91 ],
            "I1": [ 771 ],
            "I3": [ 91 ],
            "SUM": [ 772 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 773 ],
            "COUT": [ 770 ],
            "I0": [ 91 ],
            "I1": [ 774 ],
            "I3": [ 91 ],
            "SUM": [ 775 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 776 ],
            "COUT": [ 773 ],
            "I0": [ 91 ],
            "I1": [ 777 ],
            "I3": [ 91 ],
            "SUM": [ 778 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 779 ],
            "COUT": [ 780 ],
            "I0": [ 91 ],
            "I1": [ 781 ],
            "I3": [ 91 ],
            "SUM": [ 782 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 783 ],
            "COUT": [ 748 ],
            "I0": [ 91 ],
            "I1": [ 784 ],
            "I3": [ 91 ],
            "SUM": [ 785 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 786 ],
            "COUT": [ 776 ],
            "I0": [ 91 ],
            "I1": [ 787 ],
            "I3": [ 91 ],
            "SUM": [ 788 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 789 ],
            "COUT": [ 786 ],
            "I0": [ 91 ],
            "I1": [ 790 ],
            "I3": [ 91 ],
            "SUM": [ 791 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 792 ],
            "COUT": [ 789 ],
            "I0": [ 91 ],
            "I1": [ 793 ],
            "I3": [ 91 ],
            "SUM": [ 794 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 795 ],
            "COUT": [ 792 ],
            "I0": [ 91 ],
            "I1": [ 796 ],
            "I3": [ 91 ],
            "SUM": [ 797 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 798 ],
            "COUT": [ 795 ],
            "I0": [ 91 ],
            "I1": [ 799 ],
            "I3": [ 91 ],
            "SUM": [ 800 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 801 ],
            "COUT": [ 798 ],
            "I0": [ 93 ],
            "I1": [ 802 ],
            "I3": [ 91 ],
            "SUM": [ 803 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 804 ],
            "COUT": [ 801 ],
            "I0": [ 93 ],
            "I1": [ 805 ],
            "I3": [ 91 ],
            "SUM": [ 806 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 807 ],
            "COUT": [ 804 ],
            "I0": [ 91 ],
            "I1": [ 808 ],
            "I3": [ 91 ],
            "SUM": [ 809 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 810 ],
            "COUT": [ 807 ],
            "I0": [ 93 ],
            "I1": [ 811 ],
            "I3": [ 91 ],
            "SUM": [ 812 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 745 ],
            "COUT": [ 810 ],
            "I0": [ 91 ],
            "I1": [ 813 ],
            "I3": [ 91 ],
            "SUM": [ 814 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 815 ],
            "COUT": [ 783 ],
            "I0": [ 93 ],
            "I1": [ 816 ],
            "I3": [ 91 ],
            "SUM": [ 817 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 779 ],
            "I0": [ 91 ],
            "I1": [ 818 ],
            "I3": [ 91 ],
            "SUM": [ 819 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 820 ],
            "COUT": [ 815 ],
            "I0": [ 93 ],
            "I1": [ 821 ],
            "I3": [ 91 ],
            "SUM": [ 822 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 823 ],
            "COUT": [ 820 ],
            "I0": [ 93 ],
            "I1": [ 824 ],
            "I3": [ 91 ],
            "SUM": [ 825 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 826 ],
            "COUT": [ 823 ],
            "I0": [ 93 ],
            "I1": [ 827 ],
            "I3": [ 91 ],
            "SUM": [ 828 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 829 ],
            "COUT": [ 741 ],
            "I0": [ 91 ],
            "I1": [ 830 ],
            "I3": [ 91 ],
            "SUM": [ 831 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 780 ],
            "COUT": [ 826 ],
            "I0": [ 91 ],
            "I1": [ 832 ],
            "I3": [ 91 ],
            "SUM": [ 833 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 752 ],
            "COUT": [ 829 ],
            "I0": [ 91 ],
            "I1": [ 834 ],
            "I3": [ 91 ],
            "SUM": [ 835 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 734 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 602 ],
            "I0": [ 601 ],
            "I1": [ 490 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT2_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 471 ],
            "I0": [ 599 ],
            "I1": [ 600 ],
            "I2": [ 602 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 836 ],
            "CLK": [ 40 ],
            "D": [ 837 ],
            "Q": [ 742 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 838 ],
            "CLK": [ 40 ],
            "D": [ 839 ],
            "Q": [ 830 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 840 ],
            "CLK": [ 40 ],
            "D": [ 841 ],
            "Q": [ 774 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 840 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 841 ],
            "I0": [ 740 ],
            "I1": [ 842 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 843 ],
            "CLK": [ 40 ],
            "D": [ 844 ],
            "Q": [ 777 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 843 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 844 ],
            "I0": [ 740 ],
            "I1": [ 845 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 846 ],
            "CLK": [ 40 ],
            "D": [ 847 ],
            "Q": [ 787 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 846 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 847 ],
            "I0": [ 740 ],
            "I1": [ 848 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 849 ],
            "CLK": [ 40 ],
            "D": [ 850 ],
            "Q": [ 790 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 849 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 850 ],
            "I0": [ 740 ],
            "I1": [ 851 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 852 ],
            "CLK": [ 40 ],
            "D": [ 853 ],
            "Q": [ 793 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 852 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 853 ],
            "I0": [ 740 ],
            "I1": [ 854 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 855 ],
            "CLK": [ 40 ],
            "D": [ 856 ],
            "Q": [ 796 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 855 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 856 ],
            "I0": [ 740 ],
            "I1": [ 857 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 858 ],
            "CLK": [ 40 ],
            "D": [ 859 ],
            "Q": [ 799 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 858 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 859 ],
            "I0": [ 740 ],
            "I1": [ 860 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 861 ],
            "CLK": [ 40 ],
            "D": [ 862 ],
            "Q": [ 802 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 861 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 862 ],
            "I0": [ 740 ],
            "I1": [ 863 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 864 ],
            "CLK": [ 40 ],
            "D": [ 865 ],
            "Q": [ 805 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 864 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 865 ],
            "I0": [ 740 ],
            "I1": [ 866 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 867 ],
            "CLK": [ 40 ],
            "D": [ 868 ],
            "Q": [ 808 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 867 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 868 ],
            "I0": [ 740 ],
            "I1": [ 869 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 838 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 839 ],
            "I0": [ 740 ],
            "I1": [ 870 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 871 ],
            "CLK": [ 40 ],
            "D": [ 872 ],
            "Q": [ 834 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 873 ],
            "CLK": [ 40 ],
            "D": [ 874 ],
            "Q": [ 811 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 873 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 874 ],
            "I0": [ 740 ],
            "I1": [ 875 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 876 ],
            "CLK": [ 40 ],
            "D": [ 877 ],
            "Q": [ 813 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 876 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 877 ],
            "I0": [ 740 ],
            "I1": [ 878 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 879 ],
            "CLK": [ 40 ],
            "D": [ 880 ],
            "Q": [ 746 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 879 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 880 ],
            "I0": [ 740 ],
            "I1": [ 881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 882 ],
            "CLK": [ 40 ],
            "D": [ 883 ],
            "Q": [ 749 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 882 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 883 ],
            "I0": [ 740 ],
            "I1": [ 884 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 885 ],
            "CLK": [ 40 ],
            "D": [ 886 ],
            "Q": [ 784 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 885 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 886 ],
            "I0": [ 740 ],
            "I1": [ 887 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 888 ],
            "CLK": [ 40 ],
            "D": [ 889 ],
            "Q": [ 816 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 888 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 889 ],
            "I0": [ 740 ],
            "I1": [ 890 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 891 ],
            "CLK": [ 40 ],
            "D": [ 892 ],
            "Q": [ 821 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 891 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 892 ],
            "I0": [ 740 ],
            "I1": [ 893 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 894 ],
            "CLK": [ 40 ],
            "D": [ 895 ],
            "Q": [ 824 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 894 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 895 ],
            "I0": [ 740 ],
            "I1": [ 896 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 897 ],
            "CLK": [ 40 ],
            "D": [ 898 ],
            "Q": [ 827 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 897 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 898 ],
            "I0": [ 740 ],
            "I1": [ 899 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 900 ],
            "CLK": [ 40 ],
            "D": [ 901 ],
            "Q": [ 832 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 900 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 901 ],
            "I0": [ 740 ],
            "I1": [ 902 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 871 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 872 ],
            "I0": [ 740 ],
            "I1": [ 903 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 904 ],
            "CLK": [ 40 ],
            "D": [ 905 ],
            "Q": [ 753 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 906 ],
            "CLK": [ 40 ],
            "D": [ 907 ],
            "Q": [ 781 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 906 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 907 ],
            "I0": [ 740 ],
            "I1": [ 908 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 909 ],
            "CLK": [ 40 ],
            "D": [ 910 ],
            "Q": [ 818 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 909 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 910 ],
            "I0": [ 740 ],
            "I1": [ 911 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 904 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 905 ],
            "I0": [ 740 ],
            "I1": [ 912 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 913 ],
            "CLK": [ 40 ],
            "D": [ 914 ],
            "Q": [ 756 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 913 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 914 ],
            "I0": [ 740 ],
            "I1": [ 915 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 916 ],
            "CLK": [ 40 ],
            "D": [ 917 ],
            "Q": [ 759 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 916 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 917 ],
            "I0": [ 740 ],
            "I1": [ 918 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 919 ],
            "CLK": [ 40 ],
            "D": [ 920 ],
            "Q": [ 762 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 919 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 920 ],
            "I0": [ 740 ],
            "I1": [ 921 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 922 ],
            "CLK": [ 40 ],
            "D": [ 923 ],
            "Q": [ 765 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 922 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 923 ],
            "I0": [ 740 ],
            "I1": [ 924 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 925 ],
            "CLK": [ 40 ],
            "D": [ 926 ],
            "Q": [ 768 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 925 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 926 ],
            "I0": [ 740 ],
            "I1": [ 927 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLEAR": [ 928 ],
            "CLK": [ 40 ],
            "D": [ 929 ],
            "Q": [ 771 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 928 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 929 ],
            "I0": [ 740 ],
            "I1": [ 930 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 836 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 837 ],
            "I0": [ 740 ],
            "I1": [ 931 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 932 ],
            "COUT": [ 933 ],
            "I0": [ 91 ],
            "I1": [ 746 ],
            "I3": [ 93 ],
            "SUM": [ 881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 934 ],
            "COUT": [ 932 ],
            "I0": [ 91 ],
            "I1": [ 749 ],
            "I3": [ 93 ],
            "SUM": [ 884 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 935 ],
            "COUT": [ 936 ],
            "I0": [ 91 ],
            "I1": [ 834 ],
            "I3": [ 93 ],
            "SUM": [ 903 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 937 ],
            "COUT": [ 935 ],
            "I0": [ 91 ],
            "I1": [ 753 ],
            "I3": [ 93 ],
            "SUM": [ 912 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 938 ],
            "COUT": [ 937 ],
            "I0": [ 91 ],
            "I1": [ 756 ],
            "I3": [ 93 ],
            "SUM": [ 915 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 939 ],
            "COUT": [ 938 ],
            "I0": [ 91 ],
            "I1": [ 759 ],
            "I3": [ 93 ],
            "SUM": [ 918 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 940 ],
            "COUT": [ 939 ],
            "I0": [ 91 ],
            "I1": [ 762 ],
            "I3": [ 93 ],
            "SUM": [ 921 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 941 ],
            "COUT": [ 940 ],
            "I0": [ 91 ],
            "I1": [ 765 ],
            "I3": [ 93 ],
            "SUM": [ 924 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 942 ],
            "COUT": [ 941 ],
            "I0": [ 91 ],
            "I1": [ 768 ],
            "I3": [ 93 ],
            "SUM": [ 927 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 943 ],
            "COUT": [ 942 ],
            "I0": [ 91 ],
            "I1": [ 771 ],
            "I3": [ 93 ],
            "SUM": [ 930 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 944 ],
            "COUT": [ 943 ],
            "I0": [ 91 ],
            "I1": [ 774 ],
            "I3": [ 93 ],
            "SUM": [ 842 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 945 ],
            "COUT": [ 944 ],
            "I0": [ 91 ],
            "I1": [ 777 ],
            "I3": [ 93 ],
            "SUM": [ 845 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 946 ],
            "COUT": [ 934 ],
            "I0": [ 91 ],
            "I1": [ 784 ],
            "I3": [ 93 ],
            "SUM": [ 887 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 947 ],
            "COUT": [ 948 ],
            "I0": [ 91 ],
            "I1": [ 781 ],
            "I3": [ 93 ],
            "SUM": [ 908 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 949 ],
            "COUT": [ 945 ],
            "I0": [ 91 ],
            "I1": [ 787 ],
            "I3": [ 93 ],
            "SUM": [ 848 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 950 ],
            "COUT": [ 949 ],
            "I0": [ 91 ],
            "I1": [ 790 ],
            "I3": [ 93 ],
            "SUM": [ 851 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 951 ],
            "COUT": [ 950 ],
            "I0": [ 91 ],
            "I1": [ 793 ],
            "I3": [ 93 ],
            "SUM": [ 854 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 952 ],
            "COUT": [ 951 ],
            "I0": [ 91 ],
            "I1": [ 796 ],
            "I3": [ 93 ],
            "SUM": [ 857 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 953 ],
            "COUT": [ 952 ],
            "I0": [ 91 ],
            "I1": [ 799 ],
            "I3": [ 93 ],
            "SUM": [ 860 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 954 ],
            "COUT": [ 953 ],
            "I0": [ 91 ],
            "I1": [ 802 ],
            "I3": [ 93 ],
            "SUM": [ 863 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 955 ],
            "COUT": [ 954 ],
            "I0": [ 91 ],
            "I1": [ 805 ],
            "I3": [ 93 ],
            "SUM": [ 866 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 956 ],
            "COUT": [ 955 ],
            "I0": [ 91 ],
            "I1": [ 808 ],
            "I3": [ 93 ],
            "SUM": [ 869 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 957 ],
            "COUT": [ 956 ],
            "I0": [ 91 ],
            "I1": [ 811 ],
            "I3": [ 93 ],
            "SUM": [ 875 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 958 ],
            "COUT": [ 946 ],
            "I0": [ 91 ],
            "I1": [ 816 ],
            "I3": [ 93 ],
            "SUM": [ 890 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 933 ],
            "COUT": [ 957 ],
            "I0": [ 91 ],
            "I1": [ 813 ],
            "I3": [ 93 ],
            "SUM": [ 878 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 947 ],
            "I0": [ 93 ],
            "I1": [ 818 ],
            "I3": [ 93 ],
            "SUM": [ 911 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 959 ],
            "COUT": [ 958 ],
            "I0": [ 91 ],
            "I1": [ 821 ],
            "I3": [ 93 ],
            "SUM": [ 893 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 960 ],
            "COUT": [ 959 ],
            "I0": [ 91 ],
            "I1": [ 824 ],
            "I3": [ 93 ],
            "SUM": [ 896 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 961 ],
            "COUT": [ 960 ],
            "I0": [ 91 ],
            "I1": [ 827 ],
            "I3": [ 93 ],
            "SUM": [ 899 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 962 ],
            "COUT": [ 963 ],
            "I0": [ 91 ],
            "I1": [ 742 ],
            "I3": [ 93 ],
            "SUM": [ 931 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 936 ],
            "COUT": [ 962 ],
            "I0": [ 91 ],
            "I1": [ 830 ],
            "I3": [ 93 ],
            "SUM": [ 870 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 948 ],
            "COUT": [ 961 ],
            "I0": [ 91 ],
            "I1": [ 832 ],
            "I3": [ 93 ],
            "SUM": [ 902 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 5 ],
            "O": [ 735 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 740 ],
            "CLEAR": [ 964 ],
            "CLK": [ 40 ],
            "D": [ 735 ],
            "Q": [ 965 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 964 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 740 ],
            "I0": [ 735 ],
            "I1": [ 965 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 737 ],
            "I0": [ 966 ],
            "I1": [ 967 ],
            "I2": [ 968 ],
            "I3": [ 969 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 738 ],
            "I0": [ 970 ],
            "I1": [ 971 ],
            "I2": [ 972 ],
            "I3": [ 973 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 973 ],
            "I0": [ 765 ],
            "I1": [ 762 ],
            "I2": [ 759 ],
            "I3": [ 756 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 972 ],
            "I0": [ 753 ],
            "I1": [ 834 ],
            "I2": [ 830 ],
            "I3": [ 742 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 971 ],
            "I0": [ 796 ],
            "I1": [ 793 ],
            "I2": [ 790 ],
            "I3": [ 787 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 970 ],
            "I0": [ 777 ],
            "I1": [ 774 ],
            "I2": [ 771 ],
            "I3": [ 768 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 969 ],
            "I0": [ 818 ],
            "I1": [ 781 ],
            "I2": [ 832 ],
            "I3": [ 784 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 968 ],
            "I0": [ 746 ],
            "I1": [ 813 ],
            "I2": [ 808 ],
            "I3": [ 799 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 967 ],
            "I0": [ 827 ],
            "I1": [ 816 ],
            "I2": [ 824 ],
            "I3": [ 821 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 966 ],
            "I0": [ 811 ],
            "I1": [ 749 ],
            "I2": [ 805 ],
            "I3": [ 802 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 974 ],
            "CLEAR": [ 975 ],
            "CLK": [ 40 ],
            "D": [ 976 ],
            "Q": [ 600 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 977 ],
            "I0": [ 974 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 974 ],
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 980 ],
            "I3": [ 981 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 982 ],
            "COUT": [ 980 ],
            "I0": [ 91 ],
            "I1": [ 983 ],
            "I3": [ 91 ],
            "SUM": [ 984 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 985 ],
            "COUT": [ 986 ],
            "I0": [ 91 ],
            "I1": [ 987 ],
            "I3": [ 91 ],
            "SUM": [ 988 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 989 ],
            "COUT": [ 985 ],
            "I0": [ 93 ],
            "I1": [ 990 ],
            "I3": [ 91 ],
            "SUM": [ 991 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 992 ],
            "COUT": [ 993 ],
            "I0": [ 91 ],
            "I1": [ 994 ],
            "I3": [ 91 ],
            "SUM": [ 995 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 996 ],
            "COUT": [ 992 ],
            "I0": [ 91 ],
            "I1": [ 997 ],
            "I3": [ 91 ],
            "SUM": [ 998 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 999 ],
            "COUT": [ 996 ],
            "I0": [ 91 ],
            "I1": [ 1000 ],
            "I3": [ 91 ],
            "SUM": [ 1001 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1002 ],
            "COUT": [ 999 ],
            "I0": [ 91 ],
            "I1": [ 1003 ],
            "I3": [ 91 ],
            "SUM": [ 1004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1005 ],
            "COUT": [ 1002 ],
            "I0": [ 91 ],
            "I1": [ 1006 ],
            "I3": [ 91 ],
            "SUM": [ 1007 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1008 ],
            "COUT": [ 1005 ],
            "I0": [ 91 ],
            "I1": [ 1009 ],
            "I3": [ 91 ],
            "SUM": [ 1010 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1011 ],
            "COUT": [ 1008 ],
            "I0": [ 91 ],
            "I1": [ 1012 ],
            "I3": [ 91 ],
            "SUM": [ 1013 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1014 ],
            "COUT": [ 1011 ],
            "I0": [ 91 ],
            "I1": [ 1015 ],
            "I3": [ 91 ],
            "SUM": [ 1016 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1017 ],
            "COUT": [ 1014 ],
            "I0": [ 91 ],
            "I1": [ 1018 ],
            "I3": [ 91 ],
            "SUM": [ 1019 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1020 ],
            "COUT": [ 1021 ],
            "I0": [ 91 ],
            "I1": [ 1022 ],
            "I3": [ 91 ],
            "SUM": [ 1023 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1024 ],
            "COUT": [ 989 ],
            "I0": [ 91 ],
            "I1": [ 1025 ],
            "I3": [ 91 ],
            "SUM": [ 1026 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1027 ],
            "COUT": [ 1017 ],
            "I0": [ 91 ],
            "I1": [ 1028 ],
            "I3": [ 91 ],
            "SUM": [ 1029 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1030 ],
            "COUT": [ 1027 ],
            "I0": [ 91 ],
            "I1": [ 1031 ],
            "I3": [ 91 ],
            "SUM": [ 1032 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1033 ],
            "COUT": [ 1030 ],
            "I0": [ 91 ],
            "I1": [ 1034 ],
            "I3": [ 91 ],
            "SUM": [ 1035 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1036 ],
            "COUT": [ 1033 ],
            "I0": [ 91 ],
            "I1": [ 1037 ],
            "I3": [ 91 ],
            "SUM": [ 1038 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1039 ],
            "COUT": [ 1036 ],
            "I0": [ 91 ],
            "I1": [ 1040 ],
            "I3": [ 91 ],
            "SUM": [ 1041 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1042 ],
            "COUT": [ 1039 ],
            "I0": [ 93 ],
            "I1": [ 1043 ],
            "I3": [ 91 ],
            "SUM": [ 1044 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1045 ],
            "COUT": [ 1042 ],
            "I0": [ 93 ],
            "I1": [ 1046 ],
            "I3": [ 91 ],
            "SUM": [ 1047 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1048 ],
            "COUT": [ 1045 ],
            "I0": [ 91 ],
            "I1": [ 1049 ],
            "I3": [ 91 ],
            "SUM": [ 1050 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1051 ],
            "COUT": [ 1048 ],
            "I0": [ 93 ],
            "I1": [ 1052 ],
            "I3": [ 91 ],
            "SUM": [ 1053 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 986 ],
            "COUT": [ 1051 ],
            "I0": [ 91 ],
            "I1": [ 1054 ],
            "I3": [ 91 ],
            "SUM": [ 1055 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1056 ],
            "COUT": [ 1024 ],
            "I0": [ 93 ],
            "I1": [ 1057 ],
            "I3": [ 91 ],
            "SUM": [ 1058 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1020 ],
            "I0": [ 91 ],
            "I1": [ 1059 ],
            "I3": [ 91 ],
            "SUM": [ 1060 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1061 ],
            "COUT": [ 1056 ],
            "I0": [ 93 ],
            "I1": [ 1062 ],
            "I3": [ 91 ],
            "SUM": [ 1063 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1064 ],
            "COUT": [ 1061 ],
            "I0": [ 93 ],
            "I1": [ 1065 ],
            "I3": [ 91 ],
            "SUM": [ 1066 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1067 ],
            "COUT": [ 1064 ],
            "I0": [ 93 ],
            "I1": [ 1068 ],
            "I3": [ 91 ],
            "SUM": [ 1069 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1070 ],
            "COUT": [ 982 ],
            "I0": [ 91 ],
            "I1": [ 1071 ],
            "I3": [ 91 ],
            "SUM": [ 1072 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1021 ],
            "COUT": [ 1067 ],
            "I0": [ 91 ],
            "I1": [ 1073 ],
            "I3": [ 91 ],
            "SUM": [ 1074 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 993 ],
            "COUT": [ 1070 ],
            "I0": [ 91 ],
            "I1": [ 1075 ],
            "I3": [ 91 ],
            "SUM": [ 1076 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 975 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1077 ],
            "CLK": [ 40 ],
            "D": [ 1078 ],
            "Q": [ 983 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1079 ],
            "CLK": [ 40 ],
            "D": [ 1080 ],
            "Q": [ 1071 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1081 ],
            "CLK": [ 40 ],
            "D": [ 1082 ],
            "Q": [ 1015 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1081 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1082 ],
            "I0": [ 981 ],
            "I1": [ 1083 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1084 ],
            "CLK": [ 40 ],
            "D": [ 1085 ],
            "Q": [ 1018 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1084 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1085 ],
            "I0": [ 981 ],
            "I1": [ 1086 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1087 ],
            "CLK": [ 40 ],
            "D": [ 1088 ],
            "Q": [ 1028 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1087 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1088 ],
            "I0": [ 981 ],
            "I1": [ 1089 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1090 ],
            "CLK": [ 40 ],
            "D": [ 1091 ],
            "Q": [ 1031 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1090 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1091 ],
            "I0": [ 981 ],
            "I1": [ 1092 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1093 ],
            "CLK": [ 40 ],
            "D": [ 1094 ],
            "Q": [ 1034 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1093 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1094 ],
            "I0": [ 981 ],
            "I1": [ 1095 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1096 ],
            "CLK": [ 40 ],
            "D": [ 1097 ],
            "Q": [ 1037 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1096 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1097 ],
            "I0": [ 981 ],
            "I1": [ 1098 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1099 ],
            "CLK": [ 40 ],
            "D": [ 1100 ],
            "Q": [ 1040 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1099 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1100 ],
            "I0": [ 981 ],
            "I1": [ 1101 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1102 ],
            "CLK": [ 40 ],
            "D": [ 1103 ],
            "Q": [ 1043 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1102 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1103 ],
            "I0": [ 981 ],
            "I1": [ 1104 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1105 ],
            "CLK": [ 40 ],
            "D": [ 1106 ],
            "Q": [ 1046 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1105 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1106 ],
            "I0": [ 981 ],
            "I1": [ 1107 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1108 ],
            "CLK": [ 40 ],
            "D": [ 1109 ],
            "Q": [ 1049 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1108 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1109 ],
            "I0": [ 981 ],
            "I1": [ 1110 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1079 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1080 ],
            "I0": [ 981 ],
            "I1": [ 1111 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1112 ],
            "CLK": [ 40 ],
            "D": [ 1113 ],
            "Q": [ 1075 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1114 ],
            "CLK": [ 40 ],
            "D": [ 1115 ],
            "Q": [ 1052 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1114 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1115 ],
            "I0": [ 981 ],
            "I1": [ 1116 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1117 ],
            "CLK": [ 40 ],
            "D": [ 1118 ],
            "Q": [ 1054 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1117 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1118 ],
            "I0": [ 981 ],
            "I1": [ 1119 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1120 ],
            "CLK": [ 40 ],
            "D": [ 1121 ],
            "Q": [ 987 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1120 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1121 ],
            "I0": [ 981 ],
            "I1": [ 1122 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1123 ],
            "CLK": [ 40 ],
            "D": [ 1124 ],
            "Q": [ 990 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1123 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1124 ],
            "I0": [ 981 ],
            "I1": [ 1125 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1126 ],
            "CLK": [ 40 ],
            "D": [ 1127 ],
            "Q": [ 1025 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1126 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1127 ],
            "I0": [ 981 ],
            "I1": [ 1128 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1129 ],
            "CLK": [ 40 ],
            "D": [ 1130 ],
            "Q": [ 1057 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1129 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1130 ],
            "I0": [ 981 ],
            "I1": [ 1131 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1132 ],
            "CLK": [ 40 ],
            "D": [ 1133 ],
            "Q": [ 1062 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1132 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1133 ],
            "I0": [ 981 ],
            "I1": [ 1134 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1135 ],
            "CLK": [ 40 ],
            "D": [ 1136 ],
            "Q": [ 1065 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1135 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1136 ],
            "I0": [ 981 ],
            "I1": [ 1137 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1138 ],
            "CLK": [ 40 ],
            "D": [ 1139 ],
            "Q": [ 1068 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1138 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1139 ],
            "I0": [ 981 ],
            "I1": [ 1140 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1141 ],
            "CLK": [ 40 ],
            "D": [ 1142 ],
            "Q": [ 1073 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1141 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1142 ],
            "I0": [ 981 ],
            "I1": [ 1143 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1112 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1113 ],
            "I0": [ 981 ],
            "I1": [ 1144 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1145 ],
            "CLK": [ 40 ],
            "D": [ 1146 ],
            "Q": [ 994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1147 ],
            "CLK": [ 40 ],
            "D": [ 1148 ],
            "Q": [ 1022 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1147 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1148 ],
            "I0": [ 981 ],
            "I1": [ 1149 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1150 ],
            "CLK": [ 40 ],
            "D": [ 1151 ],
            "Q": [ 1059 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1150 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1151 ],
            "I0": [ 981 ],
            "I1": [ 1152 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1145 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1146 ],
            "I0": [ 981 ],
            "I1": [ 1153 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1154 ],
            "CLK": [ 40 ],
            "D": [ 1155 ],
            "Q": [ 997 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1154 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1155 ],
            "I0": [ 981 ],
            "I1": [ 1156 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1157 ],
            "CLK": [ 40 ],
            "D": [ 1158 ],
            "Q": [ 1000 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1157 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1158 ],
            "I0": [ 981 ],
            "I1": [ 1159 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1160 ],
            "CLK": [ 40 ],
            "D": [ 1161 ],
            "Q": [ 1003 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1160 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1161 ],
            "I0": [ 981 ],
            "I1": [ 1162 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1163 ],
            "CLK": [ 40 ],
            "D": [ 1164 ],
            "Q": [ 1006 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1163 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1164 ],
            "I0": [ 981 ],
            "I1": [ 1165 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1166 ],
            "CLK": [ 40 ],
            "D": [ 1167 ],
            "Q": [ 1009 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1166 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1167 ],
            "I0": [ 981 ],
            "I1": [ 1168 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 977 ],
            "CLEAR": [ 1169 ],
            "CLK": [ 40 ],
            "D": [ 1170 ],
            "Q": [ 1012 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1169 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1170 ],
            "I0": [ 981 ],
            "I1": [ 1171 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1077 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1078 ],
            "I0": [ 981 ],
            "I1": [ 1172 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1173 ],
            "COUT": [ 1174 ],
            "I0": [ 91 ],
            "I1": [ 987 ],
            "I3": [ 93 ],
            "SUM": [ 1122 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1175 ],
            "COUT": [ 1173 ],
            "I0": [ 91 ],
            "I1": [ 990 ],
            "I3": [ 93 ],
            "SUM": [ 1125 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1176 ],
            "COUT": [ 1177 ],
            "I0": [ 91 ],
            "I1": [ 1075 ],
            "I3": [ 93 ],
            "SUM": [ 1144 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1178 ],
            "COUT": [ 1176 ],
            "I0": [ 91 ],
            "I1": [ 994 ],
            "I3": [ 93 ],
            "SUM": [ 1153 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1179 ],
            "COUT": [ 1178 ],
            "I0": [ 91 ],
            "I1": [ 997 ],
            "I3": [ 93 ],
            "SUM": [ 1156 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1180 ],
            "COUT": [ 1179 ],
            "I0": [ 91 ],
            "I1": [ 1000 ],
            "I3": [ 93 ],
            "SUM": [ 1159 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1181 ],
            "COUT": [ 1180 ],
            "I0": [ 91 ],
            "I1": [ 1003 ],
            "I3": [ 93 ],
            "SUM": [ 1162 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1182 ],
            "COUT": [ 1181 ],
            "I0": [ 91 ],
            "I1": [ 1006 ],
            "I3": [ 93 ],
            "SUM": [ 1165 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1183 ],
            "COUT": [ 1182 ],
            "I0": [ 91 ],
            "I1": [ 1009 ],
            "I3": [ 93 ],
            "SUM": [ 1168 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1184 ],
            "COUT": [ 1183 ],
            "I0": [ 91 ],
            "I1": [ 1012 ],
            "I3": [ 93 ],
            "SUM": [ 1171 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1185 ],
            "COUT": [ 1184 ],
            "I0": [ 91 ],
            "I1": [ 1015 ],
            "I3": [ 93 ],
            "SUM": [ 1083 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1186 ],
            "COUT": [ 1185 ],
            "I0": [ 91 ],
            "I1": [ 1018 ],
            "I3": [ 93 ],
            "SUM": [ 1086 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1187 ],
            "COUT": [ 1175 ],
            "I0": [ 91 ],
            "I1": [ 1025 ],
            "I3": [ 93 ],
            "SUM": [ 1128 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1188 ],
            "COUT": [ 1189 ],
            "I0": [ 91 ],
            "I1": [ 1022 ],
            "I3": [ 93 ],
            "SUM": [ 1149 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1190 ],
            "COUT": [ 1186 ],
            "I0": [ 91 ],
            "I1": [ 1028 ],
            "I3": [ 93 ],
            "SUM": [ 1089 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1191 ],
            "COUT": [ 1190 ],
            "I0": [ 91 ],
            "I1": [ 1031 ],
            "I3": [ 93 ],
            "SUM": [ 1092 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1192 ],
            "COUT": [ 1191 ],
            "I0": [ 91 ],
            "I1": [ 1034 ],
            "I3": [ 93 ],
            "SUM": [ 1095 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1193 ],
            "COUT": [ 1192 ],
            "I0": [ 91 ],
            "I1": [ 1037 ],
            "I3": [ 93 ],
            "SUM": [ 1098 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1194 ],
            "COUT": [ 1193 ],
            "I0": [ 91 ],
            "I1": [ 1040 ],
            "I3": [ 93 ],
            "SUM": [ 1101 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1195 ],
            "COUT": [ 1194 ],
            "I0": [ 91 ],
            "I1": [ 1043 ],
            "I3": [ 93 ],
            "SUM": [ 1104 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1196 ],
            "COUT": [ 1195 ],
            "I0": [ 91 ],
            "I1": [ 1046 ],
            "I3": [ 93 ],
            "SUM": [ 1107 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1197 ],
            "COUT": [ 1196 ],
            "I0": [ 91 ],
            "I1": [ 1049 ],
            "I3": [ 93 ],
            "SUM": [ 1110 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1198 ],
            "COUT": [ 1197 ],
            "I0": [ 91 ],
            "I1": [ 1052 ],
            "I3": [ 93 ],
            "SUM": [ 1116 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1199 ],
            "COUT": [ 1187 ],
            "I0": [ 91 ],
            "I1": [ 1057 ],
            "I3": [ 93 ],
            "SUM": [ 1131 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1174 ],
            "COUT": [ 1198 ],
            "I0": [ 91 ],
            "I1": [ 1054 ],
            "I3": [ 93 ],
            "SUM": [ 1119 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1188 ],
            "I0": [ 93 ],
            "I1": [ 1059 ],
            "I3": [ 93 ],
            "SUM": [ 1152 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1200 ],
            "COUT": [ 1199 ],
            "I0": [ 91 ],
            "I1": [ 1062 ],
            "I3": [ 93 ],
            "SUM": [ 1134 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1201 ],
            "COUT": [ 1200 ],
            "I0": [ 91 ],
            "I1": [ 1065 ],
            "I3": [ 93 ],
            "SUM": [ 1137 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1202 ],
            "COUT": [ 1201 ],
            "I0": [ 91 ],
            "I1": [ 1068 ],
            "I3": [ 93 ],
            "SUM": [ 1140 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1203 ],
            "COUT": [ 1204 ],
            "I0": [ 91 ],
            "I1": [ 983 ],
            "I3": [ 93 ],
            "SUM": [ 1172 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1177 ],
            "COUT": [ 1203 ],
            "I0": [ 91 ],
            "I1": [ 1071 ],
            "I3": [ 93 ],
            "SUM": [ 1111 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1189 ],
            "COUT": [ 1202 ],
            "I0": [ 91 ],
            "I1": [ 1073 ],
            "I3": [ 93 ],
            "SUM": [ 1143 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 6 ],
            "O": [ 976 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 981 ],
            "CLEAR": [ 1205 ],
            "CLK": [ 40 ],
            "D": [ 976 ],
            "Q": [ 1206 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1205 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 981 ],
            "I0": [ 976 ],
            "I1": [ 1206 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 978 ],
            "I0": [ 1207 ],
            "I1": [ 1208 ],
            "I2": [ 1209 ],
            "I3": [ 1210 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 979 ],
            "I0": [ 1211 ],
            "I1": [ 1212 ],
            "I2": [ 1213 ],
            "I3": [ 1214 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1214 ],
            "I0": [ 1006 ],
            "I1": [ 1003 ],
            "I2": [ 1000 ],
            "I3": [ 997 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1213 ],
            "I0": [ 994 ],
            "I1": [ 1075 ],
            "I2": [ 1071 ],
            "I3": [ 983 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1212 ],
            "I0": [ 1037 ],
            "I1": [ 1034 ],
            "I2": [ 1031 ],
            "I3": [ 1028 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1211 ],
            "I0": [ 1018 ],
            "I1": [ 1015 ],
            "I2": [ 1012 ],
            "I3": [ 1009 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1210 ],
            "I0": [ 1059 ],
            "I1": [ 1022 ],
            "I2": [ 1073 ],
            "I3": [ 1025 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1209 ],
            "I0": [ 987 ],
            "I1": [ 1054 ],
            "I2": [ 1049 ],
            "I3": [ 1040 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1208 ],
            "I0": [ 1043 ],
            "I1": [ 1046 ],
            "I2": [ 1052 ],
            "I3": [ 990 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1207 ],
            "I0": [ 1057 ],
            "I1": [ 1065 ],
            "I2": [ 1062 ],
            "I3": [ 1068 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1215 ],
            "CLEAR": [ 1216 ],
            "CLK": [ 40 ],
            "D": [ 1217 ],
            "Q": [ 599 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1218 ],
            "I0": [ 1215 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1215 ],
            "I0": [ 1219 ],
            "I1": [ 1220 ],
            "I2": [ 1221 ],
            "I3": [ 1222 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1219 ],
            "I0": [ 1223 ],
            "I1": [ 1224 ],
            "I2": [ 1225 ],
            "I3": [ 1226 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1220 ],
            "I0": [ 1227 ],
            "I1": [ 1228 ],
            "I2": [ 1229 ],
            "I3": [ 1230 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1230 ],
            "I0": [ 1231 ],
            "I1": [ 1232 ],
            "I2": [ 1233 ],
            "I3": [ 1234 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1229 ],
            "I0": [ 1235 ],
            "I1": [ 1236 ],
            "I2": [ 1237 ],
            "I3": [ 1238 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1228 ],
            "I0": [ 1239 ],
            "I1": [ 1240 ],
            "I2": [ 1241 ],
            "I3": [ 1242 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1227 ],
            "I0": [ 1243 ],
            "I1": [ 1244 ],
            "I2": [ 1245 ],
            "I3": [ 1246 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1226 ],
            "I0": [ 1247 ],
            "I1": [ 1248 ],
            "I2": [ 1249 ],
            "I3": [ 1250 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1225 ],
            "I0": [ 1251 ],
            "I1": [ 1252 ],
            "I2": [ 1253 ],
            "I3": [ 1254 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1224 ],
            "I0": [ 1255 ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 1258 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1223 ],
            "I0": [ 1259 ],
            "I1": [ 1260 ],
            "I2": [ 1261 ],
            "I3": [ 1262 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1263 ],
            "COUT": [ 1221 ],
            "I0": [ 91 ],
            "I1": [ 1238 ],
            "I3": [ 91 ],
            "SUM": [ 1264 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1265 ],
            "COUT": [ 1266 ],
            "I0": [ 91 ],
            "I1": [ 1251 ],
            "I3": [ 91 ],
            "SUM": [ 1267 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1268 ],
            "COUT": [ 1265 ],
            "I0": [ 93 ],
            "I1": [ 1259 ],
            "I3": [ 91 ],
            "SUM": [ 1269 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1270 ],
            "COUT": [ 1271 ],
            "I0": [ 91 ],
            "I1": [ 1235 ],
            "I3": [ 91 ],
            "SUM": [ 1272 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1273 ],
            "COUT": [ 1270 ],
            "I0": [ 91 ],
            "I1": [ 1234 ],
            "I3": [ 91 ],
            "SUM": [ 1274 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1275 ],
            "COUT": [ 1273 ],
            "I0": [ 91 ],
            "I1": [ 1233 ],
            "I3": [ 91 ],
            "SUM": [ 1276 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1277 ],
            "COUT": [ 1275 ],
            "I0": [ 91 ],
            "I1": [ 1232 ],
            "I3": [ 91 ],
            "SUM": [ 1278 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1279 ],
            "COUT": [ 1277 ],
            "I0": [ 91 ],
            "I1": [ 1231 ],
            "I3": [ 91 ],
            "SUM": [ 1280 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1281 ],
            "COUT": [ 1279 ],
            "I0": [ 91 ],
            "I1": [ 1246 ],
            "I3": [ 91 ],
            "SUM": [ 1282 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1283 ],
            "COUT": [ 1281 ],
            "I0": [ 91 ],
            "I1": [ 1245 ],
            "I3": [ 91 ],
            "SUM": [ 1284 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1285 ],
            "COUT": [ 1283 ],
            "I0": [ 91 ],
            "I1": [ 1244 ],
            "I3": [ 91 ],
            "SUM": [ 1286 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1287 ],
            "COUT": [ 1285 ],
            "I0": [ 91 ],
            "I1": [ 1243 ],
            "I3": [ 91 ],
            "SUM": [ 1288 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1289 ],
            "COUT": [ 1290 ],
            "I0": [ 91 ],
            "I1": [ 1248 ],
            "I3": [ 91 ],
            "SUM": [ 1291 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1292 ],
            "COUT": [ 1268 ],
            "I0": [ 91 ],
            "I1": [ 1250 ],
            "I3": [ 91 ],
            "SUM": [ 1293 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1294 ],
            "COUT": [ 1287 ],
            "I0": [ 91 ],
            "I1": [ 1242 ],
            "I3": [ 91 ],
            "SUM": [ 1295 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1296 ],
            "COUT": [ 1294 ],
            "I0": [ 91 ],
            "I1": [ 1241 ],
            "I3": [ 91 ],
            "SUM": [ 1297 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1298 ],
            "COUT": [ 1296 ],
            "I0": [ 91 ],
            "I1": [ 1240 ],
            "I3": [ 91 ],
            "SUM": [ 1299 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1300 ],
            "COUT": [ 1298 ],
            "I0": [ 91 ],
            "I1": [ 1239 ],
            "I3": [ 91 ],
            "SUM": [ 1301 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1302 ],
            "COUT": [ 1300 ],
            "I0": [ 91 ],
            "I1": [ 1254 ],
            "I3": [ 91 ],
            "SUM": [ 1303 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1304 ],
            "COUT": [ 1302 ],
            "I0": [ 93 ],
            "I1": [ 1262 ],
            "I3": [ 91 ],
            "SUM": [ 1305 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1306 ],
            "COUT": [ 1304 ],
            "I0": [ 93 ],
            "I1": [ 1261 ],
            "I3": [ 91 ],
            "SUM": [ 1307 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1308 ],
            "COUT": [ 1306 ],
            "I0": [ 91 ],
            "I1": [ 1253 ],
            "I3": [ 91 ],
            "SUM": [ 1309 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1310 ],
            "COUT": [ 1308 ],
            "I0": [ 93 ],
            "I1": [ 1260 ],
            "I3": [ 91 ],
            "SUM": [ 1311 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1266 ],
            "COUT": [ 1310 ],
            "I0": [ 91 ],
            "I1": [ 1252 ],
            "I3": [ 91 ],
            "SUM": [ 1312 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1313 ],
            "COUT": [ 1292 ],
            "I0": [ 93 ],
            "I1": [ 1258 ],
            "I3": [ 91 ],
            "SUM": [ 1314 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1289 ],
            "I0": [ 91 ],
            "I1": [ 1247 ],
            "I3": [ 91 ],
            "SUM": [ 1315 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1316 ],
            "COUT": [ 1313 ],
            "I0": [ 93 ],
            "I1": [ 1257 ],
            "I3": [ 91 ],
            "SUM": [ 1317 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1318 ],
            "COUT": [ 1316 ],
            "I0": [ 93 ],
            "I1": [ 1256 ],
            "I3": [ 91 ],
            "SUM": [ 1319 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1320 ],
            "COUT": [ 1318 ],
            "I0": [ 93 ],
            "I1": [ 1255 ],
            "I3": [ 91 ],
            "SUM": [ 1321 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1322 ],
            "COUT": [ 1263 ],
            "I0": [ 91 ],
            "I1": [ 1237 ],
            "I3": [ 91 ],
            "SUM": [ 1323 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1290 ],
            "COUT": [ 1320 ],
            "I0": [ 91 ],
            "I1": [ 1249 ],
            "I3": [ 91 ],
            "SUM": [ 1324 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1271 ],
            "COUT": [ 1322 ],
            "I0": [ 91 ],
            "I1": [ 1236 ],
            "I3": [ 91 ],
            "SUM": [ 1325 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1216 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1326 ],
            "CLK": [ 40 ],
            "D": [ 1327 ],
            "Q": [ 1238 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1328 ],
            "CLK": [ 40 ],
            "D": [ 1329 ],
            "Q": [ 1237 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1330 ],
            "CLK": [ 40 ],
            "D": [ 1331 ],
            "Q": [ 1244 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1330 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1331 ],
            "I0": [ 1222 ],
            "I1": [ 1332 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1333 ],
            "CLK": [ 40 ],
            "D": [ 1334 ],
            "Q": [ 1243 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1333 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1334 ],
            "I0": [ 1222 ],
            "I1": [ 1335 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1336 ],
            "CLK": [ 40 ],
            "D": [ 1337 ],
            "Q": [ 1242 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1336 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1337 ],
            "I0": [ 1222 ],
            "I1": [ 1338 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1339 ],
            "CLK": [ 40 ],
            "D": [ 1340 ],
            "Q": [ 1241 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1339 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1340 ],
            "I0": [ 1222 ],
            "I1": [ 1341 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1342 ],
            "CLK": [ 40 ],
            "D": [ 1343 ],
            "Q": [ 1240 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1342 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1343 ],
            "I0": [ 1222 ],
            "I1": [ 1344 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1345 ],
            "CLK": [ 40 ],
            "D": [ 1346 ],
            "Q": [ 1239 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1345 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1346 ],
            "I0": [ 1222 ],
            "I1": [ 1347 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1348 ],
            "CLK": [ 40 ],
            "D": [ 1349 ],
            "Q": [ 1254 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1348 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1349 ],
            "I0": [ 1222 ],
            "I1": [ 1350 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1351 ],
            "CLK": [ 40 ],
            "D": [ 1352 ],
            "Q": [ 1262 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1351 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1352 ],
            "I0": [ 1222 ],
            "I1": [ 1353 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1354 ],
            "CLK": [ 40 ],
            "D": [ 1355 ],
            "Q": [ 1261 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1354 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1355 ],
            "I0": [ 1222 ],
            "I1": [ 1356 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1357 ],
            "CLK": [ 40 ],
            "D": [ 1358 ],
            "Q": [ 1253 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1357 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1358 ],
            "I0": [ 1222 ],
            "I1": [ 1359 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1328 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1329 ],
            "I0": [ 1222 ],
            "I1": [ 1360 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1361 ],
            "CLK": [ 40 ],
            "D": [ 1362 ],
            "Q": [ 1236 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1363 ],
            "CLK": [ 40 ],
            "D": [ 1364 ],
            "Q": [ 1260 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1363 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1364 ],
            "I0": [ 1222 ],
            "I1": [ 1365 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1366 ],
            "CLK": [ 40 ],
            "D": [ 1367 ],
            "Q": [ 1252 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1366 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1367 ],
            "I0": [ 1222 ],
            "I1": [ 1368 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1369 ],
            "CLK": [ 40 ],
            "D": [ 1370 ],
            "Q": [ 1251 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1369 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1370 ],
            "I0": [ 1222 ],
            "I1": [ 1371 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1372 ],
            "CLK": [ 40 ],
            "D": [ 1373 ],
            "Q": [ 1259 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1372 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1373 ],
            "I0": [ 1222 ],
            "I1": [ 1374 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1375 ],
            "CLK": [ 40 ],
            "D": [ 1376 ],
            "Q": [ 1250 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1375 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1376 ],
            "I0": [ 1222 ],
            "I1": [ 1377 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1378 ],
            "CLK": [ 40 ],
            "D": [ 1379 ],
            "Q": [ 1258 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1378 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1379 ],
            "I0": [ 1222 ],
            "I1": [ 1380 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1381 ],
            "CLK": [ 40 ],
            "D": [ 1382 ],
            "Q": [ 1257 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1381 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1382 ],
            "I0": [ 1222 ],
            "I1": [ 1383 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1384 ],
            "CLK": [ 40 ],
            "D": [ 1385 ],
            "Q": [ 1256 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1384 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1385 ],
            "I0": [ 1222 ],
            "I1": [ 1386 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1387 ],
            "CLK": [ 40 ],
            "D": [ 1388 ],
            "Q": [ 1255 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1387 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1388 ],
            "I0": [ 1222 ],
            "I1": [ 1389 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1390 ],
            "CLK": [ 40 ],
            "D": [ 1391 ],
            "Q": [ 1249 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1390 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1391 ],
            "I0": [ 1222 ],
            "I1": [ 1392 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1361 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1362 ],
            "I0": [ 1222 ],
            "I1": [ 1393 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1394 ],
            "CLK": [ 40 ],
            "D": [ 1395 ],
            "Q": [ 1235 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1396 ],
            "CLK": [ 40 ],
            "D": [ 1397 ],
            "Q": [ 1248 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1396 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1397 ],
            "I0": [ 1222 ],
            "I1": [ 1398 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1399 ],
            "CLK": [ 40 ],
            "D": [ 1400 ],
            "Q": [ 1247 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1399 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1400 ],
            "I0": [ 1222 ],
            "I1": [ 1401 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1394 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1395 ],
            "I0": [ 1222 ],
            "I1": [ 1402 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1403 ],
            "CLK": [ 40 ],
            "D": [ 1404 ],
            "Q": [ 1234 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1403 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1404 ],
            "I0": [ 1222 ],
            "I1": [ 1405 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1406 ],
            "CLK": [ 40 ],
            "D": [ 1407 ],
            "Q": [ 1233 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1406 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1407 ],
            "I0": [ 1222 ],
            "I1": [ 1408 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1409 ],
            "CLK": [ 40 ],
            "D": [ 1410 ],
            "Q": [ 1232 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1409 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1410 ],
            "I0": [ 1222 ],
            "I1": [ 1411 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1412 ],
            "CLK": [ 40 ],
            "D": [ 1413 ],
            "Q": [ 1231 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1412 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1413 ],
            "I0": [ 1222 ],
            "I1": [ 1414 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1415 ],
            "CLK": [ 40 ],
            "D": [ 1416 ],
            "Q": [ 1246 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1415 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1416 ],
            "I0": [ 1222 ],
            "I1": [ 1417 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1218 ],
            "CLEAR": [ 1418 ],
            "CLK": [ 40 ],
            "D": [ 1419 ],
            "Q": [ 1245 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1418 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1419 ],
            "I0": [ 1222 ],
            "I1": [ 1420 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1326 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1327 ],
            "I0": [ 1222 ],
            "I1": [ 1421 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1422 ],
            "COUT": [ 1423 ],
            "I0": [ 91 ],
            "I1": [ 1251 ],
            "I3": [ 93 ],
            "SUM": [ 1371 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1424 ],
            "COUT": [ 1422 ],
            "I0": [ 91 ],
            "I1": [ 1259 ],
            "I3": [ 93 ],
            "SUM": [ 1374 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1425 ],
            "COUT": [ 1426 ],
            "I0": [ 91 ],
            "I1": [ 1236 ],
            "I3": [ 93 ],
            "SUM": [ 1393 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1427 ],
            "COUT": [ 1425 ],
            "I0": [ 91 ],
            "I1": [ 1235 ],
            "I3": [ 93 ],
            "SUM": [ 1402 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1428 ],
            "COUT": [ 1427 ],
            "I0": [ 91 ],
            "I1": [ 1234 ],
            "I3": [ 93 ],
            "SUM": [ 1405 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1429 ],
            "COUT": [ 1428 ],
            "I0": [ 91 ],
            "I1": [ 1233 ],
            "I3": [ 93 ],
            "SUM": [ 1408 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1430 ],
            "COUT": [ 1429 ],
            "I0": [ 91 ],
            "I1": [ 1232 ],
            "I3": [ 93 ],
            "SUM": [ 1411 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1431 ],
            "COUT": [ 1430 ],
            "I0": [ 91 ],
            "I1": [ 1231 ],
            "I3": [ 93 ],
            "SUM": [ 1414 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1432 ],
            "COUT": [ 1431 ],
            "I0": [ 91 ],
            "I1": [ 1246 ],
            "I3": [ 93 ],
            "SUM": [ 1417 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1433 ],
            "COUT": [ 1432 ],
            "I0": [ 91 ],
            "I1": [ 1245 ],
            "I3": [ 93 ],
            "SUM": [ 1420 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1434 ],
            "COUT": [ 1433 ],
            "I0": [ 91 ],
            "I1": [ 1244 ],
            "I3": [ 93 ],
            "SUM": [ 1332 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1435 ],
            "COUT": [ 1434 ],
            "I0": [ 91 ],
            "I1": [ 1243 ],
            "I3": [ 93 ],
            "SUM": [ 1335 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1436 ],
            "COUT": [ 1424 ],
            "I0": [ 91 ],
            "I1": [ 1250 ],
            "I3": [ 93 ],
            "SUM": [ 1377 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1437 ],
            "COUT": [ 1438 ],
            "I0": [ 91 ],
            "I1": [ 1248 ],
            "I3": [ 93 ],
            "SUM": [ 1398 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1439 ],
            "COUT": [ 1435 ],
            "I0": [ 91 ],
            "I1": [ 1242 ],
            "I3": [ 93 ],
            "SUM": [ 1338 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1440 ],
            "COUT": [ 1439 ],
            "I0": [ 91 ],
            "I1": [ 1241 ],
            "I3": [ 93 ],
            "SUM": [ 1341 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1441 ],
            "COUT": [ 1440 ],
            "I0": [ 91 ],
            "I1": [ 1240 ],
            "I3": [ 93 ],
            "SUM": [ 1344 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1442 ],
            "COUT": [ 1441 ],
            "I0": [ 91 ],
            "I1": [ 1239 ],
            "I3": [ 93 ],
            "SUM": [ 1347 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1443 ],
            "COUT": [ 1442 ],
            "I0": [ 91 ],
            "I1": [ 1254 ],
            "I3": [ 93 ],
            "SUM": [ 1350 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1444 ],
            "COUT": [ 1443 ],
            "I0": [ 91 ],
            "I1": [ 1262 ],
            "I3": [ 93 ],
            "SUM": [ 1353 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1445 ],
            "COUT": [ 1444 ],
            "I0": [ 91 ],
            "I1": [ 1261 ],
            "I3": [ 93 ],
            "SUM": [ 1356 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1446 ],
            "COUT": [ 1445 ],
            "I0": [ 91 ],
            "I1": [ 1253 ],
            "I3": [ 93 ],
            "SUM": [ 1359 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1447 ],
            "COUT": [ 1446 ],
            "I0": [ 91 ],
            "I1": [ 1260 ],
            "I3": [ 93 ],
            "SUM": [ 1365 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1448 ],
            "COUT": [ 1436 ],
            "I0": [ 91 ],
            "I1": [ 1258 ],
            "I3": [ 93 ],
            "SUM": [ 1380 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1423 ],
            "COUT": [ 1447 ],
            "I0": [ 91 ],
            "I1": [ 1252 ],
            "I3": [ 93 ],
            "SUM": [ 1368 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1437 ],
            "I0": [ 93 ],
            "I1": [ 1247 ],
            "I3": [ 93 ],
            "SUM": [ 1401 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1449 ],
            "COUT": [ 1448 ],
            "I0": [ 91 ],
            "I1": [ 1257 ],
            "I3": [ 93 ],
            "SUM": [ 1383 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1450 ],
            "COUT": [ 1449 ],
            "I0": [ 91 ],
            "I1": [ 1256 ],
            "I3": [ 93 ],
            "SUM": [ 1386 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1451 ],
            "COUT": [ 1450 ],
            "I0": [ 91 ],
            "I1": [ 1255 ],
            "I3": [ 93 ],
            "SUM": [ 1389 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1452 ],
            "COUT": [ 1453 ],
            "I0": [ 91 ],
            "I1": [ 1238 ],
            "I3": [ 93 ],
            "SUM": [ 1421 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1426 ],
            "COUT": [ 1452 ],
            "I0": [ 91 ],
            "I1": [ 1237 ],
            "I3": [ 93 ],
            "SUM": [ 1360 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1438 ],
            "COUT": [ 1451 ],
            "I0": [ 91 ],
            "I1": [ 1249 ],
            "I3": [ 93 ],
            "SUM": [ 1392 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 7 ],
            "O": [ 1217 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "CE": "input",
            "CLEAR": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1222 ],
            "CLEAR": [ 1454 ],
            "CLK": [ 40 ],
            "D": [ 1217 ],
            "Q": [ 1455 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1454 ],
            "I0": [ 49 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1222 ],
            "I0": [ 1217 ],
            "I1": [ 1455 ]
          }
        },
        "display_inst.anodo_o_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 24 ],
            "I0": [ 1456 ],
            "I1": [ 1457 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 26 ],
            "I0": [ 1457 ],
            "I1": [ 1456 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 23 ],
            "I0": [ 1457 ],
            "I1": [ 1456 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 25 ],
            "I0": [ 1457 ],
            "I1": [ 1456 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1458 ],
            "I0": [ 1459 ],
            "I1": [ 1460 ],
            "I2": [ 23 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1461 ],
            "I0": [ 1462 ],
            "I1": [ 1463 ],
            "I2": [ 25 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1464 ],
            "I0": [ 1465 ],
            "I1": [ 1466 ],
            "I2": [ 1462 ],
            "I3": [ 1467 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1468 ],
            "I0": [ 93 ],
            "I1": [ 1463 ],
            "I3": [ 93 ],
            "SUM": [ 1467 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1469 ],
            "COUT": [ 1470 ],
            "I0": [ 91 ],
            "I1": [ 1471 ],
            "I3": [ 93 ],
            "SUM": [ 1472 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1468 ],
            "COUT": [ 1469 ],
            "I0": [ 93 ],
            "I1": [ 1465 ],
            "I3": [ 93 ],
            "SUM": [ 1473 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1474 ],
            "COUT": [ 1462 ],
            "I0": [ 91 ],
            "I1": [ 1475 ],
            "I3": [ 91 ],
            "SUM": [ 1476 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1477 ],
            "COUT": [ 1474 ],
            "I0": [ 93 ],
            "I1": [ 1471 ],
            "I3": [ 91 ],
            "SUM": [ 1478 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1477 ],
            "I0": [ 91 ],
            "I1": [ 1465 ],
            "I3": [ 91 ],
            "SUM": [ 1479 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1480 ],
            "I1": [ 1481 ],
            "O": [ 1465 ],
            "S0": [ 1482 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1483 ],
            "I1": [ 1484 ],
            "O": [ 1463 ],
            "S0": [ 1485 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1486 ],
            "I1": [ 1487 ],
            "O": [ 1483 ],
            "S0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1486 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1487 ],
            "I0": [ 1489 ],
            "I1": [ 1490 ],
            "I2": [ 284 ],
            "I3": [ 1491 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1492 ],
            "I1": [ 1493 ],
            "O": [ 1484 ],
            "S0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1492 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1493 ],
            "I0": [ 1491 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1494 ],
            "COUT": [ 1495 ],
            "I0": [ 91 ],
            "I1": [ 1491 ],
            "I3": [ 93 ],
            "SUM": [ 1485 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1496 ],
            "I1": [ 1497 ],
            "O": [ 1480 ],
            "S0": [ 1498 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1496 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1497 ],
            "I0": [ 1499 ],
            "I1": [ 1500 ],
            "I2": [ 1501 ],
            "I3": [ 1502 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1503 ],
            "I1": [ 1504 ],
            "O": [ 1481 ],
            "S0": [ 1498 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1503 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1504 ],
            "I0": [ 1502 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1505 ],
            "I0": [ 93 ],
            "I1": [ 1502 ],
            "I3": [ 93 ],
            "SUM": [ 1482 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1505 ],
            "COUT": [ 1506 ],
            "I0": [ 93 ],
            "I1": [ 1501 ],
            "I3": [ 93 ],
            "SUM": [ 1507 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1508 ],
            "COUT": [ 1498 ],
            "I0": [ 91 ],
            "I1": [ 1500 ],
            "I3": [ 91 ],
            "SUM": [ 1509 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1510 ],
            "COUT": [ 1508 ],
            "I0": [ 93 ],
            "I1": [ 1499 ],
            "I3": [ 91 ],
            "SUM": [ 1511 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1510 ],
            "I0": [ 91 ],
            "I1": [ 1501 ],
            "I3": [ 91 ],
            "SUM": [ 1512 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1513 ],
            "I1": [ 1514 ],
            "O": [ 1501 ],
            "S0": [ 1515 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1516 ],
            "I1": [ 1517 ],
            "O": [ 1500 ],
            "S0": [ 1518 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1519 ],
            "I1": [ 1520 ],
            "O": [ 1516 ],
            "S0": [ 1521 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1519 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1520 ],
            "I0": [ 1522 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1523 ],
            "I1": [ 1524 ],
            "O": [ 1517 ],
            "S0": [ 1521 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1523 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1524 ],
            "I0": [ 1525 ],
            "I1": [ 1526 ],
            "I2": [ 1527 ],
            "I3": [ 1522 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1528 ],
            "COUT": [ 1529 ],
            "I0": [ 91 ],
            "I1": [ 1522 ],
            "I3": [ 93 ],
            "SUM": [ 1518 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1530 ],
            "I1": [ 1531 ],
            "O": [ 1502 ],
            "S0": [ 1532 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1533 ],
            "I1": [ 1534 ],
            "O": [ 1530 ],
            "S0": [ 1535 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1533 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1534 ],
            "I0": [ 1536 ],
            "I1": [ 1537 ],
            "I2": [ 281 ],
            "I3": [ 1538 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1539 ],
            "I1": [ 1540 ],
            "O": [ 1531 ],
            "S0": [ 1535 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1539 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1540 ],
            "I0": [ 1538 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1541 ],
            "COUT": [ 1542 ],
            "I0": [ 91 ],
            "I1": [ 1538 ],
            "I3": [ 93 ],
            "SUM": [ 1532 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1543 ],
            "I1": [ 1544 ],
            "O": [ 1499 ],
            "S0": [ 1545 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 1547 ],
            "O": [ 1543 ],
            "S0": [ 1521 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1546 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1547 ],
            "I0": [ 1522 ],
            "I1": [ 1526 ],
            "I2": [ 1527 ],
            "I3": [ 1525 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1548 ],
            "I1": [ 1549 ],
            "O": [ 1544 ],
            "S0": [ 1521 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1548 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1549 ],
            "I0": [ 1525 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1551 ],
            "O": [ 1513 ],
            "S0": [ 1521 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1550 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1551 ],
            "I0": [ 1522 ],
            "I1": [ 1525 ],
            "I2": [ 1527 ],
            "I3": [ 1526 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1553 ],
            "O": [ 1514 ],
            "S0": [ 1521 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1552 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1553 ],
            "I0": [ 1526 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1554 ],
            "I0": [ 93 ],
            "I1": [ 1526 ],
            "I3": [ 93 ],
            "SUM": [ 1515 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1554 ],
            "COUT": [ 1528 ],
            "I0": [ 93 ],
            "I1": [ 1525 ],
            "I3": [ 93 ],
            "SUM": [ 1545 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1555 ],
            "COUT": [ 1521 ],
            "I0": [ 91 ],
            "I1": [ 1527 ],
            "I3": [ 91 ],
            "SUM": [ 1556 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1557 ],
            "COUT": [ 1555 ],
            "I0": [ 93 ],
            "I1": [ 1522 ],
            "I3": [ 91 ],
            "SUM": [ 1558 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1557 ],
            "I0": [ 91 ],
            "I1": [ 1525 ],
            "I3": [ 91 ],
            "SUM": [ 1559 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1560 ],
            "I1": [ 1561 ],
            "O": [ 1525 ],
            "S0": [ 1562 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1560 ],
            "I0": [ 1563 ],
            "I1": [ 1564 ],
            "I2": [ 1565 ],
            "I3": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1561 ],
            "I0": [ 1565 ],
            "I1": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1567 ],
            "I1": [ 1568 ],
            "O": [ 1527 ],
            "S0": [ 1569 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1570 ],
            "I1": [ 1571 ],
            "O": [ 1526 ],
            "S0": [ 1572 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ 1574 ],
            "O": [ 1570 ],
            "S0": [ 1575 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1573 ],
            "I0": [ 1576 ],
            "I1": [ 278 ],
            "I2": [ 1577 ],
            "I3": [ 1578 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1574 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1579 ],
            "I1": [ 1580 ],
            "O": [ 1571 ],
            "S0": [ 1575 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1579 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1580 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1581 ],
            "I1": [ 1582 ],
            "O": [ 1522 ],
            "S0": [ 1583 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1584 ],
            "I1": [ 1585 ],
            "O": [ 1581 ],
            "S0": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1584 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1585 ],
            "I0": [ 1586 ],
            "I1": [ 1565 ],
            "I2": [ 1563 ],
            "I3": [ 1587 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1589 ],
            "O": [ 1582 ],
            "S0": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1588 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1589 ],
            "I0": [ 1587 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1590 ],
            "I1": [ 1591 ],
            "O": [ 1567 ],
            "S0": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1590 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1591 ],
            "I0": [ 1586 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1592 ],
            "I1": [ 1593 ],
            "O": [ 1568 ],
            "S0": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1592 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1593 ],
            "I0": [ 1587 ],
            "I1": [ 1565 ],
            "I2": [ 1563 ],
            "I3": [ 1586 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1594 ],
            "COUT": [ 1595 ],
            "I0": [ 91 ],
            "I1": [ 1586 ],
            "I3": [ 93 ],
            "SUM": [ 1569 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1595 ],
            "COUT": [ 1596 ],
            "I0": [ 91 ],
            "I1": [ 1563 ],
            "I3": [ 93 ],
            "SUM": [ 1597 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1598 ],
            "COUT": [ 1599 ],
            "I0": [ 91 ],
            "I1": [ 1600 ],
            "I3": [ 91 ],
            "SUM": [ 1601 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1602 ],
            "COUT": [ 1598 ],
            "I0": [ 93 ],
            "I1": [ 1603 ],
            "I3": [ 91 ],
            "SUM": [ 1604 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1602 ],
            "I0": [ 91 ],
            "I1": [ 1605 ],
            "I3": [ 91 ],
            "SUM": [ 1606 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1607 ],
            "I0": [ 1608 ],
            "I1": [ 1609 ],
            "I2": [ 1610 ],
            "I3": [ 1600 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1611 ],
            "I1": [ 1612 ],
            "O": [ 1605 ],
            "S0": [ 1610 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1613 ],
            "I1": [ 1614 ],
            "O": [ 1611 ],
            "S0": [ 1615 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1616 ],
            "I1": [ 1617 ],
            "O": [ 1613 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1619 ],
            "I1": [ 1620 ],
            "O": [ 1616 ],
            "S0": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1619 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1620 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1622 ],
            "I1": [ 1623 ],
            "O": [ 1617 ],
            "S0": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1622 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1623 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1624 ],
            "I1": [ 1625 ],
            "O": [ 1614 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1626 ],
            "I1": [ 1627 ],
            "O": [ 1624 ],
            "S0": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1626 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1627 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1628 ],
            "I1": [ 1629 ],
            "O": [ 1625 ],
            "S0": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1628 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1629 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1630 ],
            "I1": [ 1631 ],
            "O": [ 1612 ],
            "S0": [ 1615 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1632 ],
            "I1": [ 1633 ],
            "O": [ 1630 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1634 ],
            "I1": [ 1635 ],
            "O": [ 1632 ],
            "S0": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1634 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1635 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1636 ],
            "I1": [ 1637 ],
            "O": [ 1633 ],
            "S0": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1636 ],
            "I0": [ 1638 ],
            "I1": [ 1639 ],
            "I2": [ 1640 ],
            "I3": [ 1641 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1637 ],
            "I0": [ 1638 ],
            "I1": [ 1639 ],
            "I2": [ 1640 ],
            "I3": [ 1641 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1642 ],
            "I1": [ 1643 ],
            "O": [ 1631 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1644 ],
            "I1": [ 1645 ],
            "O": [ 1642 ],
            "S0": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1644 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1645 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1646 ],
            "I1": [ 1647 ],
            "O": [ 1643 ],
            "S0": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1646 ],
            "I0": [ 1641 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1647 ],
            "I0": [ 1641 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1648 ],
            "COUT": [ 1594 ],
            "I0": [ 93 ],
            "I1": [ 1587 ],
            "I3": [ 93 ],
            "SUM": [ 1583 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1648 ],
            "I0": [ 93 ],
            "I1": [ 1565 ],
            "I3": [ 93 ],
            "SUM": [ 1562 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1649 ],
            "I0": [ 1564 ],
            "I1": [ 1565 ],
            "I2": [ 1563 ],
            "I3": [ 1607 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1650 ],
            "I1": [ 1649 ],
            "O": [ 1651 ],
            "S0": [ 1605 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1650 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1652 ],
            "I1": [ 1651 ],
            "O": [ 1653 ],
            "S0": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1654 ],
            "I1": [ 1655 ],
            "O": [ 1652 ],
            "S0": [ 1605 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1654 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1655 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1656 ],
            "I1": [ 1657 ],
            "O": [ 1564 ],
            "S0": [ 1658 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1659 ],
            "I1": [ 1660 ],
            "O": [ 1656 ],
            "S0": [ 1640 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1661 ],
            "I1": [ 1662 ],
            "O": [ 1659 ],
            "S0": [ 1663 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1661 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1662 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1664 ],
            "I1": [ 1665 ],
            "O": [ 1660 ],
            "S0": [ 1663 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1664 ],
            "I0": [ 1639 ],
            "I1": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1665 ],
            "I0": [ 1639 ],
            "I1": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1666 ],
            "I1": [ 1667 ],
            "O": [ 1657 ],
            "S0": [ 1640 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1668 ],
            "I1": [ 1669 ],
            "O": [ 1666 ],
            "S0": [ 1663 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1668 ],
            "I0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1669 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1670 ],
            "I1": [ 1671 ],
            "O": [ 1667 ],
            "S0": [ 1663 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1670 ],
            "I0": [ 1638 ],
            "I1": [ 1641 ],
            "I2": [ 1639 ],
            "I3": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1671 ],
            "I0": [ 1639 ],
            "I1": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1672 ],
            "COUT": [ 1566 ],
            "I0": [ 91 ],
            "I1": [ 1563 ],
            "I3": [ 91 ],
            "SUM": [ 1673 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1674 ],
            "COUT": [ 1672 ],
            "I0": [ 93 ],
            "I1": [ 1586 ],
            "I3": [ 91 ],
            "SUM": [ 1675 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1674 ],
            "I0": [ 91 ],
            "I1": [ 1587 ],
            "I3": [ 91 ],
            "SUM": [ 1676 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1677 ],
            "I1": [ 1678 ],
            "O": [ 1563 ],
            "S0": [ 1679 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1681 ],
            "O": [ 1565 ],
            "S0": [ 1682 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1683 ],
            "I1": [ 1684 ],
            "O": [ 1680 ],
            "S0": [ 1685 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1683 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1684 ],
            "I0": [ 1686 ],
            "I1": [ 1687 ],
            "I2": [ 275 ],
            "I3": [ 1688 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1689 ],
            "I1": [ 1690 ],
            "O": [ 1681 ],
            "S0": [ 1685 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1689 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1690 ],
            "I0": [ 1688 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1691 ],
            "COUT": [ 1692 ],
            "I0": [ 91 ],
            "I1": [ 1688 ],
            "I3": [ 93 ],
            "SUM": [ 1682 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1693 ],
            "I1": [ 1694 ],
            "O": [ 1587 ],
            "S0": [ 1658 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1695 ],
            "I1": [ 1696 ],
            "O": [ 1693 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1695 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1696 ],
            "I0": [ 1638 ],
            "I1": [ 1639 ],
            "I2": [ 1641 ],
            "I3": [ 1640 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1697 ],
            "I1": [ 1698 ],
            "O": [ 1694 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1697 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1698 ],
            "I0": [ 1640 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1699 ],
            "I0": [ 93 ],
            "I1": [ 1640 ],
            "I3": [ 93 ],
            "SUM": [ 1658 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1700 ],
            "I1": [ 1701 ],
            "O": [ 1586 ],
            "S0": [ 1663 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1702 ],
            "I1": [ 1703 ],
            "O": [ 1700 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1702 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1703 ],
            "I0": [ 1638 ],
            "I1": [ 1640 ],
            "I2": [ 1641 ],
            "I3": [ 1639 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1704 ],
            "I1": [ 1705 ],
            "O": [ 1701 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1704 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1705 ],
            "I0": [ 1639 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1706 ],
            "I1": [ 1707 ],
            "O": [ 1677 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1706 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1707 ],
            "I0": [ 1638 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1708 ],
            "I1": [ 1709 ],
            "O": [ 1678 ],
            "S0": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1708 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1709 ],
            "I0": [ 1639 ],
            "I1": [ 1640 ],
            "I2": [ 1641 ],
            "I3": [ 1638 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1710 ],
            "COUT": [ 1711 ],
            "I0": [ 91 ],
            "I1": [ 1638 ],
            "I3": [ 93 ],
            "SUM": [ 1679 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1711 ],
            "COUT": [ 1712 ],
            "I0": [ 91 ],
            "I1": [ 1641 ],
            "I3": [ 93 ],
            "SUM": [ 1615 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1713 ],
            "COUT": [ 1610 ],
            "I0": [ 91 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 1714 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1715 ],
            "COUT": [ 1713 ],
            "I0": [ 93 ],
            "I1": [ 1716 ],
            "I3": [ 91 ],
            "SUM": [ 1717 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1715 ],
            "I0": [ 91 ],
            "I1": [ 1609 ],
            "I3": [ 91 ],
            "SUM": [ 1718 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1719 ],
            "I0": [ 93 ],
            "I1": [ 1720 ],
            "I3": [ 93 ],
            "SUM": [ 1621 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1721 ],
            "COUT": [ 1722 ],
            "I0": [ 91 ],
            "I1": [ 1716 ],
            "I3": [ 93 ],
            "SUM": [ 1723 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1719 ],
            "COUT": [ 1721 ],
            "I0": [ 93 ],
            "I1": [ 1609 ],
            "I3": [ 93 ],
            "SUM": [ 1608 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1722 ],
            "COUT": [ 1724 ],
            "I0": [ 91 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 1725 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1720 ],
            "I0": [ 1641 ],
            "I1": [ 1615 ],
            "I2": [ 1726 ],
            "I3": [ 1618 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1726 ],
            "I0": [ 1638 ],
            "I1": [ 1639 ],
            "I2": [ 1640 ],
            "I3": [ 1641 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1699 ],
            "COUT": [ 1710 ],
            "I0": [ 93 ],
            "I1": [ 1639 ],
            "I3": [ 93 ],
            "SUM": [ 1663 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1727 ],
            "COUT": [ 1618 ],
            "I0": [ 91 ],
            "I1": [ 1641 ],
            "I3": [ 91 ],
            "SUM": [ 1728 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1729 ],
            "COUT": [ 1727 ],
            "I0": [ 93 ],
            "I1": [ 1638 ],
            "I3": [ 91 ],
            "SUM": [ 1730 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1729 ],
            "I0": [ 91 ],
            "I1": [ 1639 ],
            "I3": [ 91 ],
            "SUM": [ 1731 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1641 ],
            "I0": [ 1732 ],
            "I1": [ 1733 ],
            "I2": [ 1734 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1639 ],
            "I0": [ 1735 ],
            "I1": [ 1736 ],
            "I2": [ 1734 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1737 ],
            "I0": [ 93 ],
            "I1": [ 1736 ],
            "I3": [ 93 ],
            "SUM": [ 1735 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1738 ],
            "COUT": [ 1739 ],
            "I0": [ 91 ],
            "I1": [ 1740 ],
            "I3": [ 93 ],
            "SUM": [ 1741 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1742 ],
            "COUT": [ 1738 ],
            "I0": [ 91 ],
            "I1": [ 1733 ],
            "I3": [ 93 ],
            "SUM": [ 1732 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1737 ],
            "COUT": [ 1742 ],
            "I0": [ 93 ],
            "I1": [ 1743 ],
            "I3": [ 93 ],
            "SUM": [ 1744 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1609 ],
            "I0": [ 1741 ],
            "I1": [ 1740 ],
            "I2": [ 1734 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1716 ],
            "I0": [ 1745 ],
            "I1": [ 1746 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1747 ],
            "I1": [ 1748 ],
            "O": [ 1736 ],
            "S0": [ 1749 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1747 ],
            "I0": [ 1750 ],
            "I1": [ 1751 ],
            "I2": [ 1752 ],
            "I3": [ 1753 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1748 ],
            "I0": [ 1752 ],
            "I1": [ 1753 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1638 ],
            "I0": [ 1744 ],
            "I1": [ 1743 ],
            "I2": [ 1734 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1733 ],
            "I0": [ 1754 ],
            "I1": [ 1755 ],
            "I2": [ 1745 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1756 ],
            "I1": [ 1757 ],
            "O": [ 1740 ],
            "S0": [ 1745 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1756 ],
            "I0": [ 1758 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1757 ],
            "I0": [ 1759 ],
            "I1": [ 1760 ],
            "I2": [ 1761 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1762 ],
            "I1": [ 1763 ],
            "O": [ 1734 ],
            "S0": [ 1764 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1765 ],
            "I1": [ 1766 ],
            "O": [ 1762 ],
            "S0": [ 1749 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1767 ],
            "I1": [ 1768 ],
            "O": [ 1765 ],
            "S0": [ 1753 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1769 ],
            "I1": [ 1770 ],
            "O": [ 1767 ],
            "S0": [ 1743 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1769 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1770 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1771 ],
            "I1": [ 1772 ],
            "O": [ 1768 ],
            "S0": [ 1743 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1771 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1772 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1773 ],
            "I1": [ 1774 ],
            "O": [ 1766 ],
            "S0": [ 1753 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1775 ],
            "I1": [ 1776 ],
            "O": [ 1773 ],
            "S0": [ 1743 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1775 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1776 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1777 ],
            "I1": [ 1778 ],
            "O": [ 1774 ],
            "S0": [ 1743 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1777 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1778 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1779 ],
            "I1": [ 1780 ],
            "O": [ 1763 ],
            "S0": [ 1749 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1781 ],
            "I1": [ 1782 ],
            "O": [ 1779 ],
            "S0": [ 1753 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1783 ],
            "I1": [ 1784 ],
            "O": [ 1781 ],
            "S0": [ 1743 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1783 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1784 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1785 ],
            "I1": [ 1786 ],
            "O": [ 1782 ],
            "S0": [ 1743 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1785 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1786 ],
            "I0": [ 1751 ],
            "I1": [ 1750 ],
            "I2": [ 1752 ],
            "I3": [ 1787 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1788 ],
            "I1": [ 1789 ],
            "O": [ 1780 ],
            "S0": [ 1753 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1790 ],
            "I1": [ 1791 ],
            "O": [ 1788 ],
            "S0": [ 1743 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1790 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1791 ],
            "I0": [ 1787 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1792 ],
            "I1": [ 1793 ],
            "O": [ 1789 ],
            "S0": [ 1743 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1792 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1793 ],
            "I0": [ 1752 ],
            "I1": [ 1787 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1794 ],
            "I1": [ 1795 ],
            "O": [ 1640 ],
            "S0": [ 1796 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1798 ],
            "O": [ 1794 ],
            "S0": [ 1799 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1797 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1798 ],
            "I0": [ 1800 ],
            "I1": [ 1801 ],
            "I2": [ 272 ],
            "I3": [ 1802 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1803 ],
            "I1": [ 1804 ],
            "O": [ 1795 ],
            "S0": [ 1799 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1803 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1804 ],
            "I0": [ 1802 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1805 ],
            "COUT": [ 1806 ],
            "I0": [ 91 ],
            "I1": [ 1802 ],
            "I3": [ 93 ],
            "SUM": [ 1796 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1807 ],
            "I1": [ 1808 ],
            "O": [ 1466 ],
            "S0": [ 1809 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1810 ],
            "I1": [ 1811 ],
            "O": [ 1807 ],
            "S0": [ 1501 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1812 ],
            "I1": [ 1813 ],
            "O": [ 1810 ],
            "S0": [ 1507 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1812 ],
            "I0": [ 1498 ],
            "I1": [ 1499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1813 ],
            "I0": [ 1498 ],
            "I1": [ 1499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1814 ],
            "I1": [ 1815 ],
            "O": [ 1811 ],
            "S0": [ 1507 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1814 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1815 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1816 ],
            "I1": [ 1817 ],
            "O": [ 1808 ],
            "S0": [ 1501 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1818 ],
            "I1": [ 1819 ],
            "O": [ 1816 ],
            "S0": [ 1507 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1818 ],
            "I0": [ 1498 ],
            "I1": [ 1499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1819 ],
            "I0": [ 1498 ],
            "I1": [ 1499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1820 ],
            "I1": [ 1821 ],
            "O": [ 1817 ],
            "S0": [ 1507 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1820 ],
            "I0": [ 1502 ],
            "I1": [ 1500 ],
            "I2": [ 1498 ],
            "I3": [ 1499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1821 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1506 ],
            "COUT": [ 1822 ],
            "I0": [ 91 ],
            "I1": [ 1499 ],
            "I3": [ 93 ],
            "SUM": [ 1809 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1823 ],
            "I1": [ 1824 ],
            "O": [ 1475 ],
            "S0": [ 1809 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1825 ],
            "I1": [ 1826 ],
            "O": [ 1823 ],
            "S0": [ 1498 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1825 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1826 ],
            "I0": [ 1499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1827 ],
            "I1": [ 1828 ],
            "O": [ 1824 ],
            "S0": [ 1498 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1827 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1828 ],
            "I0": [ 1502 ],
            "I1": [ 1500 ],
            "I2": [ 1501 ],
            "I3": [ 1499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1470 ],
            "COUT": [ 1829 ],
            "I0": [ 91 ],
            "I1": [ 1475 ],
            "I3": [ 93 ],
            "SUM": [ 1830 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1831 ],
            "I1": [ 1832 ],
            "O": [ 1471 ],
            "S0": [ 1507 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 1834 ],
            "O": [ 1831 ],
            "S0": [ 1498 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1833 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1834 ],
            "I0": [ 1499 ],
            "I1": [ 1500 ],
            "I2": [ 1502 ],
            "I3": [ 1501 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1835 ],
            "I1": [ 1836 ],
            "O": [ 1832 ],
            "S0": [ 1498 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1835 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1836 ],
            "I0": [ 1501 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1838 ],
            "O": [ 1839 ],
            "S0": [ 1458 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1840 ],
            "I1": [ 1841 ],
            "O": [ 1837 ],
            "S0": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1840 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1841 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1843 ],
            "I1": [ 1844 ],
            "O": [ 1838 ],
            "S0": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1843 ],
            "I0": [ 1459 ],
            "I1": [ 1845 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1844 ],
            "I0": [ 1846 ],
            "I1": [ 1459 ],
            "I2": [ 1845 ],
            "I3": [ 1847 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1848 ],
            "I1": [ 1849 ],
            "O": [ 1850 ],
            "S0": [ 1851 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1852 ],
            "COUT": [ 1459 ],
            "I0": [ 91 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 1853 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1854 ],
            "COUT": [ 1852 ],
            "I0": [ 93 ],
            "I1": [ 1855 ],
            "I3": [ 91 ],
            "SUM": [ 1856 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1854 ],
            "I0": [ 91 ],
            "I1": [ 1857 ],
            "I3": [ 91 ],
            "SUM": [ 1858 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1859 ],
            "COUT": [ 1860 ],
            "I0": [ 91 ],
            "I1": [ 1846 ],
            "I3": [ 93 ],
            "SUM": [ 1845 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1847 ],
            "I0": [ 1861 ],
            "I1": [ 1862 ],
            "I2": [ 1863 ],
            "I3": [ 1846 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1864 ],
            "COUT": [ 1865 ],
            "I0": [ 91 ],
            "I1": [ 1855 ],
            "I3": [ 93 ],
            "SUM": [ 1866 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1867 ],
            "COUT": [ 1864 ],
            "I0": [ 93 ],
            "I1": [ 1857 ],
            "I3": [ 93 ],
            "SUM": [ 1868 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1867 ],
            "I0": [ 93 ],
            "I1": [ 1869 ],
            "I3": [ 93 ],
            "SUM": [ 1460 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1869 ],
            "I0": [ 1846 ],
            "I1": [ 1845 ],
            "I2": [ 1847 ],
            "I3": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1870 ],
            "I0": [ 260 ],
            "I1": [ 26 ],
            "I2": [ 1871 ],
            "I3": [ 1872 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1873 ],
            "I0": [ 1866 ],
            "I1": [ 1855 ],
            "I2": [ 23 ],
            "I3": [ 1459 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1874 ],
            "I0": [ 1868 ],
            "I1": [ 1857 ],
            "I2": [ 23 ],
            "I3": [ 1459 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1875 ],
            "I1": [ 1876 ],
            "O": [ 1877 ],
            "S0": [ 1878 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1879 ],
            "I1": [ 1880 ],
            "O": [ 1881 ],
            "S0": [ 1882 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1883 ],
            "COUT": [ 1884 ],
            "I0": [ 93 ],
            "I1": [ 1885 ],
            "I3": [ 93 ],
            "SUM": [ 1878 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1884 ],
            "COUT": [ 1886 ],
            "I0": [ 91 ],
            "I1": [ 1887 ],
            "I3": [ 93 ],
            "SUM": [ 1888 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1883 ],
            "I0": [ 93 ],
            "I1": [ 1889 ],
            "I3": [ 93 ],
            "SUM": [ 1851 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1890 ],
            "COUT": [ 1891 ],
            "I0": [ 91 ],
            "I1": [ 1892 ],
            "I3": [ 91 ],
            "SUM": [ 1893 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1894 ],
            "COUT": [ 1890 ],
            "I0": [ 93 ],
            "I1": [ 1887 ],
            "I3": [ 91 ],
            "SUM": [ 1895 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1894 ],
            "I0": [ 91 ],
            "I1": [ 1885 ],
            "I3": [ 91 ],
            "SUM": [ 1896 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1897 ],
            "I1": [ 1898 ],
            "O": [ 1892 ],
            "S0": [ 1899 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1900 ],
            "I1": [ 1901 ],
            "O": [ 1885 ],
            "S0": [ 1902 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1903 ],
            "I1": [ 1904 ],
            "O": [ 1900 ],
            "S0": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1903 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1904 ],
            "I0": [ 1861 ],
            "I1": [ 1862 ],
            "I2": [ 1846 ],
            "I3": [ 1863 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1905 ],
            "I1": [ 1906 ],
            "O": [ 1901 ],
            "S0": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1905 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1906 ],
            "I0": [ 1863 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1907 ],
            "I0": [ 93 ],
            "I1": [ 1863 ],
            "I3": [ 93 ],
            "SUM": [ 1902 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1908 ],
            "I1": [ 1909 ],
            "O": [ 1889 ],
            "S0": [ 1910 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1911 ],
            "I1": [ 1912 ],
            "O": [ 1908 ],
            "S0": [ 1498 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1911 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1912 ],
            "I0": [ 1499 ],
            "I1": [ 1502 ],
            "I2": [ 1501 ],
            "I3": [ 1500 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "O": [ 1909 ],
            "S0": [ 1498 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1913 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1914 ],
            "I0": [ 1500 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1822 ],
            "COUT": [ 1915 ],
            "I0": [ 91 ],
            "I1": [ 1500 ],
            "I3": [ 93 ],
            "SUM": [ 1910 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1916 ],
            "I1": [ 1917 ],
            "O": [ 1887 ],
            "S0": [ 1918 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1919 ],
            "I1": [ 1920 ],
            "O": [ 1916 ],
            "S0": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1919 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1920 ],
            "I0": [ 1861 ],
            "I1": [ 1863 ],
            "I2": [ 1846 ],
            "I3": [ 1862 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1921 ],
            "I1": [ 1922 ],
            "O": [ 1917 ],
            "S0": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1921 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1922 ],
            "I0": [ 1862 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1923 ],
            "I1": [ 1924 ],
            "O": [ 1897 ],
            "S0": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1923 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1924 ],
            "I0": [ 1861 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1925 ],
            "I1": [ 1926 ],
            "O": [ 1898 ],
            "S0": [ 1842 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1925 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1926 ],
            "I0": [ 1862 ],
            "I1": [ 1863 ],
            "I2": [ 1846 ],
            "I3": [ 1861 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1927 ],
            "COUT": [ 1859 ],
            "I0": [ 91 ],
            "I1": [ 1861 ],
            "I3": [ 93 ],
            "SUM": [ 1899 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1907 ],
            "COUT": [ 1927 ],
            "I0": [ 93 ],
            "I1": [ 1862 ],
            "I3": [ 93 ],
            "SUM": [ 1918 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1928 ],
            "COUT": [ 1842 ],
            "I0": [ 91 ],
            "I1": [ 1846 ],
            "I3": [ 91 ],
            "SUM": [ 1929 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1930 ],
            "COUT": [ 1928 ],
            "I0": [ 93 ],
            "I1": [ 1861 ],
            "I3": [ 91 ],
            "SUM": [ 1931 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 1930 ],
            "I0": [ 91 ],
            "I1": [ 1862 ],
            "I3": [ 91 ],
            "SUM": [ 1932 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1846 ],
            "I0": [ 1933 ],
            "I1": [ 1603 ],
            "I2": [ 1934 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1862 ],
            "I0": [ 1935 ],
            "I1": [ 1936 ],
            "I2": [ 1934 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 1937 ],
            "I0": [ 93 ],
            "I1": [ 1936 ],
            "I3": [ 93 ],
            "SUM": [ 1935 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1938 ],
            "COUT": [ 1939 ],
            "I0": [ 91 ],
            "I1": [ 1600 ],
            "I3": [ 93 ],
            "SUM": [ 1940 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1941 ],
            "COUT": [ 1938 ],
            "I0": [ 91 ],
            "I1": [ 1603 ],
            "I3": [ 93 ],
            "SUM": [ 1933 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1937 ],
            "COUT": [ 1941 ],
            "I0": [ 93 ],
            "I1": [ 1605 ],
            "I3": [ 93 ],
            "SUM": [ 1942 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1857 ],
            "I0": [ 1940 ],
            "I1": [ 1600 ],
            "I2": [ 1934 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1943 ],
            "I1": [ 1944 ],
            "O": [ 1936 ],
            "S0": [ 1597 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1943 ],
            "I0": [ 1565 ],
            "I1": [ 1564 ],
            "I2": [ 1563 ],
            "I3": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1944 ],
            "I0": [ 1563 ],
            "I1": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1861 ],
            "I0": [ 1942 ],
            "I1": [ 1605 ],
            "I2": [ 1934 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1600 ],
            "I0": [ 1723 ],
            "I1": [ 1716 ],
            "I2": [ 1610 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1603 ],
            "I0": [ 1608 ],
            "I1": [ 1609 ],
            "I2": [ 1610 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1945 ],
            "I1": [ 1946 ],
            "O": [ 1934 ],
            "S0": [ 1599 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1947 ],
            "I1": [ 1948 ],
            "O": [ 1945 ],
            "S0": [ 1597 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1949 ],
            "I1": [ 1950 ],
            "O": [ 1947 ],
            "S0": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1951 ],
            "I1": [ 1952 ],
            "O": [ 1949 ],
            "S0": [ 1605 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1951 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1952 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1953 ],
            "I1": [ 1954 ],
            "O": [ 1950 ],
            "S0": [ 1605 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1953 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1954 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1955 ],
            "I1": [ 1956 ],
            "O": [ 1948 ],
            "S0": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1957 ],
            "I1": [ 1958 ],
            "O": [ 1955 ],
            "S0": [ 1605 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1957 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1958 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1959 ],
            "I1": [ 1960 ],
            "O": [ 1956 ],
            "S0": [ 1605 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1959 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1960 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1653 ],
            "I1": [ 1961 ],
            "O": [ 1946 ],
            "S0": [ 1597 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1962 ],
            "I1": [ 1963 ],
            "O": [ 1961 ],
            "S0": [ 1566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1964 ],
            "I1": [ 1965 ],
            "O": [ 1962 ],
            "S0": [ 1605 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1964 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1965 ],
            "I0": [ 1607 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1966 ],
            "I1": [ 1967 ],
            "O": [ 1963 ],
            "S0": [ 1605 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1966 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1967 ],
            "I0": [ 1563 ],
            "I1": [ 1607 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1968 ],
            "I1": [ 1969 ],
            "O": [ 1863 ],
            "S0": [ 1970 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1971 ],
            "I1": [ 1972 ],
            "O": [ 1968 ],
            "S0": [ 1521 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1971 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1972 ],
            "I0": [ 1522 ],
            "I1": [ 1526 ],
            "I2": [ 1525 ],
            "I3": [ 1527 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1973 ],
            "I1": [ 1974 ],
            "O": [ 1969 ],
            "S0": [ 1521 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1973 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1974 ],
            "I0": [ 1527 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1529 ],
            "COUT": [ 1975 ],
            "I0": [ 91 ],
            "I1": [ 1527 ],
            "I3": [ 93 ],
            "SUM": [ 1970 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1855 ],
            "I0": [ 1610 ],
            "I1": [ 1725 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1976 ],
            "I1": [ 1977 ],
            "O": [ 1978 ],
            "S0": [ 23 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1979 ],
            "I1": [ 1980 ],
            "O": [ 1981 ],
            "S0": [ 23 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1982 ],
            "I1": [ 1983 ],
            "O": [ 1984 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1982 ],
            "I0": [ 1887 ],
            "I1": [ 1892 ],
            "I2": [ 1889 ],
            "I3": [ 1885 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1983 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1985 ],
            "I1": [ 1986 ],
            "O": [ 1987 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1985 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1986 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1987 ],
            "I1": [ 1984 ],
            "O": [ 1875 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1988 ],
            "I1": [ 1989 ],
            "O": [ 1990 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1988 ],
            "I0": [ 1991 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1989 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1992 ],
            "I1": [ 1993 ],
            "O": [ 1994 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1992 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1993 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1994 ],
            "I1": [ 1990 ],
            "O": [ 1880 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1996 ],
            "I1": [ 1997 ],
            "O": [ 1998 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1996 ],
            "I0": [ 1999 ],
            "I1": [ 2000 ],
            "I2": [ 257 ],
            "I3": [ 1991 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1997 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2001 ],
            "I1": [ 2002 ],
            "O": [ 2003 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2001 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2002 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2003 ],
            "I1": [ 1998 ],
            "O": [ 1879 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2004 ],
            "I1": [ 2005 ],
            "O": [ 2006 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2004 ],
            "I0": [ 1889 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2005 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2007 ],
            "I1": [ 2008 ],
            "O": [ 2009 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2007 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2008 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2009 ],
            "I1": [ 2006 ],
            "O": [ 1849 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2010 ],
            "I1": [ 2011 ],
            "O": [ 2012 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2010 ],
            "I0": [ 1887 ],
            "I1": [ 1892 ],
            "I2": [ 1885 ],
            "I3": [ 1889 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2011 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2013 ],
            "I1": [ 2014 ],
            "O": [ 2015 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2013 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2014 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2015 ],
            "I1": [ 2012 ],
            "O": [ 1848 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1979 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1980 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2016 ],
            "I1": [ 2017 ],
            "O": [ 2018 ],
            "S0": [ 23 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2016 ],
            "I0": [ 1887 ],
            "I1": [ 1889 ],
            "I2": [ 1885 ],
            "I3": [ 1892 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2017 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2019 ],
            "I1": [ 2020 ],
            "O": [ 2021 ],
            "S0": [ 23 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2019 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2020 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2021 ],
            "I1": [ 2018 ],
            "O": [ 2022 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2023 ],
            "I1": [ 2024 ],
            "O": [ 2025 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2023 ],
            "I0": [ 1475 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2024 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2026 ],
            "I1": [ 2027 ],
            "O": [ 2028 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2026 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2027 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2028 ],
            "I1": [ 2025 ],
            "O": [ 2029 ],
            "S0": [ 1462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2030 ],
            "I1": [ 2031 ],
            "O": [ 2032 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2030 ],
            "I0": [ 1471 ],
            "I1": [ 1463 ],
            "I2": [ 1465 ],
            "I3": [ 1475 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2031 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2033 ],
            "I1": [ 2034 ],
            "O": [ 2035 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2033 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2034 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2035 ],
            "I1": [ 2032 ],
            "O": [ 2036 ],
            "S0": [ 1462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2037 ],
            "I1": [ 2038 ],
            "O": [ 2039 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2037 ],
            "I0": [ 1885 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2038 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2040 ],
            "I1": [ 2041 ],
            "O": [ 2042 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2040 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2041 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2042 ],
            "I1": [ 2039 ],
            "O": [ 1876 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1976 ],
            "I0": [ 1892 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1977 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_O_MUX2_LUT6_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1981 ],
            "I1": [ 1978 ],
            "O": [ 2043 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2044 ],
            "I1": [ 2045 ],
            "O": [ 2046 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2047 ],
            "I1": [ 2048 ],
            "O": [ 2049 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2050 ],
            "I1": [ 2051 ],
            "O": [ 2047 ],
            "S0": [ 1462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2050 ],
            "I0": [ 1473 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2051 ],
            "I0": [ 1466 ],
            "I1": [ 1463 ],
            "I2": [ 1473 ],
            "I3": [ 1465 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2052 ],
            "I1": [ 2053 ],
            "O": [ 2048 ],
            "S0": [ 1462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2052 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2053 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2054 ],
            "I1": [ 2055 ],
            "O": [ 2056 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2057 ],
            "I1": [ 2058 ],
            "O": [ 2054 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2057 ],
            "I0": [ 2059 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2058 ],
            "I0": [ 2060 ],
            "I1": [ 2000 ],
            "I2": [ 2059 ],
            "I3": [ 257 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2061 ],
            "I1": [ 2062 ],
            "O": [ 2055 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2061 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2062 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2063 ],
            "I1": [ 2064 ],
            "O": [ 2044 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2063 ],
            "I0": [ 2065 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2066 ],
            "COUT": [ 2067 ],
            "I0": [ 91 ],
            "I1": [ 2000 ],
            "I3": [ 93 ],
            "SUM": [ 2065 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2064 ],
            "I0": [ 257 ],
            "I1": [ 2060 ],
            "I2": [ 2065 ],
            "I3": [ 2000 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2068 ],
            "I1": [ 2069 ],
            "O": [ 2045 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2068 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2069 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2022 ],
            "I1": [ 2043 ],
            "O": [ 1871 ],
            "S0": [ 2070 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2036 ],
            "I1": [ 2029 ],
            "O": [ 1872 ],
            "S0": [ 1830 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1886 ],
            "COUT": [ 2071 ],
            "I0": [ 91 ],
            "I1": [ 1892 ],
            "I3": [ 93 ],
            "SUM": [ 2070 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2072 ],
            "I1": [ 2073 ],
            "O": [ 2074 ],
            "S0": [ 24 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2075 ],
            "I1": [ 2076 ],
            "O": [ 2077 ],
            "S0": [ 26 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2078 ],
            "I1": [ 2079 ],
            "O": [ 2075 ],
            "S0": [ 2080 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2081 ],
            "I1": [ 2082 ],
            "O": [ 2078 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2081 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2082 ],
            "I0": [ 1999 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2083 ],
            "I1": [ 2084 ],
            "O": [ 2079 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2083 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2084 ],
            "I0": [ 1991 ],
            "I1": [ 2000 ],
            "I2": [ 257 ],
            "I3": [ 1999 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2085 ],
            "COUT": [ 2066 ],
            "I0": [ 91 ],
            "I1": [ 1999 ],
            "I3": [ 93 ],
            "SUM": [ 2080 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2086 ],
            "COUT": [ 2085 ],
            "I0": [ 93 ],
            "I1": [ 1991 ],
            "I3": [ 93 ],
            "SUM": [ 1882 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2086 ],
            "I0": [ 93 ],
            "I1": [ 257 ],
            "I3": [ 93 ],
            "SUM": [ 2059 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2087 ],
            "COUT": [ 1995 ],
            "I0": [ 91 ],
            "I1": [ 2000 ],
            "I3": [ 91 ],
            "SUM": [ 2088 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2089 ],
            "COUT": [ 2087 ],
            "I0": [ 93 ],
            "I1": [ 1999 ],
            "I3": [ 91 ],
            "SUM": [ 2090 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2089 ],
            "I0": [ 91 ],
            "I1": [ 1991 ],
            "I3": [ 91 ],
            "SUM": [ 2091 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2092 ],
            "I1": [ 2093 ],
            "O": [ 2000 ],
            "S0": [ 2094 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2095 ],
            "I1": [ 2096 ],
            "O": [ 2092 ],
            "S0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2095 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2096 ],
            "I0": [ 1489 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2097 ],
            "I1": [ 2098 ],
            "O": [ 2093 ],
            "S0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2097 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2098 ],
            "I0": [ 1490 ],
            "I1": [ 1491 ],
            "I2": [ 284 ],
            "I3": [ 1489 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2099 ],
            "COUT": [ 1494 ],
            "I0": [ 91 ],
            "I1": [ 1489 ],
            "I3": [ 93 ],
            "SUM": [ 2094 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2100 ],
            "I1": [ 2101 ],
            "O": [ 2060 ],
            "S0": [ 2102 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2103 ],
            "I1": [ 2104 ],
            "O": [ 2100 ],
            "S0": [ 284 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2105 ],
            "I1": [ 2106 ],
            "O": [ 2103 ],
            "S0": [ 2107 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2105 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2106 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2108 ],
            "I1": [ 2109 ],
            "O": [ 2104 ],
            "S0": [ 2107 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2108 ],
            "I0": [ 1490 ],
            "I1": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2109 ],
            "I0": [ 1490 ],
            "I1": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2110 ],
            "I1": [ 2111 ],
            "O": [ 2101 ],
            "S0": [ 284 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2112 ],
            "I1": [ 2113 ],
            "O": [ 2110 ],
            "S0": [ 2107 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2112 ],
            "I0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2113 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2114 ],
            "I1": [ 2115 ],
            "O": [ 2111 ],
            "S0": [ 2107 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2114 ],
            "I0": [ 1489 ],
            "I1": [ 1491 ],
            "I2": [ 1490 ],
            "I3": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2115 ],
            "I0": [ 1490 ],
            "I1": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2116 ],
            "I1": [ 2117 ],
            "O": [ 1991 ],
            "S0": [ 2102 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2118 ],
            "I1": [ 2119 ],
            "O": [ 1999 ],
            "S0": [ 2107 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2120 ],
            "I1": [ 2121 ],
            "O": [ 2118 ],
            "S0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2120 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2121 ],
            "I0": [ 1489 ],
            "I1": [ 1491 ],
            "I2": [ 284 ],
            "I3": [ 1490 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2122 ],
            "I1": [ 2123 ],
            "O": [ 2119 ],
            "S0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2122 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2123 ],
            "I0": [ 1490 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2124 ],
            "I1": [ 2125 ],
            "O": [ 2116 ],
            "S0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2124 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2125 ],
            "I0": [ 1489 ],
            "I1": [ 1491 ],
            "I2": [ 1490 ],
            "I3": [ 284 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2126 ],
            "I1": [ 2127 ],
            "O": [ 2117 ],
            "S0": [ 1488 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2126 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2127 ],
            "I0": [ 284 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2128 ],
            "I0": [ 93 ],
            "I1": [ 284 ],
            "I3": [ 93 ],
            "SUM": [ 2102 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2128 ],
            "COUT": [ 2099 ],
            "I0": [ 93 ],
            "I1": [ 1490 ],
            "I3": [ 93 ],
            "SUM": [ 2107 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2129 ],
            "COUT": [ 1488 ],
            "I0": [ 91 ],
            "I1": [ 1491 ],
            "I3": [ 91 ],
            "SUM": [ 2130 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2131 ],
            "COUT": [ 2129 ],
            "I0": [ 93 ],
            "I1": [ 1489 ],
            "I3": [ 91 ],
            "SUM": [ 2132 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2131 ],
            "I0": [ 91 ],
            "I1": [ 1490 ],
            "I3": [ 91 ],
            "SUM": [ 2133 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2134 ],
            "I1": [ 2135 ],
            "O": [ 1491 ],
            "S0": [ 2136 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2137 ],
            "I1": [ 2138 ],
            "O": [ 1490 ],
            "S0": [ 2139 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2140 ],
            "I1": [ 2141 ],
            "O": [ 2137 ],
            "S0": [ 1535 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2140 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2141 ],
            "I0": [ 1536 ],
            "I1": [ 1538 ],
            "I2": [ 1537 ],
            "I3": [ 281 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2142 ],
            "I1": [ 2143 ],
            "O": [ 2138 ],
            "S0": [ 1535 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2142 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2143 ],
            "I0": [ 281 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2144 ],
            "I0": [ 93 ],
            "I1": [ 281 ],
            "I3": [ 93 ],
            "SUM": [ 2139 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2145 ],
            "I1": [ 2146 ],
            "O": [ 1489 ],
            "S0": [ 2147 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2148 ],
            "I1": [ 2149 ],
            "O": [ 2145 ],
            "S0": [ 1535 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2148 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2149 ],
            "I0": [ 1536 ],
            "I1": [ 1538 ],
            "I2": [ 281 ],
            "I3": [ 1537 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2150 ],
            "I1": [ 2151 ],
            "O": [ 2146 ],
            "S0": [ 1535 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2150 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2151 ],
            "I0": [ 1537 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2152 ],
            "I1": [ 2153 ],
            "O": [ 2134 ],
            "S0": [ 1535 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2152 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2153 ],
            "I0": [ 1536 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2154 ],
            "I1": [ 2155 ],
            "O": [ 2135 ],
            "S0": [ 1535 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2154 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2155 ],
            "I0": [ 1537 ],
            "I1": [ 1538 ],
            "I2": [ 281 ],
            "I3": [ 1536 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2156 ],
            "COUT": [ 1541 ],
            "I0": [ 91 ],
            "I1": [ 1536 ],
            "I3": [ 93 ],
            "SUM": [ 2136 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2144 ],
            "COUT": [ 2156 ],
            "I0": [ 93 ],
            "I1": [ 1537 ],
            "I3": [ 93 ],
            "SUM": [ 2147 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2157 ],
            "COUT": [ 1535 ],
            "I0": [ 91 ],
            "I1": [ 1538 ],
            "I3": [ 91 ],
            "SUM": [ 2158 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2159 ],
            "COUT": [ 2157 ],
            "I0": [ 93 ],
            "I1": [ 1536 ],
            "I3": [ 91 ],
            "SUM": [ 2160 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2159 ],
            "I0": [ 91 ],
            "I1": [ 1537 ],
            "I3": [ 91 ],
            "SUM": [ 2161 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2162 ],
            "I1": [ 2163 ],
            "O": [ 1537 ],
            "S0": [ 2164 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2165 ],
            "I1": [ 2166 ],
            "O": [ 1536 ],
            "S0": [ 2167 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2165 ],
            "I0": [ 1576 ],
            "I1": [ 278 ],
            "I2": [ 1577 ],
            "I3": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2166 ],
            "I0": [ 1576 ],
            "I1": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2162 ],
            "I0": [ 1577 ],
            "I1": [ 1576 ],
            "I2": [ 278 ],
            "I3": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2163 ],
            "I0": [ 278 ],
            "I1": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2168 ],
            "I0": [ 93 ],
            "I1": [ 278 ],
            "I3": [ 93 ],
            "SUM": [ 2164 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2169 ],
            "COUT": [ 2170 ],
            "I0": [ 91 ],
            "I1": [ 2171 ],
            "I3": [ 93 ],
            "SUM": [ 2172 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2168 ],
            "COUT": [ 2169 ],
            "I0": [ 93 ],
            "I1": [ 1576 ],
            "I3": [ 93 ],
            "SUM": [ 2167 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2173 ],
            "COUT": [ 1578 ],
            "I0": [ 91 ],
            "I1": [ 2174 ],
            "I3": [ 91 ],
            "SUM": [ 2175 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2170 ],
            "COUT": [ 2176 ],
            "I0": [ 91 ],
            "I1": [ 2174 ],
            "I3": [ 93 ],
            "SUM": [ 1572 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2174 ],
            "I0": [ 1686 ],
            "I1": [ 2177 ],
            "I2": [ 1685 ],
            "I3": [ 2178 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2177 ],
            "I0": [ 1687 ],
            "I1": [ 1688 ],
            "I2": [ 275 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2179 ],
            "COUT": [ 2173 ],
            "I0": [ 93 ],
            "I1": [ 2171 ],
            "I3": [ 91 ],
            "SUM": [ 2180 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2179 ],
            "I0": [ 91 ],
            "I1": [ 1576 ],
            "I3": [ 91 ],
            "SUM": [ 2181 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2182 ],
            "I1": [ 2183 ],
            "O": [ 1576 ],
            "S0": [ 2184 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2185 ],
            "I1": [ 2186 ],
            "O": [ 2182 ],
            "S0": [ 1685 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2185 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2186 ],
            "I0": [ 1686 ],
            "I1": [ 1688 ],
            "I2": [ 1687 ],
            "I3": [ 275 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2187 ],
            "I1": [ 2188 ],
            "O": [ 2183 ],
            "S0": [ 1685 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2187 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2188 ],
            "I0": [ 275 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2189 ],
            "I0": [ 93 ],
            "I1": [ 275 ],
            "I3": [ 93 ],
            "SUM": [ 2184 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2189 ],
            "COUT": [ 2190 ],
            "I0": [ 93 ],
            "I1": [ 1687 ],
            "I3": [ 93 ],
            "SUM": [ 2191 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2192 ],
            "COUT": [ 1685 ],
            "I0": [ 91 ],
            "I1": [ 1688 ],
            "I3": [ 91 ],
            "SUM": [ 2193 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2194 ],
            "COUT": [ 2192 ],
            "I0": [ 93 ],
            "I1": [ 1686 ],
            "I3": [ 91 ],
            "SUM": [ 2195 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2194 ],
            "I0": [ 91 ],
            "I1": [ 1687 ],
            "I3": [ 91 ],
            "SUM": [ 2196 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2197 ],
            "I1": [ 2198 ],
            "O": [ 1688 ],
            "S0": [ 2199 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2200 ],
            "I1": [ 2201 ],
            "O": [ 1687 ],
            "S0": [ 2202 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2203 ],
            "I1": [ 2204 ],
            "O": [ 2200 ],
            "S0": [ 1799 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2203 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2204 ],
            "I0": [ 1800 ],
            "I1": [ 1802 ],
            "I2": [ 1801 ],
            "I3": [ 272 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2205 ],
            "I1": [ 2206 ],
            "O": [ 2201 ],
            "S0": [ 1799 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2205 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2206 ],
            "I0": [ 272 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2207 ],
            "I0": [ 93 ],
            "I1": [ 272 ],
            "I3": [ 93 ],
            "SUM": [ 2202 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2208 ],
            "I1": [ 2209 ],
            "O": [ 1686 ],
            "S0": [ 2210 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2211 ],
            "I1": [ 2212 ],
            "O": [ 2208 ],
            "S0": [ 1799 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2211 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2212 ],
            "I0": [ 1800 ],
            "I1": [ 1802 ],
            "I2": [ 272 ],
            "I3": [ 1801 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2213 ],
            "I1": [ 2214 ],
            "O": [ 2209 ],
            "S0": [ 1799 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2213 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2214 ],
            "I0": [ 1801 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2215 ],
            "I1": [ 2216 ],
            "O": [ 2197 ],
            "S0": [ 1799 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2215 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2216 ],
            "I0": [ 1800 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2217 ],
            "I1": [ 2218 ],
            "O": [ 2198 ],
            "S0": [ 1799 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2217 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2218 ],
            "I0": [ 1801 ],
            "I1": [ 1802 ],
            "I2": [ 272 ],
            "I3": [ 1800 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2219 ],
            "COUT": [ 1805 ],
            "I0": [ 91 ],
            "I1": [ 1800 ],
            "I3": [ 93 ],
            "SUM": [ 2199 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2207 ],
            "COUT": [ 2219 ],
            "I0": [ 93 ],
            "I1": [ 1801 ],
            "I3": [ 93 ],
            "SUM": [ 2210 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2220 ],
            "COUT": [ 1799 ],
            "I0": [ 91 ],
            "I1": [ 1802 ],
            "I3": [ 91 ],
            "SUM": [ 2221 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2222 ],
            "COUT": [ 2220 ],
            "I0": [ 93 ],
            "I1": [ 1800 ],
            "I3": [ 91 ],
            "SUM": [ 2223 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2222 ],
            "I0": [ 91 ],
            "I1": [ 1801 ],
            "I3": [ 91 ],
            "SUM": [ 2224 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2225 ],
            "I1": [ 2226 ],
            "O": [ 1800 ],
            "S0": [ 2227 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2225 ],
            "I0": [ 1751 ],
            "I1": [ 1752 ],
            "I2": [ 1750 ],
            "I3": [ 1753 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2226 ],
            "I0": [ 1750 ],
            "I1": [ 1753 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2228 ],
            "I1": [ 2229 ],
            "O": [ 1802 ],
            "S0": [ 2230 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2231 ],
            "I1": [ 2232 ],
            "O": [ 1801 ],
            "S0": [ 2233 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2234 ],
            "I1": [ 2235 ],
            "O": [ 2231 ],
            "S0": [ 1753 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2234 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2235 ],
            "I0": [ 2236 ],
            "I1": [ 1752 ],
            "I2": [ 1750 ],
            "I3": [ 269 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2237 ],
            "I1": [ 2238 ],
            "O": [ 2232 ],
            "S0": [ 1753 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2237 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2238 ],
            "I0": [ 269 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2239 ],
            "I1": [ 2240 ],
            "O": [ 2228 ],
            "S0": [ 1753 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2239 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2240 ],
            "I0": [ 2236 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2241 ],
            "I1": [ 2242 ],
            "O": [ 2229 ],
            "S0": [ 1753 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2241 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2242 ],
            "I0": [ 1750 ],
            "I1": [ 1752 ],
            "I2": [ 269 ],
            "I3": [ 2236 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2243 ],
            "COUT": [ 2244 ],
            "I0": [ 91 ],
            "I1": [ 2236 ],
            "I3": [ 93 ],
            "SUM": [ 2230 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2244 ],
            "COUT": [ 2245 ],
            "I0": [ 91 ],
            "I1": [ 1752 ],
            "I3": [ 93 ],
            "SUM": [ 1749 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2246 ],
            "COUT": [ 1764 ],
            "I0": [ 91 ],
            "I1": [ 1740 ],
            "I3": [ 91 ],
            "SUM": [ 2247 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2248 ],
            "COUT": [ 2246 ],
            "I0": [ 93 ],
            "I1": [ 1733 ],
            "I3": [ 91 ],
            "SUM": [ 2249 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2248 ],
            "I0": [ 91 ],
            "I1": [ 1743 ],
            "I3": [ 91 ],
            "SUM": [ 2250 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1787 ],
            "I0": [ 1754 ],
            "I1": [ 1755 ],
            "I2": [ 1745 ],
            "I3": [ 1740 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2251 ],
            "I1": [ 2252 ],
            "O": [ 1743 ],
            "S0": [ 1745 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2253 ],
            "I1": [ 2254 ],
            "O": [ 2251 ],
            "S0": [ 2255 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2256 ],
            "I1": [ 2257 ],
            "O": [ 2253 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2259 ],
            "I1": [ 2260 ],
            "O": [ 2256 ],
            "S0": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2259 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2260 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2262 ],
            "I1": [ 2263 ],
            "O": [ 2257 ],
            "S0": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2262 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2263 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2264 ],
            "I1": [ 2265 ],
            "O": [ 2254 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2266 ],
            "I1": [ 2267 ],
            "O": [ 2264 ],
            "S0": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2266 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2267 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2268 ],
            "I1": [ 2269 ],
            "O": [ 2265 ],
            "S0": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2268 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2269 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2270 ],
            "I1": [ 2271 ],
            "O": [ 2252 ],
            "S0": [ 2255 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2272 ],
            "I1": [ 2273 ],
            "O": [ 2270 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2274 ],
            "I1": [ 2275 ],
            "O": [ 2272 ],
            "S0": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2274 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2275 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2276 ],
            "I1": [ 2277 ],
            "O": [ 2273 ],
            "S0": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2276 ],
            "I0": [ 2278 ],
            "I1": [ 266 ],
            "I2": [ 2279 ],
            "I3": [ 2280 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2277 ],
            "I0": [ 2278 ],
            "I1": [ 266 ],
            "I2": [ 2279 ],
            "I3": [ 2280 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2281 ],
            "I1": [ 2282 ],
            "O": [ 2271 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2283 ],
            "I1": [ 2284 ],
            "O": [ 2281 ],
            "S0": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2283 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2284 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2285 ],
            "I1": [ 2286 ],
            "O": [ 2282 ],
            "S0": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2285 ],
            "I0": [ 2280 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2286 ],
            "I0": [ 2280 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2287 ],
            "COUT": [ 2243 ],
            "I0": [ 93 ],
            "I1": [ 1750 ],
            "I3": [ 93 ],
            "SUM": [ 2227 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2287 ],
            "I0": [ 93 ],
            "I1": [ 269 ],
            "I3": [ 93 ],
            "SUM": [ 2233 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2288 ],
            "I1": [ 2289 ],
            "O": [ 2236 ],
            "S0": [ 2290 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2291 ],
            "I1": [ 2292 ],
            "O": [ 2288 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2291 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2292 ],
            "I0": [ 2278 ],
            "I1": [ 2280 ],
            "I2": [ 266 ],
            "I3": [ 2279 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2293 ],
            "I1": [ 2294 ],
            "O": [ 2289 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2293 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2294 ],
            "I0": [ 2279 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2295 ],
            "COUT": [ 1753 ],
            "I0": [ 91 ],
            "I1": [ 1752 ],
            "I3": [ 91 ],
            "SUM": [ 2296 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2297 ],
            "COUT": [ 2295 ],
            "I0": [ 93 ],
            "I1": [ 2236 ],
            "I3": [ 91 ],
            "SUM": [ 2298 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2297 ],
            "I0": [ 91 ],
            "I1": [ 1750 ],
            "I3": [ 91 ],
            "SUM": [ 2299 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2300 ],
            "I1": [ 2301 ],
            "O": [ 1752 ],
            "S0": [ 2302 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2303 ],
            "I1": [ 2304 ],
            "O": [ 1750 ],
            "S0": [ 2305 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2306 ],
            "I1": [ 2307 ],
            "O": [ 2303 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2306 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2307 ],
            "I0": [ 2278 ],
            "I1": [ 2280 ],
            "I2": [ 2279 ],
            "I3": [ 266 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2308 ],
            "I1": [ 2309 ],
            "O": [ 2304 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2308 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2309 ],
            "I0": [ 266 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2310 ],
            "I0": [ 93 ],
            "I1": [ 266 ],
            "I3": [ 93 ],
            "SUM": [ 2305 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2311 ],
            "I1": [ 2312 ],
            "O": [ 2300 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2311 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2312 ],
            "I0": [ 2278 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2313 ],
            "I1": [ 2314 ],
            "O": [ 2301 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2313 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2314 ],
            "I0": [ 2279 ],
            "I1": [ 2280 ],
            "I2": [ 266 ],
            "I3": [ 2278 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2315 ],
            "COUT": [ 2316 ],
            "I0": [ 91 ],
            "I1": [ 2278 ],
            "I3": [ 93 ],
            "SUM": [ 2302 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2316 ],
            "COUT": [ 2317 ],
            "I0": [ 91 ],
            "I1": [ 2280 ],
            "I3": [ 93 ],
            "SUM": [ 2255 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2318 ],
            "COUT": [ 1745 ],
            "I0": [ 91 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2319 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2320 ],
            "COUT": [ 2318 ],
            "I0": [ 93 ],
            "I1": [ 2321 ],
            "I3": [ 91 ],
            "SUM": [ 2322 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2320 ],
            "I0": [ 91 ],
            "I1": [ 1755 ],
            "I3": [ 91 ],
            "SUM": [ 2323 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2324 ],
            "I0": [ 93 ],
            "I1": [ 2325 ],
            "I3": [ 93 ],
            "SUM": [ 2261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2326 ],
            "COUT": [ 2327 ],
            "I0": [ 91 ],
            "I1": [ 2321 ],
            "I3": [ 93 ],
            "SUM": [ 1758 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2324 ],
            "COUT": [ 2326 ],
            "I0": [ 93 ],
            "I1": [ 1755 ],
            "I3": [ 93 ],
            "SUM": [ 1754 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2327 ],
            "COUT": [ 2328 ],
            "I0": [ 91 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 1746 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1760 ],
            "I0": [ 2329 ],
            "I1": [ 2330 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2331 ],
            "I1": [ 2332 ],
            "O": [ 1761 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2334 ],
            "I1": [ 2335 ],
            "O": [ 2331 ],
            "S0": [ 254 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2334 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2335 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2336 ],
            "I1": [ 2337 ],
            "O": [ 2332 ],
            "S0": [ 254 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2336 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2337 ],
            "I0": [ 2338 ],
            "I1": [ 2329 ],
            "I2": [ 2339 ],
            "I3": [ 2330 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2325 ],
            "I0": [ 2280 ],
            "I1": [ 2255 ],
            "I2": [ 2340 ],
            "I3": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2340 ],
            "I0": [ 2278 ],
            "I1": [ 2279 ],
            "I2": [ 2280 ],
            "I3": [ 266 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2310 ],
            "COUT": [ 2315 ],
            "I0": [ 93 ],
            "I1": [ 2279 ],
            "I3": [ 93 ],
            "SUM": [ 2290 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2341 ],
            "COUT": [ 2258 ],
            "I0": [ 91 ],
            "I1": [ 2280 ],
            "I3": [ 91 ],
            "SUM": [ 2342 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2343 ],
            "COUT": [ 2341 ],
            "I0": [ 93 ],
            "I1": [ 2278 ],
            "I3": [ 91 ],
            "SUM": [ 2344 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2343 ],
            "I0": [ 91 ],
            "I1": [ 2279 ],
            "I3": [ 91 ],
            "SUM": [ 2345 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2346 ],
            "I1": [ 2347 ],
            "O": [ 2280 ],
            "S0": [ 2348 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2349 ],
            "I1": [ 2350 ],
            "O": [ 2279 ],
            "S0": [ 2351 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2352 ],
            "I1": [ 2353 ],
            "O": [ 2349 ],
            "S0": [ 2354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2352 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2353 ],
            "I0": [ 2355 ],
            "I1": [ 2356 ],
            "I2": [ 2357 ],
            "I3": [ 263 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2358 ],
            "I1": [ 2359 ],
            "O": [ 2350 ],
            "S0": [ 2354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2358 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2359 ],
            "I0": [ 263 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2360 ],
            "I0": [ 93 ],
            "I1": [ 263 ],
            "I3": [ 93 ],
            "SUM": [ 2351 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2361 ],
            "I1": [ 2362 ],
            "O": [ 2278 ],
            "S0": [ 2363 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2364 ],
            "I1": [ 2365 ],
            "O": [ 2361 ],
            "S0": [ 2354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2364 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2365 ],
            "I0": [ 2355 ],
            "I1": [ 2356 ],
            "I2": [ 263 ],
            "I3": [ 2357 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2366 ],
            "I1": [ 2367 ],
            "O": [ 2362 ],
            "S0": [ 2354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2366 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2367 ],
            "I0": [ 2357 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2368 ],
            "I1": [ 2369 ],
            "O": [ 2346 ],
            "S0": [ 2354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2368 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2369 ],
            "I0": [ 2355 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2370 ],
            "I1": [ 2371 ],
            "O": [ 2347 ],
            "S0": [ 2354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2370 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2371 ],
            "I0": [ 2357 ],
            "I1": [ 2356 ],
            "I2": [ 263 ],
            "I3": [ 2355 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2372 ],
            "COUT": [ 2373 ],
            "I0": [ 91 ],
            "I1": [ 2355 ],
            "I3": [ 93 ],
            "SUM": [ 2348 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2373 ],
            "COUT": [ 2374 ],
            "I0": [ 91 ],
            "I1": [ 2356 ],
            "I3": [ 93 ],
            "SUM": [ 2375 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2376 ],
            "I1": [ 2377 ],
            "O": [ 1755 ],
            "S0": [ 2375 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2378 ],
            "I1": [ 2379 ],
            "O": [ 2376 ],
            "S0": [ 2354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2378 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2379 ],
            "I0": [ 2355 ],
            "I1": [ 2357 ],
            "I2": [ 263 ],
            "I3": [ 2356 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2380 ],
            "I1": [ 2381 ],
            "O": [ 2377 ],
            "S0": [ 2354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2380 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2381 ],
            "I0": [ 2356 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2321 ],
            "I0": [ 1759 ],
            "I1": [ 1760 ],
            "I2": [ 1761 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2360 ],
            "COUT": [ 2372 ],
            "I0": [ 93 ],
            "I1": [ 2357 ],
            "I3": [ 93 ],
            "SUM": [ 2363 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2382 ],
            "COUT": [ 2354 ],
            "I0": [ 91 ],
            "I1": [ 2356 ],
            "I3": [ 91 ],
            "SUM": [ 2383 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2384 ],
            "COUT": [ 2382 ],
            "I0": [ 93 ],
            "I1": [ 2355 ],
            "I3": [ 91 ],
            "SUM": [ 2385 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2384 ],
            "I0": [ 91 ],
            "I1": [ 2357 ],
            "I3": [ 91 ],
            "SUM": [ 2386 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2387 ],
            "I1": [ 2388 ],
            "O": [ 2356 ],
            "S0": [ 2329 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2389 ],
            "I1": [ 2390 ],
            "O": [ 2357 ],
            "S0": [ 2391 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2392 ],
            "I1": [ 2393 ],
            "O": [ 2389 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2394 ],
            "I1": [ 2395 ],
            "O": [ 2392 ],
            "S0": [ 254 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2394 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2395 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2396 ],
            "I1": [ 2397 ],
            "O": [ 2393 ],
            "S0": [ 254 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2396 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2397 ],
            "I0": [ 2338 ],
            "I1": [ 2329 ],
            "I2": [ 2339 ],
            "I3": [ 2330 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2398 ],
            "I1": [ 2399 ],
            "O": [ 2390 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2400 ],
            "I1": [ 2401 ],
            "O": [ 2398 ],
            "S0": [ 254 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2400 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2401 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2402 ],
            "I1": [ 2403 ],
            "O": [ 2399 ],
            "S0": [ 254 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2402 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2403 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2404 ],
            "I0": [ 93 ],
            "I1": [ 254 ],
            "I3": [ 93 ],
            "SUM": [ 2391 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2405 ],
            "COUT": [ 2406 ],
            "I0": [ 91 ],
            "I1": [ 1760 ],
            "I3": [ 93 ],
            "SUM": [ 1759 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2407 ],
            "COUT": [ 2405 ],
            "I0": [ 91 ],
            "I1": [ 2408 ],
            "I3": [ 93 ],
            "SUM": [ 2409 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2404 ],
            "COUT": [ 2407 ],
            "I0": [ 93 ],
            "I1": [ 2410 ],
            "I3": [ 93 ],
            "SUM": [ 2411 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2412 ],
            "COUT": [ 2329 ],
            "I0": [ 91 ],
            "I1": [ 93 ],
            "I3": [ 91 ],
            "SUM": [ 2413 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2414 ],
            "COUT": [ 2333 ],
            "I0": [ 91 ],
            "I1": [ 1760 ],
            "I3": [ 91 ],
            "SUM": [ 2415 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2416 ],
            "COUT": [ 2414 ],
            "I0": [ 93 ],
            "I1": [ 2408 ],
            "I3": [ 91 ],
            "SUM": [ 2417 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2416 ],
            "I0": [ 91 ],
            "I1": [ 2410 ],
            "I3": [ 91 ],
            "SUM": [ 2418 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2419 ],
            "COUT": [ 2412 ],
            "I0": [ 91 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2420 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2419 ],
            "I0": [ 251 ],
            "I1": [ 93 ],
            "I3": [ 91 ],
            "SUM": [ 2421 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2422 ],
            "COUT": [ 2423 ],
            "I0": [ 91 ],
            "I1": [ 91 ],
            "I3": [ 93 ],
            "SUM": [ 2330 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2424 ],
            "COUT": [ 2422 ],
            "I0": [ 91 ],
            "I1": [ 93 ],
            "I3": [ 93 ],
            "SUM": [ 2338 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2424 ],
            "I0": [ 251 ],
            "I1": [ 93 ],
            "I3": [ 93 ],
            "SUM": [ 2339 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2408 ],
            "I0": [ 2329 ],
            "I1": [ 2338 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2410 ],
            "I0": [ 2339 ],
            "I1": [ 251 ],
            "I2": [ 2329 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2425 ],
            "I1": [ 2426 ],
            "O": [ 2387 ],
            "S0": [ 2409 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2427 ],
            "I1": [ 2428 ],
            "O": [ 2425 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2427 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2428 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2429 ],
            "I1": [ 2430 ],
            "O": [ 2426 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2429 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2430 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2431 ],
            "I1": [ 2432 ],
            "O": [ 2388 ],
            "S0": [ 2409 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2433 ],
            "I1": [ 2434 ],
            "O": [ 2431 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2433 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2434 ],
            "I0": [ 2338 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2436 ],
            "O": [ 2432 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2435 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2436 ],
            "I0": [ 2339 ],
            "I1": [ 254 ],
            "I2": [ 2330 ],
            "I3": [ 2338 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2437 ],
            "I1": [ 2438 ],
            "O": [ 2355 ],
            "S0": [ 2329 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2439 ],
            "I1": [ 2440 ],
            "O": [ 2437 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2441 ],
            "I1": [ 2442 ],
            "O": [ 2439 ],
            "S0": [ 2411 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2443 ],
            "I1": [ 2444 ],
            "O": [ 2441 ],
            "S0": [ 251 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2443 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2444 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2445 ],
            "I1": [ 2446 ],
            "O": [ 2442 ],
            "S0": [ 251 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2445 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2446 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2447 ],
            "I1": [ 2448 ],
            "O": [ 2440 ],
            "S0": [ 2411 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2449 ],
            "I1": [ 2450 ],
            "O": [ 2447 ],
            "S0": [ 251 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2449 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2450 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2451 ],
            "I1": [ 2452 ],
            "O": [ 2448 ],
            "S0": [ 251 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2451 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2452 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2453 ],
            "I1": [ 2454 ],
            "O": [ 2438 ],
            "S0": [ 2333 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2455 ],
            "I1": [ 2456 ],
            "O": [ 2453 ],
            "S0": [ 2411 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2457 ],
            "I1": [ 2458 ],
            "O": [ 2455 ],
            "S0": [ 251 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2457 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2458 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2459 ],
            "I1": [ 2460 ],
            "O": [ 2456 ],
            "S0": [ 251 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2459 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2460 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2461 ],
            "I1": [ 2462 ],
            "O": [ 2454 ],
            "S0": [ 2411 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2463 ],
            "I1": [ 2464 ],
            "O": [ 2461 ],
            "S0": [ 251 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2463 ],
            "I0": [ 2338 ],
            "I1": [ 254 ],
            "I2": [ 2330 ],
            "I3": [ 2339 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2464 ],
            "I0": [ 2338 ],
            "I1": [ 254 ],
            "I2": [ 2330 ],
            "I3": [ 2339 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2465 ],
            "I1": [ 2466 ],
            "O": [ 2462 ],
            "S0": [ 251 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2465 ],
            "I0": [ 2339 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2466 ],
            "I0": [ 2339 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2467 ],
            "I1": [ 2468 ],
            "O": [ 1751 ],
            "S0": [ 269 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2469 ],
            "I1": [ 2470 ],
            "O": [ 2467 ],
            "S0": [ 2290 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2471 ],
            "I1": [ 2472 ],
            "O": [ 2469 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2471 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2472 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2473 ],
            "I1": [ 2474 ],
            "O": [ 2470 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2473 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2474 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2475 ],
            "I1": [ 2476 ],
            "O": [ 2468 ],
            "S0": [ 2290 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2477 ],
            "I1": [ 2478 ],
            "O": [ 2475 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2477 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2478 ],
            "I0": [ 2278 ],
            "I1": [ 2280 ],
            "I2": [ 266 ],
            "I3": [ 2279 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2479 ],
            "I1": [ 2480 ],
            "O": [ 2476 ],
            "S0": [ 2258 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2479 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2480 ],
            "I0": [ 2279 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2481 ],
            "I1": [ 2482 ],
            "O": [ 1577 ],
            "S0": [ 2178 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2483 ],
            "I1": [ 2484 ],
            "O": [ 2481 ],
            "S0": [ 1687 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2485 ],
            "I1": [ 2486 ],
            "O": [ 2483 ],
            "S0": [ 2191 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2485 ],
            "I0": [ 1685 ],
            "I1": [ 1686 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2486 ],
            "I0": [ 1685 ],
            "I1": [ 1686 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2487 ],
            "I1": [ 2488 ],
            "O": [ 2484 ],
            "S0": [ 2191 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2487 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2488 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2489 ],
            "I1": [ 2490 ],
            "O": [ 2482 ],
            "S0": [ 1687 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2491 ],
            "I1": [ 2492 ],
            "O": [ 2489 ],
            "S0": [ 2191 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2491 ],
            "I0": [ 1685 ],
            "I1": [ 1686 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2492 ],
            "I0": [ 1685 ],
            "I1": [ 1686 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2493 ],
            "I1": [ 2494 ],
            "O": [ 2490 ],
            "S0": [ 2191 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2493 ],
            "I0": [ 1688 ],
            "I1": [ 275 ],
            "I2": [ 1685 ],
            "I3": [ 1686 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2494 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2190 ],
            "COUT": [ 1691 ],
            "I0": [ 91 ],
            "I1": [ 1686 ],
            "I3": [ 93 ],
            "SUM": [ 2178 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2495 ],
            "I1": [ 2496 ],
            "O": [ 1575 ],
            "S0": [ 2178 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2497 ],
            "I1": [ 2498 ],
            "O": [ 2495 ],
            "S0": [ 1685 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2499 ],
            "I1": [ 2500 ],
            "O": [ 2497 ],
            "S0": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2499 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2500 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2501 ],
            "I1": [ 2502 ],
            "O": [ 2498 ],
            "S0": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2501 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2502 ],
            "I0": [ 1686 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2503 ],
            "I1": [ 2504 ],
            "O": [ 2496 ],
            "S0": [ 1685 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2505 ],
            "I1": [ 2506 ],
            "O": [ 2503 ],
            "S0": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2505 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2506 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2507 ],
            "I1": [ 2508 ],
            "O": [ 2504 ],
            "S0": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2507 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2508 ],
            "I0": [ 1688 ],
            "I1": [ 275 ],
            "I2": [ 1687 ],
            "I3": [ 1686 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2509 ],
            "I1": [ 2510 ],
            "O": [ 2171 ],
            "S0": [ 2191 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2511 ],
            "I1": [ 2512 ],
            "O": [ 2509 ],
            "S0": [ 1685 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2511 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2512 ],
            "I0": [ 1686 ],
            "I1": [ 1688 ],
            "I2": [ 275 ],
            "I3": [ 1687 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2513 ],
            "I1": [ 2514 ],
            "O": [ 2510 ],
            "S0": [ 1685 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2513 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2514 ],
            "I0": [ 1687 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2515 ],
            "I1": [ 2516 ],
            "O": [ 1538 ],
            "S0": [ 2172 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2517 ],
            "I1": [ 2518 ],
            "O": [ 2515 ],
            "S0": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2517 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2518 ],
            "I0": [ 2171 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2519 ],
            "I1": [ 2520 ],
            "O": [ 2516 ],
            "S0": [ 1578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2519 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2520 ],
            "I0": [ 1576 ],
            "I1": [ 1577 ],
            "I2": [ 278 ],
            "I3": [ 2171 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2521 ],
            "I1": [ 2522 ],
            "O": [ 2076 ],
            "S0": [ 2080 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2523 ],
            "I1": [ 2524 ],
            "O": [ 2521 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2523 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2524 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2525 ],
            "I1": [ 2526 ],
            "O": [ 2522 ],
            "S0": [ 1995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2525 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2526 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2527 ],
            "I1": [ 2528 ],
            "O": [ 2529 ],
            "S0": [ 25 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2530 ],
            "I1": [ 2531 ],
            "O": [ 2527 ],
            "S0": [ 1472 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2532 ],
            "I1": [ 2533 ],
            "O": [ 2530 ],
            "S0": [ 1462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2532 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2533 ],
            "I0": [ 1471 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2534 ],
            "I1": [ 2535 ],
            "O": [ 2531 ],
            "S0": [ 1462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2534 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2535 ],
            "I0": [ 1463 ],
            "I1": [ 1465 ],
            "I2": [ 1475 ],
            "I3": [ 1471 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2536 ],
            "I1": [ 2537 ],
            "O": [ 2528 ],
            "S0": [ 1472 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2538 ],
            "I1": [ 2539 ],
            "O": [ 2536 ],
            "S0": [ 1462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2538 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2539 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2540 ],
            "I1": [ 2541 ],
            "O": [ 2537 ],
            "S0": [ 1462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2540 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2541 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2542 ],
            "I1": [ 2543 ],
            "O": [ 2072 ],
            "S0": [ 1888 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2544 ],
            "I1": [ 2545 ],
            "O": [ 2542 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2544 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2545 ],
            "I0": [ 1887 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2546 ],
            "I1": [ 2547 ],
            "O": [ 2543 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2546 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2547 ],
            "I0": [ 1889 ],
            "I1": [ 1885 ],
            "I2": [ 1892 ],
            "I3": [ 1887 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2548 ],
            "I1": [ 2549 ],
            "O": [ 2073 ],
            "S0": [ 1888 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2550 ],
            "I1": [ 2551 ],
            "O": [ 2548 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2550 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2551 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2552 ],
            "I1": [ 2553 ],
            "O": [ 2549 ],
            "S0": [ 1891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2552 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2553 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.catodo_o_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 27 ],
            "I0": [ 2554 ],
            "I1": [ 2555 ],
            "I2": [ 2556 ],
            "I3": [ 2557 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 28 ],
            "I0": [ 2556 ],
            "I1": [ 2554 ],
            "I2": [ 2555 ],
            "I3": [ 2557 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 29 ],
            "I0": [ 2555 ],
            "I1": [ 2557 ],
            "I2": [ 2556 ],
            "I3": [ 2554 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101100110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 30 ],
            "I0": [ 2554 ],
            "I1": [ 2555 ],
            "I2": [ 2557 ],
            "I3": [ 2556 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 31 ],
            "I0": [ 2554 ],
            "I1": [ 2555 ],
            "I2": [ 2556 ],
            "I3": [ 2557 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 32 ],
            "I0": [ 2555 ],
            "I1": [ 2554 ],
            "I2": [ 2557 ],
            "I3": [ 2556 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 33 ],
            "I0": [ 2554 ],
            "I1": [ 2555 ],
            "I2": [ 2557 ],
            "I3": [ 2556 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2555 ],
            "I0": [ 2529 ],
            "I1": [ 2077 ],
            "I2": [ 2074 ],
            "I3": [ 1873 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2557 ],
            "I0": [ 2049 ],
            "I1": [ 1881 ],
            "I2": [ 1877 ],
            "I3": [ 1874 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1870 ],
            "I1": [ 2558 ],
            "O": [ 2554 ],
            "S0": [ 2046 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2559 ],
            "I1": [ 2560 ],
            "O": [ 2556 ],
            "S0": [ 1850 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2559 ],
            "I0": [ 1461 ],
            "I1": [ 1464 ],
            "I2": [ 1839 ],
            "I3": [ 2056 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2560 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2558 ],
            "I0": [ 91 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:37.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2561 ],
            "CLK": [ 40 ],
            "D": [ 2562 ],
            "Q": [ 1457 ],
            "RESET": [ 2563 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:37.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2561 ],
            "CLK": [ 40 ],
            "D": [ 2564 ],
            "Q": [ 1456 ],
            "RESET": [ 2565 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2564 ],
            "I0": [ 1456 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2565 ],
            "I0": [ 49 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2562 ],
            "I0": [ 1457 ],
            "I1": [ 1456 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2563 ],
            "I0": [ 49 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2566 ],
            "Q": [ 2567 ],
            "RESET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2569 ],
            "Q": [ 2570 ],
            "RESET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2571 ],
            "Q": [ 2572 ],
            "RESET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2573 ],
            "Q": [ 2574 ],
            "RESET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2575 ],
            "Q": [ 2576 ],
            "RESET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2577 ],
            "COUT": [ 2578 ],
            "I0": [ 2572 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2571 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2579 ],
            "COUT": [ 2577 ],
            "I0": [ 2580 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2581 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2582 ],
            "COUT": [ 2583 ],
            "I0": [ 2584 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2585 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2586 ],
            "COUT": [ 2582 ],
            "I0": [ 2567 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2566 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2587 ],
            "COUT": [ 2586 ],
            "I0": [ 2588 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2589 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2578 ],
            "COUT": [ 2587 ],
            "I0": [ 2570 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2569 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 2590 ],
            "I0": [ 2591 ],
            "I1": [ 93 ],
            "I3": [ 91 ],
            "SUM": [ 2592 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2593 ],
            "COUT": [ 2579 ],
            "I0": [ 2574 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2573 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2594 ],
            "COUT": [ 2593 ],
            "I0": [ 2595 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2596 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2597 ],
            "COUT": [ 2594 ],
            "I0": [ 2598 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2599 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2600 ],
            "COUT": [ 2597 ],
            "I0": [ 2601 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2602 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2603 ],
            "COUT": [ 2600 ],
            "I0": [ 2576 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2575 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2604 ],
            "COUT": [ 2603 ],
            "I0": [ 2605 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2606 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2590 ],
            "COUT": [ 2604 ],
            "I0": [ 2607 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2608 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2583 ],
            "COUT": [ 2609 ],
            "I0": [ 2610 ],
            "I1": [ 91 ],
            "I3": [ 91 ],
            "SUM": [ 2611 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2611 ],
            "Q": [ 2610 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_1": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2585 ],
            "Q": [ 2584 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_2": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2589 ],
            "Q": [ 2588 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_3": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2581 ],
            "Q": [ 2580 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_4": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2596 ],
            "Q": [ 2595 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_5": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2599 ],
            "Q": [ 2598 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_6": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2602 ],
            "Q": [ 2601 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_7": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2606 ],
            "Q": [ 2605 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_8": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2608 ],
            "Q": [ 2607 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_9": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2592 ],
            "Q": [ 2591 ],
            "SET": [ 2568 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2612 ],
            "Q": [ 2561 ],
            "RESET": [ 2613 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2568 ],
            "I0": [ 2612 ],
            "I1": [ 49 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2612 ],
            "I0": [ 2614 ],
            "I1": [ 2615 ],
            "I2": [ 2616 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2616 ],
            "I0": [ 2591 ],
            "I1": [ 2607 ],
            "I2": [ 2605 ],
            "I3": [ 2576 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2615 ],
            "I0": [ 2601 ],
            "I1": [ 2598 ],
            "I2": [ 2595 ],
            "I3": [ 2574 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2614 ],
            "I0": [ 2567 ],
            "I1": [ 2584 ],
            "I2": [ 2610 ],
            "I3": [ 2617 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2617 ],
            "I0": [ 2580 ],
            "I1": [ 2572 ],
            "I2": [ 2570 ],
            "I3": [ 2588 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2613 ],
            "I0": [ 49 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2618 ],
            "COUT": [ 2619 ],
            "I0": [ 91 ],
            "I1": [ 2620 ],
            "I3": [ 93 ],
            "SUM": [ 2621 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2622 ],
            "COUT": [ 2618 ],
            "I0": [ 91 ],
            "I1": [ 2623 ],
            "I3": [ 93 ],
            "SUM": [ 2624 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2625 ],
            "COUT": [ 2626 ],
            "I0": [ 91 ],
            "I1": [ 2627 ],
            "I3": [ 93 ],
            "SUM": [ 2628 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2629 ],
            "COUT": [ 2625 ],
            "I0": [ 91 ],
            "I1": [ 2630 ],
            "I3": [ 93 ],
            "SUM": [ 2631 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2632 ],
            "COUT": [ 2629 ],
            "I0": [ 91 ],
            "I1": [ 2633 ],
            "I3": [ 93 ],
            "SUM": [ 2634 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2635 ],
            "COUT": [ 2636 ],
            "I0": [ 91 ],
            "I1": [ 2637 ],
            "I3": [ 93 ],
            "SUM": [ 2638 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2639 ],
            "COUT": [ 2632 ],
            "I0": [ 91 ],
            "I1": [ 2640 ],
            "I3": [ 93 ],
            "SUM": [ 2641 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2642 ],
            "COUT": [ 2639 ],
            "I0": [ 91 ],
            "I1": [ 2643 ],
            "I3": [ 93 ],
            "SUM": [ 2644 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2645 ],
            "COUT": [ 2642 ],
            "I0": [ 91 ],
            "I1": [ 2646 ],
            "I3": [ 93 ],
            "SUM": [ 2647 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2648 ],
            "COUT": [ 2645 ],
            "I0": [ 91 ],
            "I1": [ 2649 ],
            "I3": [ 93 ],
            "SUM": [ 2650 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2651 ],
            "COUT": [ 2648 ],
            "I0": [ 91 ],
            "I1": [ 2652 ],
            "I3": [ 93 ],
            "SUM": [ 2653 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2654 ],
            "COUT": [ 2651 ],
            "I0": [ 91 ],
            "I1": [ 2655 ],
            "I3": [ 93 ],
            "SUM": [ 2656 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2657 ],
            "COUT": [ 2622 ],
            "I0": [ 91 ],
            "I1": [ 2658 ],
            "I3": [ 93 ],
            "SUM": [ 2659 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2660 ],
            "COUT": [ 2654 ],
            "I0": [ 91 ],
            "I1": [ 2661 ],
            "I3": [ 93 ],
            "SUM": [ 2662 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2663 ],
            "COUT": [ 2660 ],
            "I0": [ 91 ],
            "I1": [ 2664 ],
            "I3": [ 93 ],
            "SUM": [ 2665 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2666 ],
            "COUT": [ 2663 ],
            "I0": [ 91 ],
            "I1": [ 2667 ],
            "I3": [ 93 ],
            "SUM": [ 2668 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2619 ],
            "COUT": [ 2666 ],
            "I0": [ 91 ],
            "I1": [ 2669 ],
            "I3": [ 93 ],
            "SUM": [ 2670 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 2635 ],
            "I0": [ 93 ],
            "I1": [ 2671 ],
            "I3": [ 93 ],
            "SUM": [ 2672 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2673 ],
            "COUT": [ 2657 ],
            "I0": [ 91 ],
            "I1": [ 2674 ],
            "I3": [ 93 ],
            "SUM": [ 2675 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2676 ],
            "COUT": [ 2673 ],
            "I0": [ 91 ],
            "I1": [ 2677 ],
            "I3": [ 93 ],
            "SUM": [ 2678 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2679 ],
            "COUT": [ 2676 ],
            "I0": [ 91 ],
            "I1": [ 2680 ],
            "I3": [ 93 ],
            "SUM": [ 2681 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2682 ],
            "COUT": [ 2679 ],
            "I0": [ 91 ],
            "I1": [ 2683 ],
            "I3": [ 93 ],
            "SUM": [ 2684 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2636 ],
            "COUT": [ 2682 ],
            "I0": [ 91 ],
            "I1": [ 2685 ],
            "I3": [ 93 ],
            "SUM": [ 2686 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2687 ],
            "COUT": [ 2688 ],
            "I0": [ 91 ],
            "I1": [ 2689 ],
            "I3": [ 93 ],
            "SUM": [ 2690 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 2626 ],
            "COUT": [ 2687 ],
            "I0": [ 91 ],
            "I1": [ 2691 ],
            "I3": [ 93 ],
            "SUM": [ 2692 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2690 ],
            "Q": [ 2689 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2692 ],
            "Q": [ 2691 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2656 ],
            "Q": [ 2655 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2662 ],
            "Q": [ 2661 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2665 ],
            "Q": [ 2664 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2668 ],
            "Q": [ 2667 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2670 ],
            "Q": [ 2669 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2621 ],
            "Q": [ 2620 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2624 ],
            "Q": [ 2623 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2659 ],
            "Q": [ 2658 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2675 ],
            "Q": [ 2674 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2678 ],
            "Q": [ 2677 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2628 ],
            "Q": [ 2627 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2681 ],
            "Q": [ 2680 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2684 ],
            "Q": [ 2683 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2686 ],
            "Q": [ 2685 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2638 ],
            "Q": [ 2637 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2672 ],
            "Q": [ 2671 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2631 ],
            "Q": [ 2630 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2634 ],
            "Q": [ 2633 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2641 ],
            "Q": [ 2640 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2644 ],
            "Q": [ 2643 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2647 ],
            "Q": [ 2646 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2650 ],
            "Q": [ 2649 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 2653 ],
            "Q": [ 2652 ],
            "RESET": [ 2693 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 2694 ],
            "CLK": [ 40 ],
            "D": [ 2695 ],
            "Q": [ 2696 ],
            "RESET": [ 2697 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2693 ],
            "I0": [ 2694 ],
            "I1": [ 49 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2694 ],
            "I0": [ 2698 ],
            "I1": [ 2699 ],
            "I2": [ 2700 ],
            "I3": [ 2701 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2699 ],
            "I0": [ 2702 ],
            "I1": [ 2655 ],
            "I2": [ 2661 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2702 ],
            "I0": [ 2667 ],
            "I1": [ 2623 ],
            "I2": [ 2674 ],
            "I3": [ 2677 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2701 ],
            "I0": [ 2680 ],
            "I1": [ 2685 ],
            "I2": [ 2637 ],
            "I3": [ 2671 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2700 ],
            "I0": [ 2683 ],
            "I1": [ 2658 ],
            "I2": [ 2620 ],
            "I3": [ 2669 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 2703 ],
            "I1": [ 2704 ],
            "O": [ 2698 ],
            "S0": [ 2705 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2703 ],
            "I0": [ 91 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2704 ],
            "I0": [ 2627 ],
            "I1": [ 2691 ],
            "I2": [ 2689 ],
            "I3": [ 2706 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2706 ],
            "I0": [ 2664 ],
            "I1": [ 2652 ],
            "I2": [ 2649 ],
            "I3": [ 2646 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2705 ],
            "I0": [ 2643 ],
            "I1": [ 2640 ],
            "I2": [ 2633 ],
            "I3": [ 2630 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2695 ],
            "I0": [ 2696 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2697 ],
            "I0": [ 49 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 471 ],
            "CLK": [ 2696 ],
            "D": [ 35 ],
            "Q": [ 34 ],
            "RESET": [ 2707 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 471 ],
            "CLK": [ 2696 ],
            "D": [ 36 ],
            "Q": [ 35 ],
            "RESET": [ 2708 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2708 ],
            "I0": [ 49 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 471 ],
            "CLK": [ 2696 ],
            "D": [ 37 ],
            "Q": [ 36 ],
            "RESET": [ 2709 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2709 ],
            "I0": [ 49 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2707 ],
            "I0": [ 49 ]
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 471 ],
            "CLK": [ 2696 ],
            "D": [ 34 ],
            "Q": [ 37 ],
            "SET": [ 2710 ]
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 2710 ],
            "I0": [ 49 ]
          }
        }
      },
      "netnames": {
        "acumulador": {
          "hide_name": 0,
          "bits": [ 260, 257, 284, 281, 278, 275, 272, 269, 266, 263, 254, 251 ],
          "attributes": {
            "src": "../design/module_top.v:17.18-17.28"
          }
        },
        "anodo_po": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22 ],
          "attributes": {
            "src": "../design/module_top.v:7.24-7.32"
          }
        },
        "bcd": {
          "hide_name": 0,
          "bits": [ 260, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91 ],
          "attributes": {
            "src": "../design/module_top.v:16.18-16.21"
          }
        },
        "catodo_po": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "../design/module_top.v:6.24-6.33"
          }
        },
        "clean_rows": {
          "hide_name": 0,
          "bits": [ 490, 601, 600, 599 ],
          "attributes": {
            "src": "../design/module_top.v:13.17-13.27"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../design/module_top.v:2.17-2.20"
          }
        },
        "col_out": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "../design/module_top.v:5.24-5.31"
          }
        },
        "col_shift_reg": {
          "hide_name": 0,
          "bits": [ 37, 36, 35, 34 ],
          "attributes": {
            "src": "../design/module_top.v:15.17-15.30"
          }
        },
        "column_index": {
          "hide_name": 0,
          "bits": [ 91, 91, 91, 91 ],
          "attributes": {
            "src": "../design/module_top.v:11.17-11.29"
          }
        },
        "control_inst.A": {
          "hide_name": 0,
          "bits": [ 54, 48, 86, 82, 78, 74, 70, 66, 62, 58, 45, 42 ],
          "attributes": {
            "hdlname": "control_inst A",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:16.18-16.19"
          }
        },
        "control_inst.A_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 50, 59 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 51, 87, 83, 79, 75, 71, 67, 63, 59, 55, 88 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 96, 109, 107, 105, 103, 101, 99, 94, 89, 90, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "10 "
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 96, 109, 107, 105, 103, 101, 99, 94, 89, 90 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 98, 113, 111, 108, 106, 104, 102, 100, 95, 92, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 123, 139, 136, 133, 130, 127, 124, 120, 116, 117, 141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "10 "
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 123, 139, 136, 133, 130, 127, 124, 120, 116, 117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 54, 48, 140, 137, 134, 131, 128, 125, 121, 118, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 91, 91, 138, 135, 132, 129, 126, 122, 119, 143, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22"
          }
        },
        "control_inst.B": {
          "hide_name": 0,
          "bits": [ 156, 153, 195, 191, 187, 183, 179, 175, 171, 167, 150, 147 ],
          "attributes": {
            "hdlname": "control_inst B",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:17.18-17.19"
          }
        },
        "control_inst.B_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 53, 159, 110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.B_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 154, 196, 192, 188, 184, 180, 176, 172, 168, 164, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 203, 215, 213, 211, 209, 207, 205, 201, 198, 199, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "10 "
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 203, 215, 213, 211, 209, 207, 205, 201, 198, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 204, 217, 216, 214, 212, 210, 208, 206, 202, 200, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 227, 243, 240, 237, 234, 231, 228, 224, 220, 221, 245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "10 "
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 227, 243, 240, 237, 234, 231, 228, 224, 220, 221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 156, 153, 244, 241, 238, 235, 232, 229, 225, 222, 246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 91, 91, 242, 239, 236, 233, 230, 226, 223, 247, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22"
          }
        },
        "control_inst.acumulador": {
          "hide_name": 0,
          "bits": [ 260, 257, 284, 281, 278, 275, 272, 269, 266, 263, 254, 251 ],
          "attributes": {
            "hdlname": "control_inst acumulador",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:6.25-6.35"
          }
        },
        "control_inst.acumulador_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "control_inst.acumulador_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 259, 256, 283, 280, 277, 274, 271, 268, 265, 262, 253, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0": {
          "hide_name": 0,
          "bits": [ 296, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:198.20-198.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 86, 156, 298, 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 82, 301, 299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 302, 303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 305, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 314, 310, 297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 315, 316, 317 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 304, 86, 153, 319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 311, 312, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 78, 153, 321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 322, 326, 324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 74, 153, 327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 328, 330, 70, 153, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 86, 183, 331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 336, 332, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 335, 54, 171, 338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 339, 340, 370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 48, 171, 341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 342, 361, 344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 86, 171, 345 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 354, 346, 350, 348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 82, 171, 349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 351, 74, 183, 352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 415, 418, 417, 353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 345, 86, 171, 347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 362, 78, 183, 363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 342, 361, 344, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 147, 86, 368, 54, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 341, 48, 171, 343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 389, 371, 369, 374, 377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 54, 167, 381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 384, 388, 383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 385, 386, 387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 392, 394, 393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 331, 86, 183, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 327, 74, 153, 329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 48, 183, 325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 54, 175, 402, 337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 406, 409, 405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 411, 410, 404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 390, 391, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 398, 399, 400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 379, 82, 183, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 66, 153, 412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 395, 396, 397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 78, 183, 362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 62, 153, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 415, 418, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 58, 153, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 70, 183, 358, 359, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 153, 45, 421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 419, 58, 153, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 74, 183, 351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 414, 62, 153, 416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 372, 373, 360, 378, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 412, 66, 153, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 401, 70, 153, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 425, 427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 337, 86, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 325, 48, 183, 403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 321, 78, 153, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 54, 183, 320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 54, 179, 428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 432, 431, 430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 436, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 433, 434, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 320, 54, 183, 429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 318, 82, 153, 438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 441, 440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 307, 308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 442, 447 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 91, 91, 91, 91, 448, 443, 446, 291, 288, 294, 450, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_I0": {
          "hide_name": 0,
          "bits": [ 444, 441, 440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 296, 468, 467, 464, 454, 451, 453, 452, 290, 287, 293, 457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 439, 458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 445, 437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0": {
          "hide_name": 0,
          "bits": [ 296, 468, 467, 464, 91, 91, 91, 91, 91, 91, 91, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 465, 309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 449, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_7_I0": {
          "hide_name": 0,
          "bits": [ 296, 468, 467, 91, 91, 91, 91, 91, 91, 91, 91, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_8_I0": {
          "hide_name": 0,
          "bits": [ 296, 468, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 295, 466, 463, 462, 461, 460, 459, 289, 285, 286, 292, 469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "11 "
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 295, 466, 463, 462, 461, 460, 459, 289, 285, 286, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "control_inst.clk": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "control_inst clk",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:2.17-2.20"
          }
        },
        "control_inst.key_pressed": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "hdlname": "control_inst key_pressed",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:5.17-5.28"
          }
        },
        "control_inst.key_pressed_prev": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "hdlname": "control_inst key_pressed_prev",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:15.11-15.27"
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 486, 50, 474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value": {
          "hide_name": 0,
          "bits": [ 91, 97, 112, 110 ],
          "attributes": {
            "hdlname": "control_inst key_value",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:4.23-4.32"
          }
        },
        "control_inst.key_value_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 477, 163, 481, 475 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT2_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 37, 476, 36, 161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 477, 162, 478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 163, 161, 480, 481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 478, 161, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.operator_ready": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "hdlname": "control_inst operator_ready",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:18.11-18.25"
          }
        },
        "control_inst.operator_ready_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
          }
        },
        "control_inst.operator_ready_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 485, 474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.operator_ready_DFFCE_Q_D_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "control_inst.operator_ready_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "control_inst.operator_ready_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "control_inst.rst": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "control_inst rst",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:3.17-3.20"
          }
        },
        "converter_inst.bcd": {
          "hide_name": 0,
          "bits": [ 260, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91 ],
          "attributes": {
            "hdlname": "converter_inst bcd",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:3.23-3.26"
          }
        },
        "converter_inst.binario": {
          "hide_name": 0,
          "bits": [ 260, 257, 284, 281, 278, 275, 272, 269, 266, 263, 254, 251 ],
          "attributes": {
            "hdlname": "converter_inst binario",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:2.18-2.25"
          }
        },
        "converter_inst.i": {
          "hide_name": 0,
          "bits": [ 91, 91, 93, 93, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91 ],
          "signed": 1,
          "attributes": {
            "hdlname": "converter_inst i",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:5.13-5.14"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst clean_signal",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:5.16-5.28"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 492, 493, 494, 495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 500, 501, 502, 503 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 496, 497, 498, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 562, 563, 593, 591, 589, 586, 565, 541, 538, 539, 583, 581, 579, 577, 575, 573, 571, 569, 567, 560, 558, 556, 554, 552, 550, 548, 546, 543, 544, 595, 536, 494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 588, 564, 597, 594, 592, 590, 587, 566, 542, 540, 585, 584, 582, 580, 578, 576, 574, 572, 570, 568, 561, 559, 557, 555, 553, 551, 549, 547, 545, 598, 596, 537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 562, 563, 593, 591, 589, 586, 565, 541, 538, 539, 583, 581, 579, 577, 575, 573, 571, 569, 567, 560, 558, 556, 554, 552, 550, 548, 546, 543, 544, 595, 536 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 162, 161, 160, 163, 477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.clk": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst clk",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:2.11-2.14"
          }
        },
        "debouncer_loop[0].debounce_inst.counter": {
          "hide_name": 0,
          "bits": [ 520, 521, 522, 528, 530, 531, 529, 523, 533, 524, 525, 532, 526, 534, 535, 527, 512, 513, 514, 515, 516, 517, 518, 519, 504, 505, 506, 507, 508, 509, 510, 511 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst counter",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 631 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 635 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 644 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 658 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 661 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 678, 675, 669, 666, 663, 660, 657, 654, 651, 648, 645, 642, 636, 633, 630, 627, 624, 621, 618, 615, 612, 609, 697, 694, 691, 688, 685, 682, 679, 670, 637, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 714, 715, 728, 727, 726, 725, 713, 701, 699, 700, 724, 723, 722, 721, 720, 719, 718, 717, 716, 712, 711, 710, 709, 708, 707, 706, 705, 704, 702, 703, 729, 730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 714, 715, 728, 727, 726, 725, 713, 701, 699, 700, 724, 723, 722, 721, 720, 719, 718, 717, 716, 712, 711, 710, 709, 708, 707, 706, 705, 704, 702, 703, 729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:4.11-4.23"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal_reg",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:9.9-9.25"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 495, 678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[0].debounce_inst.rst": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "debouncer_loop[0].debounce_inst rst",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:3.11-3.14"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst clean_signal",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:5.16-5.28"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 779, 780, 826, 823, 820, 815, 783, 748, 744, 745, 810, 807, 804, 801, 798, 795, 792, 789, 786, 776, 773, 770, 767, 764, 761, 758, 755, 751, 752, 829, 741, 739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 819, 782, 833, 828, 825, 822, 817, 785, 750, 747, 814, 812, 809, 806, 803, 800, 797, 794, 791, 788, 778, 775, 772, 769, 766, 763, 760, 757, 754, 835, 831, 743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 779, 780, 826, 823, 820, 815, 783, 748, 744, 745, 810, 807, 804, 801, 798, 795, 792, 789, 786, 776, 773, 770, 767, 764, 761, 758, 755, 751, 752, 829, 741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 600, 599, 602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT2_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.clk": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst clk",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:2.11-2.14"
          }
        },
        "debouncer_loop[1].debounce_inst.counter": {
          "hide_name": 0,
          "bits": [ 818, 781, 832, 827, 824, 821, 816, 784, 749, 746, 813, 811, 808, 805, 802, 799, 796, 793, 790, 787, 777, 774, 771, 768, 765, 762, 759, 756, 753, 834, 830, 742 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst counter",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 852 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 895 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 914 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 919 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 911, 908, 902, 899, 896, 893, 890, 887, 884, 881, 878, 875, 869, 866, 863, 860, 857, 854, 851, 848, 845, 842, 930, 927, 924, 921, 918, 915, 912, 903, 870, 931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 947, 948, 961, 960, 959, 958, 946, 934, 932, 933, 957, 956, 955, 954, 953, 952, 951, 950, 949, 945, 944, 943, 942, 941, 940, 939, 938, 937, 935, 936, 962, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 947, 948, 961, 960, 959, 958, 946, 934, 932, 933, 957, 956, 955, 954, 953, 952, 951, 950, 949, 945, 944, 943, 942, 941, 940, 939, 938, 937, 935, 936, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:4.11-4.23"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal_reg",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:9.9-9.25"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 737, 738, 739, 740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 970, 971, 972, 973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 966, 967, 968, 969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[1].debounce_inst.rst": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "debouncer_loop[1].debounce_inst rst",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:3.11-3.14"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst clean_signal",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:5.16-5.28"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1020, 1021, 1067, 1064, 1061, 1056, 1024, 989, 985, 986, 1051, 1048, 1045, 1042, 1039, 1036, 1033, 1030, 1027, 1017, 1014, 1011, 1008, 1005, 1002, 999, 996, 992, 993, 1070, 982, 980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1060, 1023, 1074, 1069, 1066, 1063, 1058, 1026, 991, 988, 1055, 1053, 1050, 1047, 1044, 1041, 1038, 1035, 1032, 1029, 1019, 1016, 1013, 1010, 1007, 1004, 1001, 998, 995, 1076, 1072, 984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1020, 1021, 1067, 1064, 1061, 1056, 1024, 989, 985, 986, 1051, 1048, 1045, 1042, 1039, 1036, 1033, 1030, 1027, 1017, 1014, 1011, 1008, 1005, 1002, 999, 996, 992, 993, 1070, 982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.clk": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst clk",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:2.11-2.14"
          }
        },
        "debouncer_loop[2].debounce_inst.counter": {
          "hide_name": 0,
          "bits": [ 1059, 1022, 1073, 1068, 1065, 1062, 1057, 1025, 990, 987, 1054, 1052, 1049, 1046, 1043, 1040, 1037, 1034, 1031, 1028, 1018, 1015, 1012, 1009, 1006, 1003, 1000, 997, 994, 1075, 1071, 983 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst counter",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1106 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 1138 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 1141 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1142 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1151 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 1154 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1161 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1164 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 1166 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 1169 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1152, 1149, 1143, 1140, 1137, 1134, 1131, 1128, 1125, 1122, 1119, 1116, 1110, 1107, 1104, 1101, 1098, 1095, 1092, 1089, 1086, 1083, 1171, 1168, 1165, 1162, 1159, 1156, 1153, 1144, 1111, 1172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 1188, 1189, 1202, 1201, 1200, 1199, 1187, 1175, 1173, 1174, 1198, 1197, 1196, 1195, 1194, 1193, 1192, 1191, 1190, 1186, 1185, 1184, 1183, 1182, 1181, 1180, 1179, 1178, 1176, 1177, 1203, 1204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1188, 1189, 1202, 1201, 1200, 1199, 1187, 1175, 1173, 1174, 1198, 1197, 1196, 1195, 1194, 1193, 1192, 1191, 1190, 1186, 1185, 1184, 1183, 1182, 1181, 1180, 1179, 1178, 1176, 1177, 1203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:4.11-4.23"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal_reg",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:9.9-9.25"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 978, 979, 980, 981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1211, 1212, 1213, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1207, 1208, 1209, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[2].debounce_inst.rst": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "debouncer_loop[2].debounce_inst rst",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:3.11-3.14"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst clean_signal",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:5.16-5.28"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1219, 1220, 1221, 1222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1227, 1228, 1229, 1230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1223, 1224, 1225, 1226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1289, 1290, 1320, 1318, 1316, 1313, 1292, 1268, 1265, 1266, 1310, 1308, 1306, 1304, 1302, 1300, 1298, 1296, 1294, 1287, 1285, 1283, 1281, 1279, 1277, 1275, 1273, 1270, 1271, 1322, 1263, 1221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1315, 1291, 1324, 1321, 1319, 1317, 1314, 1293, 1269, 1267, 1312, 1311, 1309, 1307, 1305, 1303, 1301, 1299, 1297, 1295, 1288, 1286, 1284, 1282, 1280, 1278, 1276, 1274, 1272, 1325, 1323, 1264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1289, 1290, 1320, 1318, 1316, 1313, 1292, 1268, 1265, 1266, 1310, 1308, 1306, 1304, 1302, 1300, 1298, 1296, 1294, 1287, 1285, 1283, 1281, 1279, 1277, 1275, 1273, 1270, 1271, 1322, 1263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.clk": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst clk",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:2.11-2.14"
          }
        },
        "debouncer_loop[3].debounce_inst.counter": {
          "hide_name": 0,
          "bits": [ 1247, 1248, 1249, 1255, 1256, 1257, 1258, 1250, 1259, 1251, 1252, 1260, 1253, 1261, 1262, 1254, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst counter",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1334 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1337 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 1328 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1329 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1364 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1370 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 1384 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1385 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 1361 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1362 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 1415 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1401, 1398, 1392, 1389, 1386, 1383, 1380, 1377, 1374, 1371, 1368, 1365, 1359, 1356, 1353, 1350, 1347, 1344, 1341, 1338, 1335, 1332, 1420, 1417, 1414, 1411, 1408, 1405, 1402, 1393, 1360, 1421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 1437, 1438, 1451, 1450, 1449, 1448, 1436, 1424, 1422, 1423, 1447, 1446, 1445, 1444, 1443, 1442, 1441, 1440, 1439, 1435, 1434, 1433, 1432, 1431, 1430, 1429, 1428, 1427, 1425, 1426, 1452, 1453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1437, 1438, 1451, 1450, 1449, 1448, 1436, 1424, 1422, 1423, 1447, 1446, 1445, 1444, 1443, 1442, 1441, 1440, 1439, 1435, 1434, 1433, 1432, 1431, 1430, 1429, 1428, 1427, 1425, 1426, 1452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 1217 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:4.11-4.23"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 1455 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal_reg",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:9.9-9.25"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1222, 1338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "debouncer_loop[3].debounce_inst.rst": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "debouncer_loop[3].debounce_inst rst",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:3.11-3.14"
          }
        },
        "display_inst.anodo_o": {
          "hide_name": 0,
          "bits": [ 26, 25, 24, 23 ],
          "attributes": {
            "hdlname": "display_inst anodo_o",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:7.24-7.31"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F": {
          "hide_name": 0,
          "bits": [ 1461, 1464, 1839, 2056, 1850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1467, 1473, 1472, 1830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1468, 1469, 1470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1466, 1463, 1473, 1465, 1462, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1479, 1478, 1476 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1477, 1474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1489, 1490, 284, 1491, 1488, 1485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2128, 2099, 1494, 1495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1499, 1500, 1501, 1502, 1498, 1482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1505, 1506, 1822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1499, 1500, 1502, 1501, 1498, 1507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1512, 1511, 1509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1510, 1508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1517 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1524 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1525, 1526, 1527, 1522, 1521, 1518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1539 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0": {
          "hide_name": 0,
          "bits": [ 1536, 1537, 281, 1538, 1535, 1532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2144, 2156, 1541, 1542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1547 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1548 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1549 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1513 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1551 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1514 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1553 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1522, 1525, 1527, 1526, 1521, 1515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1554, 1528, 1529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1522, 1526, 1527, 1525, 1521, 1545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1559, 1558, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1557, 1555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1560 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1561 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1570 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1574 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1571 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1580 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1585 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1582 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1588 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1589 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1568 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1587, 1565, 1563, 1586, 1566, 1569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1648, 1594, 1595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1648, 1594, 1595, 1596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 1564, 1565, 1563, 1607, 1605, 1566, 1597, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1606, 1604, 1601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1602, 1598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1619 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1620 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1612 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1644 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1645 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1646 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1563, 1564, 1565, 1566, 1562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1654 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1656 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1660 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1664 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1657 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1669 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1670 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1671 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1586, 1565, 1563, 1587, 1566, 1583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1676, 1675, 1673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1674, 1672 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1689 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1690 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1686, 1687, 275, 1688, 1685, 1682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2189, 2190, 1691, 1692 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1693 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1695 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1696 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1694 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1697 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1698 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0": {
          "hide_name": 0,
          "bits": [ 1638, 1639, 1641, 1640, 1618, 1658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1677 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1706 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1707 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1678 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1639, 1640, 1641, 1638, 1618, 1679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1699, 1710, 1711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1699, 1710, 1711, 1712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 1638, 1639, 1640, 1641, 1621, 1618, 1615, 1610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1718, 1717, 1714 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1715, 1713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1719, 1721, 1722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1621, 1608, 1723, 1725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1719, 1721, 1722, 1724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 1720, 1609, 1716, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1641, 1615, 1726, 1618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1638, 1640, 1641, 1639, 1618, 1663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1731, 1730, 1728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1729, 1727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1736, 1743, 1733, 1740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1737, 1742, 1738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 1735, 1744, 1732, 1741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1737, 1742, 1738, 1739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1609, 1716, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1747 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1748 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1743, 1733, 1740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1756 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1757 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1732, 1733, 1734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1767 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1770 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1766 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1781 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1794 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1800, 1801, 272, 1802, 1799, 1796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2207, 2219, 1805, 1806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1812 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1816 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1818 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1819 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 1502, 1500, 1501, 1499, 1498, 1809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1825 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1826 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 1824 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1827 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 1471, 1463, 1465, 1475, 24, 1462, 1830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1468, 1469, 1470, 1829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1834 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1463, 1465, 1475, 1471, 1462, 1472, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1837 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1841 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1838 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1846, 1459, 1845, 1847, 1842, 1458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1858, 1856, 1853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1854, 1852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1907, 1927, 1859, 1860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1": {
          "hide_name": 0,
          "bits": [ 1460, 1868, 1866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1867, 1864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_I1": {
          "hide_name": 0,
          "bits": [ 1869, 1857, 1855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1867, 1864, 1865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "display_inst.anodo_o_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 2049, 1881, 1877, 1874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 1887, 1892, 1889, 1885, 24, 1891, 1878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1883, 1884, 1886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1887, 1892, 1885, 1889, 24, 1891, 1851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1896, 1895, 1893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1894, 1890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1903 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1906 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1861, 1862, 1846, 1863, 1842, 1902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1908 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1911 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1913 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1914 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_S0": {
          "hide_name": 0,
          "bits": [ 1499, 1502, 1501, 1500, 1498, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1505, 1506, 1822, 1915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1916 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1920 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1917 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1921 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1922 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1897 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1923 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1924 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1926 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1862, 1863, 1846, 1861, 1842, 1899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1907, 1927, 1859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1861, 1863, 1846, 1862, 1842, 1918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1932, 1931, 1929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 1930, 1928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1936, 1605, 1603, 1600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 91, 1937, 1941, 1938 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 1935, 1942, 1933, 1940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1937, 1941, 1938, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1605, 1603, 1600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1942, 1605, 1934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1949 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1951 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1952 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1950 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1954 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1948 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1955 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1957 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1958 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1956 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1959 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1960 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1946 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1961 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1965 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1963 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1968 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1969 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1974 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1522, 1526, 1525, 1527, 1521, 1970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1554, 1528, 1529, 1975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1889, 1885, 1892, 1887, 1891, 1888, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 2529, 2077, 2074, 1873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1857, 1855, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0": {
          "hide_name": 0,
          "bits": [ 1982 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1": {
          "hide_name": 0,
          "bits": [ 1983 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_O": {
          "hide_name": 0,
          "bits": [ 1984 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0": {
          "hide_name": 0,
          "bits": [ 1985 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_O": {
          "hide_name": 0,
          "bits": [ 1987 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0": {
          "hide_name": 0,
          "bits": [ 1988 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1": {
          "hide_name": 0,
          "bits": [ 1989 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O": {
          "hide_name": 0,
          "bits": [ 1990 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0": {
          "hide_name": 0,
          "bits": [ 1992 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1": {
          "hide_name": 0,
          "bits": [ 1993 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_O": {
          "hide_name": 0,
          "bits": [ 1994 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0": {
          "hide_name": 0,
          "bits": [ 1996 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1": {
          "hide_name": 0,
          "bits": [ 1997 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_O": {
          "hide_name": 0,
          "bits": [ 1998 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0": {
          "hide_name": 0,
          "bits": [ 2001 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1": {
          "hide_name": 0,
          "bits": [ 2002 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_O": {
          "hide_name": 0,
          "bits": [ 2003 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0": {
          "hide_name": 0,
          "bits": [ 2004 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_O": {
          "hide_name": 0,
          "bits": [ 2006 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I0": {
          "hide_name": 0,
          "bits": [ 2007 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I1": {
          "hide_name": 0,
          "bits": [ 2008 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_O": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I0": {
          "hide_name": 0,
          "bits": [ 2010 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I1": {
          "hide_name": 0,
          "bits": [ 2011 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_O": {
          "hide_name": 0,
          "bits": [ 2012 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I0": {
          "hide_name": 0,
          "bits": [ 2013 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I1": {
          "hide_name": 0,
          "bits": [ 2014 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_O": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 1979 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 1980 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 1981 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 2016 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_O": {
          "hide_name": 0,
          "bits": [ 2018 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 2019 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 2020 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_O": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0": {
          "hide_name": 0,
          "bits": [ 2023 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1": {
          "hide_name": 0,
          "bits": [ 2024 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_O": {
          "hide_name": 0,
          "bits": [ 2025 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0": {
          "hide_name": 0,
          "bits": [ 2026 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1": {
          "hide_name": 0,
          "bits": [ 2027 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_O": {
          "hide_name": 0,
          "bits": [ 2028 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0": {
          "hide_name": 0,
          "bits": [ 2030 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0": {
          "hide_name": 0,
          "bits": [ 2033 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_O": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0": {
          "hide_name": 0,
          "bits": [ 2037 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1": {
          "hide_name": 0,
          "bits": [ 2038 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O": {
          "hide_name": 0,
          "bits": [ 2039 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O": {
          "hide_name": 0,
          "bits": [ 2042 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 1976 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 1977 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 1978 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 2047 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 2048 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 2054 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2057 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2058 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 2055 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2062 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 2044 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2063 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 257, 2060, 2065, 2000, 1995, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2086, 2085, 2066, 2067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2064 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 2045 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2068 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2069 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 260, 26, 1871, 1872, 2046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2036 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2029 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2043 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 1887, 1889, 1885, 1892, 23, 1891, 2070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1883, 1884, 1886, 2071 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 2075 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2081 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2079 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2083 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2084 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1991, 2000, 257, 1999, 1995, 2080, 26 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2086, 2085, 2066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 2060, 2000, 2059, 257, 1995, 26 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2091, 2090, 2088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2089, 2087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2092 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2095 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2096 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2093 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2097 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2098 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1490, 1491, 284, 1489, 1488, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2100 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2103 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2105 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2106 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2104 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2108 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2109 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2101 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2110 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2112 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2113 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2111 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2114 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2115 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1999, 2000, 257, 1991, 26, 1995, 1882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2118 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2120 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2121 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2119 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2122 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2123 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2124 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2125 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2117 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2126 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2127 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1489, 1491, 1490, 284, 1488, 2102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2128, 2099, 1494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1489, 1491, 284, 1490, 1488, 2107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2133, 2132, 2130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2131, 2129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2137 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2140 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2141 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2138 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2142 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2143 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1536, 1538, 1537, 281, 1535, 2139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2148 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2149 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2151 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2134 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2153 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2135 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2155 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1537, 1538, 281, 1536, 1535, 2136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2144, 2156, 1541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1536, 1538, 281, 1537, 1535, 2147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2161, 2160, 2158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2159, 2157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2165 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2166 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2162 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2163 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 1577, 1576, 278, 1578, 2164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2168, 2169, 2170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 1576, 278, 1577, 1578, 2167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 1576, 2171, 2174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 2168, 2169, 2170, 2176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 1576, 278, 1577, 1578, 1575, 1572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1686, 2177, 1685, 2178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2181, 2180, 2175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2179, 2173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2185 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2187 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1686, 1688, 1687, 275, 1685, 2184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2189, 2190, 1691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1686, 1688, 275, 1687, 1685, 2191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2196, 2195, 2193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2194, 2192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2200 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2203 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2204 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2201 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2205 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2206 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 1800, 1802, 1801, 272, 1799, 2202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2211 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2212 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2209 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2213 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2215 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2216 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2218 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1801, 1802, 272, 1800, 1799, 2199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2207, 2219, 1805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1800, 1802, 272, 1801, 1799, 2210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2224, 2223, 2221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2222, 2220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2226 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2235 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2232 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2228 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2239 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2229 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2241 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 1750, 1752, 269, 2236, 1753, 2230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2287, 2243, 2244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 2287, 2243, 2244, 2245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 1751, 1750, 1752, 1787, 1743, 1753, 1749, 1764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2250, 2249, 2247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2248, 2246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 2251 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2253 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2256 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2259 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2260 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2257 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2262 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2263 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2254 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2264 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2266 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2267 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2265 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2268 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 2252 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2270 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2283 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2284 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2282 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2286 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 2236, 1752, 1750, 269, 1753, 2233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2288 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2291 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2292 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2289 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2293 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2294 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1751, 1752, 1750, 1753, 2227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2299, 2298, 2296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2297, 2295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2306 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2307 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2304 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2308 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2309 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 2278, 2280, 2279, 266, 2258, 2305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2311 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2312 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2313 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2314 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 2279, 2280, 266, 2278, 2258, 2302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2310, 2315, 2316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 2310, 2315, 2316, 2317 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 2278, 266, 2279, 2280, 2261, 2258, 2255, 1745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2323, 2322, 2319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2320, 2318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2324, 2326, 2327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 2261, 1754, 1758, 1746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2324, 2326, 2327, 2328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1759, 1760, 1758, 1761, 1745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2331 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2334 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2335 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2332 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2336 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 2325, 1755, 2321, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2280, 2255, 2340, 2258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2278, 2280, 266, 2279, 2258, 2290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2345, 2344, 2342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2343, 2341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2349 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2352 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2353 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2350 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2358 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2359 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0": {
          "hide_name": 0,
          "bits": [ 2355, 2356, 2357, 263, 2354, 2351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2361 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2364 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2362 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2367 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2346 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2368 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2369 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2347 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2370 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2371 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 2357, 2356, 263, 2355, 2354, 2348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2360, 2372, 2373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 2360, 2372, 2373, 2374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 2355, 2357, 263, 2356, 2354, 2375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 2376 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2379 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 2377 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 1755, 2321, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2355, 2356, 263, 2357, 2354, 2363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2386, 2385, 2383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2384, 2382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2389 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2392 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2394 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2396 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2397 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2390 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2398 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2400 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2401 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2399 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2402 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2403 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0": {
          "hide_name": 0,
          "bits": [ 2338, 2329, 2339, 2330, 254, 2333, 2391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2404, 2407, 2405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 2404, 2407, 2405, 2406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 2338, 254, 2330, 2339, 251, 2411, 2333, 2329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 2418, 2417, 2415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2416, 2414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2421, 2420, 2413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2419, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2424, 2422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2424, 2422, 2423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 2410, 2408, 1760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2339, 254, 2330, 2338, 2333, 2409, 2329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2425 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2427 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2428 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2426 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2429 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2430 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2431 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2433 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2434 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2432 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2435 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2436 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 2437 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2439 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2441 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2443 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2444 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2442 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2445 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2446 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2440 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2447 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2449 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2450 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2448 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2451 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2452 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 2438 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2453 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2455 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2457 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2458 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2456 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2459 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2460 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2454 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2461 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2463 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2464 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2462 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2465 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2467 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2469 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2471 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2472 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2470 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2473 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2474 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2468 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2475 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2477 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2478 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2476 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2479 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2480 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 2481 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2483 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2485 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2486 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2484 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2487 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2488 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 2482 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2489 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2491 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2492 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2490 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2493 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2494 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 1688, 275, 1685, 1686, 2191, 1687, 2178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 2495 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2497 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2499 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2500 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2498 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2501 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2502 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 2496 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2503 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2505 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2506 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2504 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2507 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2508 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1576, 1577, 278, 2171, 1578, 2172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2509 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2511 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2512 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2510 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2513 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2514 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2517 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2518 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2516 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2519 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2520 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 2076 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2521 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2523 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2524 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2522 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2525 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2526 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 2527 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2530 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2532 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2533 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2531 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2534 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2535 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2536 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2538 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2539 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2537 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2540 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2541 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2542 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2544 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2545 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2543 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2546 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2547 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 2548 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2550 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2551 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 2549 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2552 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2553 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.bcd_i": {
          "hide_name": 0,
          "bits": [ 260, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91, 91 ],
          "attributes": {
            "hdlname": "display_inst bcd_i",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:6.20-6.25"
          }
        },
        "display_inst.catodo_o": {
          "hide_name": 0,
          "bits": [ 33, 32, 31, 30, 29, 28, 27 ],
          "attributes": {
            "hdlname": "display_inst catodo_o",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:8.24-8.32"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2555, 2557, 2556, 2554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2559 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2560 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "display_inst clk_i",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:4.11-4.16"
          }
        },
        "display_inst.contador_digitos": {
          "hide_name": 0,
          "bits": [ 1456, 1457 ],
          "attributes": {
            "hdlname": "display_inst contador_digitos",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:16.15-16.31"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2564, 1457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:43.37-43.60|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 2565 ],
          "attributes": {
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2564, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:43.37-43.60|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2563 ],
          "attributes": {
          }
        },
        "display_inst.cuenta_salida": {
          "hide_name": 0,
          "bits": [ 2591, 2607, 2605, 2576, 2601, 2598, 2595, 2574, 2580, 2572, 2570, 2588, 2567, 2584, 2610 ],
          "attributes": {
            "hdlname": "display_inst cuenta_salida",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2592, 2608, 2606, 2575, 2602, 2599, 2596, 2573, 2581, 2571, 2569, 2589, 2566, 2585, 2611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 2590, 2604, 2603, 2600, 2597, 2594, 2593, 2579, 2577, 2578, 2587, 2586, 2582, 2583, 2609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "14"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 93, 2590, 2604, 2603, 2600, 2597, 2594, 2593, 2579, 2577, 2578, 2587, 2586, 2582, 2583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "display_inst.en_conmutador": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
            "hdlname": "display_inst en_conmutador",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:15.9-15.22"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2612, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2614, 2615, 2616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3": {
          "hide_name": 0,
          "bits": [ 2567, 2584, 2610, 2617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
          }
        },
        "display_inst.rst_i": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "display_inst rst_i",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:5.11-5.16"
          }
        },
        "divisor_inst.clk": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "divisor_inst clk",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:3.17-3.20"
          }
        },
        "divisor_inst.clk_divider_counter": {
          "hide_name": 0,
          "bits": [ 2671, 2637, 2685, 2683, 2680, 2677, 2674, 2658, 2623, 2620, 2669, 2667, 2664, 2661, 2655, 2652, 2649, 2646, 2643, 2640, 2633, 2630, 2627, 2691, 2689 ],
          "attributes": {
            "hdlname": "divisor_inst clk_divider_counter",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT": {
          "hide_name": 0,
          "bits": [ 2635, 2636, 2682, 2679, 2676, 2673, 2657, 2622, 2618, 2619, 2666, 2663, 2660, 2654, 2651, 2648, 2645, 2642, 2639, 2632, 2629, 2625, 2626, 2687, 2688 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "24"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 91, 2635, 2636, 2682, 2679, 2676, 2673, 2657, 2622, 2618, 2619, 2666, 2663, 2660, 2654, 2651, 2648, 2645, 2642, 2639, 2632, 2629, 2625, 2626, 2687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2672, 2638, 2686, 2684, 2681, 2678, 2675, 2659, 2624, 2621, 2670, 2668, 2665, 2662, 2656, 2653, 2650, 2647, 2644, 2641, 2634, 2631, 2628, 2692, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "divisor_inst.rst": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "divisor_inst rst",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:4.17-4.20"
          }
        },
        "divisor_inst.slow_clk": {
          "hide_name": 0,
          "bits": [ 2696 ],
          "attributes": {
            "hdlname": "divisor_inst slow_clk",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:5.18-5.26"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2694, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 2693 ],
          "attributes": {
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2698, 2699, 2700, 2701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2702, 2655, 2661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2703 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2704 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 2627, 2691, 2689, 2706, 2705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2695 ],
          "attributes": {
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:22.29-22.38"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2697 ],
          "attributes": {
          }
        },
        "key_pressed": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "src": "../design/module_top.v:14.11-14.22"
          }
        },
        "key_value": {
          "hide_name": 0,
          "bits": [ 91, 97, 112, 110 ],
          "attributes": {
            "src": "../design/module_top.v:12.17-12.26"
          }
        },
        "registro_inst.col_shift_reg": {
          "hide_name": 0,
          "bits": [ 37, 36, 35, 34 ],
          "attributes": {
            "hdlname": "registro_inst col_shift_reg",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:5.24-5.37"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 2708 ],
          "attributes": {
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 2709 ],
          "attributes": {
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 2707 ],
          "attributes": {
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 2710 ],
          "attributes": {
          }
        },
        "registro_inst.key_pressed": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "hdlname": "registro_inst key_pressed",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:4.17-4.28"
          }
        },
        "registro_inst.rst": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "registro_inst rst",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:3.17-3.20"
          }
        },
        "registro_inst.slow_clk": {
          "hide_name": 0,
          "bits": [ 2696 ],
          "attributes": {
            "hdlname": "registro_inst slow_clk",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:2.17-2.25"
          }
        },
        "row_in": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "../design/module_top.v:4.23-4.29"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../design/module_top.v:3.17-3.20"
          }
        },
        "scanner_inst.col_shift_reg": {
          "hide_name": 0,
          "bits": [ 37, 36, 35, 34 ],
          "attributes": {
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "scanner_inst.key_pressed": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "hdlname": "scanner_inst key_pressed",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:7.18-7.29"
          }
        },
        "scanner_inst.key_value": {
          "hide_name": 0,
          "bits": [ 91, 97, 112, 110 ],
          "attributes": {
            "hdlname": "scanner_inst key_value",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:6.24-6.33"
          }
        },
        "scanner_inst.row_in": {
          "hide_name": 0,
          "bits": [ 490, 601, 600, 599 ],
          "attributes": {
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "scanner_inst.rst": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "scanner_inst rst",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:3.17-3.20"
          }
        },
        "scanner_inst.slow_clk": {
          "hide_name": 0,
          "bits": [ 2696 ],
          "attributes": {
            "hdlname": "scanner_inst slow_clk",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:2.17-2.25"
          }
        },
        "slow_clk": {
          "hide_name": 0,
          "bits": [ 2696 ],
          "attributes": {
            "src": "../design/module_top.v:10.11-10.19"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    }
  }
}
