/** ==================================================================
 *  @file   icecr_cs_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ICECR_CS
 *
 *  @Filename:    icecr_cs_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __ICECR_CS_CRED_H
#define __ICECR_CS_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance ICECR_CS of component ICECR_CS mapped in MONICA at address 0x54143000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component ICECR_CS
     *
     */

    /* 
     *  List of bundle arrays for component ICECR_CS
     *
     */

    /* 
     *  List of bundles for component ICECR_CS
     *
     */

    /* 
     * List of registers for component ICECR_CS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__VERSION
 *
 * @BRIEF        Version Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__VERSION                                  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR                                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR
 *
 * @BRIEF        Debug Control and Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR                                     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR
 *
 * @BRIEF        Trigger Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR                                      0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__RCSR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__RCSR                                     0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR
 *
 * @BRIEF        Interrupt Control and Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR                                     0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TESTREG
 *
 * @BRIEF        Test Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TESTREG                                  0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__OS_LOCK
 *
 * @BRIEF        OS Lock Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__OS_LOCK                                  0xF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCON
 *
 * @BRIEF        Dcon Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCON                                     0xFCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_CTRL
 *
 * @BRIEF        CS Integration Mode Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_CTRL                          0xF00ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_OUTPUT
 *
 * @BRIEF        CS Integration Output Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_OUTPUT                        0xF04ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_INPUT
 *
 * @BRIEF        CS Integration Input Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_INPUT                         0xF08ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_CLAIMTAGSET
 *
 * @BRIEF        Claim Tag Set Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_CLAIMTAGSET                           0xFA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_CLAIMTAGCLR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_CLAIMTAGCLR                           0xFA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_LOCKACCESS
 *
 * @BRIEF        Lock Access Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_LOCKACCESS                            0xFB0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_LOCKSTATUS
 *
 * @BRIEF        CS Lock Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_LOCKSTATUS                            0xFB4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_AUTHENTICATIONSTS
 *
 * @BRIEF        CS Authentication Status 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_AUTHENTICATIONSTS                     0xFB8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICEID
 *
 * @BRIEF        Device ID Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICEID                              0xFC8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICETYPE
 *
 * @BRIEF        CS Device Type Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICETYPE                            0xFCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID4
 *
 * @BRIEF        CS Peripheral ID4 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID4                                  0xFD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID5
 *
 * @BRIEF        CS Peripheral ID5 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID5                                  0xFD4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID6
 *
 * @BRIEF        CS Peripheral ID6 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID6                                  0xFD8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID7
 *
 * @BRIEF        CS Peripheral ID7 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID7                                  0xFDCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID0
 *
 * @BRIEF        CS Peripheral ID0 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID0                                  0xFE0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID1
 *
 * @BRIEF        CS Peripheral ID1 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID1                                  0xFE4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID2
 *
 * @BRIEF        CS Peripheral ID2 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID2                                  0xFE8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID3
 *
 * @BRIEF        CS Peripheral ID3 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID3                                  0xFECul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID0
 *
 * @BRIEF        CS Component ID0 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID0                               0xFF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID1
 *
 * @BRIEF        CS Component ID1 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID1                               0xFF4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID2
 *
 * @BRIEF        CS Component ID2 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID2                               0xFF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID3
 *
 * @BRIEF        CS Component ID0 Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID3                               0xFFCul

    /* 
     * List of register bitfields for component ICECR_CS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__VERSION__NUMHWBPS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__VERSION__NUMHWBPS                   BITFIELD(30, 28)
#define ICECR_CS__VERSION__NUMHWBPS__POS              28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__VERSION__NUMCOUNTERS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__VERSION__NUMCOUNTERS                BITFIELD(26, 24)
#define ICECR_CS__VERSION__NUMCOUNTERS__POS           24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__VERSION__MAJOR_VERSION   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__VERSION__MAJOR_VERSION              BITFIELD(23, 20)
#define ICECR_CS__VERSION__MAJOR_VERSION__POS         20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__VERSION__MINOR_VERSION   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__VERSION__MINOR_VERSION              BITFIELD(19, 16)
#define ICECR_CS__VERSION__MINOR_VERSION__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__VERSION__CORETYPE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__VERSION__CORETYPE                   BITFIELD(12, 12)
#define ICECR_CS__VERSION__CORETYPE__POS              12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__VERSION__ARM_FAMILY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__VERSION__ARM_FAMILY                 BITFIELD(11, 8)
#define ICECR_CS__VERSION__ARM_FAMILY__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__VERSION__ARM_DEVICE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__VERSION__ARM_DEVICE                 BITFIELD(7, 0)
#define ICECR_CS__VERSION__ARM_DEVICE__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR__CLAIM                         BITFIELD(31, 28)
#define ICECR_CS__DCCR__CLAIM__POS                    28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR__SUPPRESSINTERCONINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR__SUPPRESSINTERCONINTR          BITFIELD(21, 21)
#define ICECR_CS__DCCR__SUPPRESSINTERCONINTR__POS     21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR__HALTONRESET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR__HALTONRESET                   BITFIELD(18, 18)
#define ICECR_CS__DCCR__HALTONRESET__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR__HALTONINTERCONNECTERROR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR__HALTONINTERCONNECTERROR       BITFIELD(15, 15)
#define ICECR_CS__DCCR__HALTONINTERCONNECTERROR__POS  15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR__HALTONSECURITYVIOLATION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR__HALTONSECURITYVIOLATION       BITFIELD(14, 14)
#define ICECR_CS__DCCR__HALTONSECURITYVIOLATION__POS  14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR__DEBUGOPERATINGMODE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR__DEBUGOPERATINGMODE            BITFIELD(13, 12)
#define ICECR_CS__DCCR__DEBUGOPERATINGMODE__POS       12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR__GATEDBGNOPWRDWN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR__GATEDBGNOPWRDWN               BITFIELD(9, 9)
#define ICECR_CS__DCCR__GATEDBGNOPWRDWN__POS          9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCCR__GATESTANDBYWFI   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCCR__GATESTANDBYWFI                BITFIELD(8, 8)
#define ICECR_CS__DCCR__GATESTANDBYWFI__POS           8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__TRIGGER1ASSERTED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__TRIGGER1ASSERTED              BITFIELD(29, 29)
#define ICECR_CS__DCSR__TRIGGER1ASSERTED__POS         29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__TRIGGER0ASSERTED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__TRIGGER0ASSERTED              BITFIELD(28, 28)
#define ICECR_CS__DCSR__TRIGGER0ASSERTED__POS         28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__RESETHALT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__RESETHALT                     BITFIELD(18, 18)
#define ICECR_CS__DCSR__RESETHALT__POS                18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__DBGNOPWRDWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__DBGNOPWRDWN                   BITFIELD(17, 17)
#define ICECR_CS__DCSR__DBGNOPWRDWN__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__DEBUGENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__DEBUGENABLE                   BITFIELD(16, 16)
#define ICECR_CS__DCSR__DEBUGENABLE__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__DEBUGACK   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__DEBUGACK                      BITFIELD(15, 15)
#define ICECR_CS__DCSR__DEBUGACK__POS                 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__SECURITYVIOLATION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__SECURITYVIOLATION             BITFIELD(14, 14)
#define ICECR_CS__DCSR__SECURITYVIOLATION__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__SECUREMODE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__SECUREMODE                    BITFIELD(13, 13)
#define ICECR_CS__DCSR__SECUREMODE__POS               13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__APPINTERCONNECTERROR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__APPINTERCONNECTERROR          BITFIELD(12, 12)
#define ICECR_CS__DCSR__APPINTERCONNECTERROR__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__DEBUGINTERCONNECTERROR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__DEBUGINTERCONNECTERROR        BITFIELD(11, 11)
#define ICECR_CS__DCSR__DEBUGINTERCONNECTERROR__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__EMUINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__EMUINTR                       BITFIELD(9, 9)
#define ICECR_CS__DCSR__EMUINTR__POS                  9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__STANDBYWFI   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__STANDBYWFI                    BITFIELD(8, 8)
#define ICECR_CS__DCSR__STANDBYWFI__POS               8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__INSTRUCTIONBUSABORT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__INSTRUCTIONBUSABORT           BITFIELD(7, 7)
#define ICECR_CS__DCSR__INSTRUCTIONBUSABORT__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__DATABUSABORT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__DATABUSABORT                  BITFIELD(6, 6)
#define ICECR_CS__DCSR__DATABUSABORT__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__WRITEBUSABORT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__WRITEBUSABORT                 BITFIELD(5, 5)
#define ICECR_CS__DCSR__WRITEBUSABORT__POS            5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__PERIPHERALBUSABORT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__PERIPHERALBUSABORT            BITFIELD(4, 4)
#define ICECR_CS__DCSR__PERIPHERALBUSABORT__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__INSTRUCTIONBUSREADY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__INSTRUCTIONBUSREADY           BITFIELD(3, 3)
#define ICECR_CS__DCSR__INSTRUCTIONBUSREADY__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__DATABUSREADY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__DATABUSREADY                  BITFIELD(2, 2)
#define ICECR_CS__DCSR__DATABUSREADY__POS             2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__WRITEBUSREADY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__WRITEBUSREADY                 BITFIELD(1, 1)
#define ICECR_CS__DCSR__WRITEBUSREADY__POS            1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCSR__PERIPHBUSREADY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCSR__PERIPHBUSREADY                BITFIELD(0, 0)
#define ICECR_CS__DCSR__PERIPHBUSREADY__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__CLAIM                          BITFIELD(31, 28)
#define ICECR_CS__TCR__CLAIM__POS                     28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__ETMEXTIN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__ETMEXTIN                       BITFIELD(21, 20)
#define ICECR_CS__TCR__ETMEXTIN__POS                  20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__NEMU1O   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__NEMU1O                         BITFIELD(19, 19)
#define ICECR_CS__TCR__NEMU1O__POS                    19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__NEMU1OE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__NEMU1OE                        BITFIELD(18, 18)
#define ICECR_CS__TCR__NEMU1OE__POS                   18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__NEMU1I   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__NEMU1I                         BITFIELD(17, 17)
#define ICECR_CS__TCR__NEMU1I__POS                    17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__TRIGGER1CONTROL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__TRIGGER1CONTROL                BITFIELD(15, 12)
#define ICECR_CS__TCR__TRIGGER1CONTROL__POS           12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__NEMU0O   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__NEMU0O                         BITFIELD(7, 7)
#define ICECR_CS__TCR__NEMU0O__POS                    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__NEMU0OE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__NEMU0OE                        BITFIELD(6, 6)
#define ICECR_CS__TCR__NEMU0OE__POS                   6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__NEMU0I   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__NEMU0I                         BITFIELD(5, 5)
#define ICECR_CS__TCR__NEMU0I__POS                    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TCR__TRIGGER0CONTROL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TCR__TRIGGER0CONTROL                BITFIELD(3, 0)
#define ICECR_CS__TCR__TRIGGER0CONTROL__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__RCSR__FIXED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__RCSR__FIXED                         BITFIELD(31, 28)
#define ICECR_CS__RCSR__FIXED__POS                    28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__RCSR__WRITEQUALIFIER   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__RCSR__WRITEQUALIFIER                BITFIELD(27, 27)
#define ICECR_CS__RCSR__WRITEQUALIFIER__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__RCSR__RESETARM   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__RCSR__RESETARM                      BITFIELD(5, 5)
#define ICECR_CS__RCSR__RESETARM__POS                 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__RCSR__RESETOCCURRED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__RCSR__RESETOCCURRED                 BITFIELD(4, 4)
#define ICECR_CS__RCSR__RESETOCCURRED__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__RCSR__INRESET   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__RCSR__INRESET                       BITFIELD(3, 3)
#define ICECR_CS__RCSR__INRESET__POS                  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__RCSR__WAITINRESET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__RCSR__WAITINRESET                   BITFIELD(2, 2)
#define ICECR_CS__RCSR__WAITINRESET__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__CLAIM                         BITFIELD(31, 28)
#define ICECR_CS__ICSR__CLAIM__POS                    28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__POLARITY_LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__POLARITY_LOADEN               BITFIELD(27, 27)
#define ICECR_CS__ICSR__POLARITY_LOADEN__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__INTERRUPTPOLARITY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__INTERRUPTPOLARITY             BITFIELD(26, 26)
#define ICECR_CS__ICSR__INTERRUPTPOLARITY__POS        26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__RESERVED2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__RESERVED2                     BITFIELD(25, 16)
#define ICECR_CS__ICSR__RESERVED2__POS                16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__ETB_FULL_INTEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__ETB_FULL_INTEN                BITFIELD(15, 15)
#define ICECR_CS__ICSR__ETB_FULL_INTEN__POS           15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__ETB_FULL_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__ETB_FULL_INTR                 BITFIELD(14, 14)
#define ICECR_CS__ICSR__ETB_FULL_INTR__POS            14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__ETB_ACQCOMP_INTEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__ETB_ACQCOMP_INTEN             BITFIELD(13, 13)
#define ICECR_CS__ICSR__ETB_ACQCOMP_INTEN__POS        13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__ETB_ACQCOMPINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__ETB_ACQCOMPINTR               BITFIELD(12, 12)
#define ICECR_CS__ICSR__ETB_ACQCOMPINTR__POS          12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__DSCRINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__DSCRINTR                      BITFIELD(10, 10)
#define ICECR_CS__ICSR__DSCRINTR__POS                 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__EMU1INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__EMU1INTR                      BITFIELD(9, 9)
#define ICECR_CS__ICSR__EMU1INTR__POS                 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__ICSR__EMU0INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__ICSR__EMU0INTR                      BITFIELD(8, 8)
#define ICECR_CS__ICSR__EMU0INTR__POS                 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TESTREG__ETMEXTOUT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TESTREG__ETMEXTOUT                  BITFIELD(13, 12)
#define ICECR_CS__TESTREG__ETMEXTOUT__POS             12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TESTREG__SYSEXTDBGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TESTREG__SYSEXTDBGREQ               BITFIELD(7, 7)
#define ICECR_CS__TESTREG__SYSEXTDBGREQ__POS          7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TESTREG__CFGBIGEND   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TESTREG__CFGBIGEND                  BITFIELD(6, 6)
#define ICECR_CS__TESTREG__CFGBIGEND__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__TESTREG__ARMTAPENABLED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__TESTREG__ARMTAPENABLED              BITFIELD(1, 1)
#define ICECR_CS__TESTREG__ARMTAPENABLED__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__OS_LOCK__OS_DATA   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__OS_LOCK__OS_DATA                    BITFIELD(31, 0)
#define ICECR_CS__OS_LOCK__OS_DATA__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCON__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCON__CLAIM                         BITFIELD(31, 28)
#define ICECR_CS__DCON__CLAIM__POS                    28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCON__KEYCODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCON__KEYCODE                       BITFIELD(27, 24)
#define ICECR_CS__DCON__KEYCODE__POS                  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCON__KEYENABLED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCON__KEYENABLED                    BITFIELD(23, 23)
#define ICECR_CS__DCON__KEYENABLED__POS               23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCON__PIDCON   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCON__PIDCON                        BITFIELD(22, 22)
#define ICECR_CS__DCON__PIDCON__POS                   22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCON__DCON   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCON__DCON                          BITFIELD(21, 21)
#define ICECR_CS__DCON__DCON__POS                     21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__DCON__CONTEXTRESTORESTATUS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__DCON__CONTEXTRESTORESTATUS          BITFIELD(20, 20)
#define ICECR_CS__DCON__CONTEXTRESTORESTATUS__POS     20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_CTRL__ITM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_CTRL__ITM                BITFIELD(0, 0)
#define ICECR_CS__CS_INTGRAT_CTRL__ITM__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_OUTPUT__NUMOUTPUTS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_OUTPUT__NUMOUTPUTS       BITFIELD(27, 16)
#define ICECR_CS__CS_INTGRAT_OUTPUT__NUMOUTPUTS__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_OUTPUT__INTEGEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_OUTPUT__INTEGEN          BITFIELD(12, 12)
#define ICECR_CS__CS_INTGRAT_OUTPUT__INTEGEN__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_OUTPUT__OUTBIT_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_OUTPUT__OUTBIT_SEL       BITFIELD(11, 0)
#define ICECR_CS__CS_INTGRAT_OUTPUT__OUTBIT_SEL__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_INPUT__NUMLNPUTS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_INPUT__NUMLNPUTS         BITFIELD(27, 16)
#define ICECR_CS__CS_INTGRAT_INPUT__NUMLNPUTS__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_INPUT__VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_INPUT__VALUE             BITFIELD(12, 12)
#define ICECR_CS__CS_INTGRAT_INPUT__VALUE__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_INTGRAT_INPUT__INBIT_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_INTGRAT_INPUT__INBIT_SEL         BITFIELD(11, 0)
#define ICECR_CS__CS_INTGRAT_INPUT__INBIT_SEL__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_CLAIMTAGSET__CLAIM_TAG_SET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_CLAIMTAGSET__CLAIM_TAG_SET       BITFIELD(3, 0)
#define ICECR_CS__CS_CLAIMTAGSET__CLAIM_TAG_SET__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_CLAIMTAGCLR__CLAIM_TAG_CLR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_CLAIMTAGCLR__CLAIM_TAG_CLR       BITFIELD(3, 0)
#define ICECR_CS__CS_CLAIMTAGCLR__CLAIM_TAG_CLR__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_LOCKACCESS__LOCKVALUE   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_LOCKACCESS__LOCKVALUE            BITFIELD(31, 0)
#define ICECR_CS__CS_LOCKACCESS__LOCKVALUE__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_LOCKSTATUS__LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_LOCKSTATUS__LOCK                 BITFIELD(2, 2)
#define ICECR_CS__CS_LOCKSTATUS__LOCK__POS            2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_LOCKSTATUS__LOCK_STATUS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_LOCKSTATUS__LOCK_STATUS          BITFIELD(1, 1)
#define ICECR_CS__CS_LOCKSTATUS__LOCK_STATUS__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_LOCKSTATUS__LOCK_IMPLEMENT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_LOCKSTATUS__LOCK_IMPLEMENT       BITFIELD(0, 0)
#define ICECR_CS__CS_LOCKSTATUS__LOCK_IMPLEMENT__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_AUTHENTICATIONSTS__SECURE_NONINVASIVE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_AUTHENTICATIONSTS__SECURE_NONINVASIVE BITFIELD(7, 6)
#define ICECR_CS__CS_AUTHENTICATIONSTS__SECURE_NONINVASIVE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_AUTHENTICATIONSTS__SECURE_INVASIVE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_AUTHENTICATIONSTS__SECURE_INVASIVE BITFIELD(5, 4)
#define ICECR_CS__CS_AUTHENTICATIONSTS__SECURE_INVASIVE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_AUTHENTICATIONSTS__NOSECURE_NONINVASIVE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_AUTHENTICATIONSTS__NOSECURE_NONINVASIVE BITFIELD(3, 2)
#define ICECR_CS__CS_AUTHENTICATIONSTS__NOSECURE_NONINVASIVE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_AUTHENTICATIONSTS__NOSECURE_INVASIVE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_AUTHENTICATIONSTS__NOSECURE_INVASIVE BITFIELD(1, 0)
#define ICECR_CS__CS_AUTHENTICATIONSTS__NOSECURE_INVASIVE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICEID__HWBP   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICEID__HWBP                   BITFIELD(7, 7)
#define ICECR_CS__CS_DEVICEID__HWBP__POS              7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICEID__BMCTRS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICEID__BMCTRS                 BITFIELD(6, 6)
#define ICECR_CS__CS_DEVICEID__BMCTRS__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICEID__ETMCTL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICEID__ETMCTL                 BITFIELD(5, 5)
#define ICECR_CS__CS_DEVICEID__ETMCTL__POS            5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICEID__TRIGCTL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICEID__TRIGCTL                BITFIELD(3, 3)
#define ICECR_CS__CS_DEVICEID__TRIGCTL__POS           3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICEID__INTCTL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICEID__INTCTL                 BITFIELD(2, 2)
#define ICECR_CS__CS_DEVICEID__INTCTL__POS            2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICEID__DEBUGCTL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICEID__DEBUGCTL               BITFIELD(1, 1)
#define ICECR_CS__CS_DEVICEID__DEBUGCTL__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICEID__RESETCTL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICEID__RESETCTL               BITFIELD(0, 0)
#define ICECR_CS__CS_DEVICEID__RESETCTL__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_DEVICETYPE__DEVICETYPE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_DEVICETYPE__DEVICETYPE           BITFIELD(7, 0)
#define ICECR_CS__CS_DEVICETYPE__DEVICETYPE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID4__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID4__UNDEFINED                  BITFIELD(31, 8)
#define ICECR_CS__CS_PID4__UNDEFINED__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID4__MEMBLOCK   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID4__MEMBLOCK                   BITFIELD(7, 4)
#define ICECR_CS__CS_PID4__MEMBLOCK__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID4__JEP106   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID4__JEP106                     BITFIELD(3, 0)
#define ICECR_CS__CS_PID4__JEP106__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID5__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID5__UNDEFINED                  BITFIELD(31, 8)
#define ICECR_CS__CS_PID5__UNDEFINED__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID6__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID6__UNDEFINED                  BITFIELD(31, 8)
#define ICECR_CS__CS_PID6__UNDEFINED__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID7__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID7__UNDEFINED                  BITFIELD(31, 8)
#define ICECR_CS__CS_PID7__UNDEFINED__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID0__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID0__UNDEFINED                  BITFIELD(31, 8)
#define ICECR_CS__CS_PID0__UNDEFINED__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID0__PART0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID0__PART0                      BITFIELD(7, 0)
#define ICECR_CS__CS_PID0__PART0__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID1__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID1__UNDEFINED                  BITFIELD(31, 8)
#define ICECR_CS__CS_PID1__UNDEFINED__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID1__JEP106_ID_3_0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID1__JEP106_ID_3_0              BITFIELD(7, 4)
#define ICECR_CS__CS_PID1__JEP106_ID_3_0__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID1__PART1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID1__PART1                      BITFIELD(3, 0)
#define ICECR_CS__CS_PID1__PART1__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID2__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID2__UNDEFINED                  BITFIELD(31, 8)
#define ICECR_CS__CS_PID2__UNDEFINED__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID2__PERIREV   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID2__PERIREV                    BITFIELD(7, 4)
#define ICECR_CS__CS_PID2__PERIREV__POS               4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID2__JEDEC_USED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID2__JEDEC_USED                 BITFIELD(3, 3)
#define ICECR_CS__CS_PID2__JEDEC_USED__POS            3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID2__JEP106_ID_6_4   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID2__JEP106_ID_6_4              BITFIELD(2, 0)
#define ICECR_CS__CS_PID2__JEP106_ID_6_4__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID3__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID3__UNDEFINED                  BITFIELD(31, 8)
#define ICECR_CS__CS_PID3__UNDEFINED__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID3__REVAND   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID3__REVAND                     BITFIELD(7, 4)
#define ICECR_CS__CS_PID3__REVAND__POS                4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_PID3__CUSTOMERMODIFIED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_PID3__CUSTOMERMODIFIED           BITFIELD(3, 0)
#define ICECR_CS__CS_PID3__CUSTOMERMODIFIED__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID0__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID0__UNDEFINED               BITFIELD(31, 8)
#define ICECR_CS__CS_COMPID0__UNDEFINED__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID0__PREAMBLE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID0__PREAMBLE                BITFIELD(7, 0)
#define ICECR_CS__CS_COMPID0__PREAMBLE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID1__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID1__UNDEFINED               BITFIELD(31, 8)
#define ICECR_CS__CS_COMPID1__UNDEFINED__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID1__PREAMBLE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID1__PREAMBLE                BITFIELD(7, 0)
#define ICECR_CS__CS_COMPID1__PREAMBLE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID2__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID2__UNDEFINED               BITFIELD(31, 8)
#define ICECR_CS__CS_COMPID2__UNDEFINED__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID2__PREAMBLE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID2__PREAMBLE                BITFIELD(7, 0)
#define ICECR_CS__CS_COMPID2__PREAMBLE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID3__UNDEFINED   
 *
 * @BRIEF        Bitfield description is not available - (NA)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID3__UNDEFINED               BITFIELD(31, 8)
#define ICECR_CS__CS_COMPID3__UNDEFINED__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR_CS__CS_COMPID3__PREAMBLE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR_CS__CS_COMPID3__PREAMBLE                BITFIELD(7, 0)
#define ICECR_CS__CS_COMPID3__PREAMBLE__POS           0

    /* 
     * List of register bitfields values for component ICECR_CS
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __ICECR_CS_CRED_H 
                                                            */
