Lars Arge, The Buffer Tree: A New Technique for Optimal I/O-Algorithms (Extended Abstract), Proceedings of the 4th International Workshop on Algorithms and Data Structures, p.334-345, August 16-18, 1995
Rakesh D. Barve , Edward F. Grove , Jeffrey Scott Vitter, Simple randomized mergesort on parallel disks, Parallel Computing, v.23 n.4-5, p.601-631, June 1, 1997[doi>10.1016/S0167-8191(97)00015-X]
BRENGEL, K., CRAUSER, A., MEYER, U., AND FERRAGINA, P. 1999. An experimental study of prioritty queues in external memory. In3rd International Workshop on Algorithmic Engineering (WAE)(1999), pp. 345-359. full paper in ACM Journal of Experimental Algorithmics.
Gerth StÃ¸lting Brodal , Jyrki Katajainen, Worst-Case External-Memory Priority Queues, Proceedings of the 6th Scandinavian Workshop on Algorithm Theory, p.107-118, July 08-10, 1998
R. Brown, Calendar queues: a fast 0(1) priority queue implementation for the simulation event set problem, Communications of the ACM, v.31 n.10, p.1220-1227, Oct. 1988[doi>10.1145/63039.63045]
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
FADEL, R., JAKOBSEN, K. V., KATAJAINEN, J., AND TEUHOLA, J. 1997. External heaps combined with effective buffering. In4th Australasian Theory Symposium, Volume 19-2 ofAustralian Computer Science Communications(1997), pp. 72-78. Springer.
Michael J. Fischer , Michael S. Paterson, Fishspear: a priority queue algorithm, Journal of the ACM (JACM), v.41 n.1, p.3-30, Jan. 1994[doi>10.1145/174644.174645]
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Intel Corporation. 1997.Intel Architecture Software Developer's Manual. Volume I: Basic Architecture. P.O. Box 5937, Denver, CO, 80217-9808, http://www.intel.com: Intel Corporation. Ordering Number 243190.
Douglas W. Jones, An empirical comparison of priority-queue and event-set implementations, Communications of the ACM, v.29 n.4, p.300-311, April 1986[doi>10.1145/5684.5686]
KELLER, J. 1996. The 21264: A superscalar alpha processor with out-of-order execution. InMicroprocessor Forum(October 1996).
KNUTH, D. E. 1973.The Art of Computer Programming--Sorting and Searching, Volume 3. Addison Wesley.
Anthony LaMarca , Richard Ladner, The influence of caches on the performance of heaps, Journal of Experimental Algorithmics (JEA), 1, p.4-es, 1996[doi>10.1145/235141.235145]
Anthony LaMarca , Richard E. Ladner, The influence of caches on the performance of sorting, Proceedings of the eighth annual ACM-SIAM symposium on Discrete algorithms, p.370-379, January 05-07, 1997, New Orleans, Louisiana, USA
MIPS Technologies, Inc. 1998.R10000 Microprocessor User's Manual(2.0 ed.). MIPS Technologies, Inc. http://www.mips.com.
John von Newmann, First draft of a report on the EDVAC, 1945
SANDERS, P. 1999. Accessing multiple sequences through set associative caches. InICALP, Number 1644 in LNCS (1999), pp. 655-664.
Sun Microsystems. 1997.UltraSPARC-IIi User's Manual. Sun Microsystems.
VENGROFF, D. E. 1995.TPIE User Manual and Reference. Duke University. http://www. cs.duke.edu/~dev/tpie_home_page.html.
VITTER, J. S. 1998. External memory algorithms. In6th European Symposium on Algorithms, Number 1461 in LNCS (1998), pp. 1-25. Springer.
VITTER, J. S. AND SHRIVER, E. A. M. 1994. Algorithms for parallel memory I: Two level memories.Algorithmica 12, 2-3, 110-147.
Ingo Wegener, BOTTOM-UP-HEAPSORT, a new variant of HEAPSORT beating, on an average, QUICKSORT (ifnis not very small), Theoretical Computer Science, v.118 n.1, p.81-98, Sept. 13, 1993[doi>10.1016/0304-3975(93)90364-Y]
L. M. Wegner , J. I. Teuhola, The External Heapsort, IEEE Transactions on Software Engineering, v.15 n.7, p.917-925, July 1989[doi>10.1109/32.29490]
