read -sv run_verilog_mid/adder_32b_16_55_8d4f332f8772ca831cb642d5594bb8be.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_55_8d4f332f8772ca831cb642d5594bb8be_yosys.v
