Running: C:\Documents\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Steyr/Documents/FPNN/C17UART+Trojan/Vin/Rs232RefComp_isim_beh.exe -prj C:/Users/Steyr/Documents/FPNN/C17UART+Trojan/Vin/Rs232RefComp_beh.prj work.Rs232RefComp 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Steyr/Documents/FPNN/C17UART+Trojan/Vin/RS232RefComp.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity rs232refcomp
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Steyr/Documents/FPNN/C17UART+Trojan/Vin/Rs232RefComp_isim_beh.exe
Fuse Memory Usage: 33492 KB
Fuse CPU Usage: 436 ms
