{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587852787466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587852787474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 15:13:07 2020 " "Processing started: Sat Apr 25 15:13:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587852787474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587852787474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587852787475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587852788610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587852788610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/RegisterFile/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587852808349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587852808349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587852808495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8Bit " "Found entity 1: Mux4to1_8Bit" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587852808980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587852808980 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(7) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(7): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587852808998 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(8) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(8): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587852808998 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(9) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(9): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587852808998 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(10) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(10): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587852808998 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(11) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(11): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587852808998 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(12) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(12): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587852808999 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(13) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(13): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587852808999 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(14) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(14): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587852808999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_8Bit Mux4to1_8Bit:inst1 " "Elaborating entity \"Mux4to1_8Bit\" for hierarchy \"Mux4to1_8Bit:inst1\"" {  } { { "RegisterFile.bdf" "inst1" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/RegisterFile/RegisterFile.bdf" { { 344 384 552 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587852809010 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab12/mux4to1/mux4to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab12/mux4to1/mux4to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab12/mux4to1/mux4to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587852809589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587852809589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1_8Bit:inst1\|Mux4to1:comb_3 " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1_8Bit:inst1\|Mux4to1:comb_3\"" {  } { { "mux4to1_8bit.v" "comb_3" { Text "c:/users/2808v/documents/engr303/labs/lab12/mux4to1_8bit/mux4to1_8bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587852809593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab12/genreg8bit/genreg8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab12/genreg8bit/genreg8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GenReg8Bit " "Found entity 1: GenReg8Bit" {  } { { "genreg8bit.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab12/genreg8bit/genreg8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587852809856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587852809856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenReg8Bit GenReg8Bit:inst2 " "Elaborating entity \"GenReg8Bit\" for hierarchy \"GenReg8Bit:inst2\"" {  } { { "RegisterFile.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/RegisterFile/RegisterFile.bdf" { { 64 152 288 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587852809860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab12/decoder2to4/decoder2to4.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab12/decoder2to4/decoder2to4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab12/decoder2to4/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587852809981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587852809981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Decoder2to4:inst6 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Decoder2to4:inst6\"" {  } { { "RegisterFile.bdf" "inst6" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/RegisterFile/RegisterFile.bdf" { { 192 -136 -40 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587852809986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587852814093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587852816312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587852816312 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Daddr\[2\] " "No output dependent on input pin \"Daddr\[2\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/RegisterFile/RegisterFile.bdf" { { 240 -224 -208 408 "Daddr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587852817909 "|RegisterFile|Daddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Aaddr\[2\] " "No output dependent on input pin \"Aaddr\[2\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/RegisterFile/RegisterFile.bdf" { { 496 384 552 512 "Aaddr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587852817909 "|RegisterFile|Aaddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Baddr\[2\] " "No output dependent on input pin \"Baddr\[2\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/RegisterFile/RegisterFile.bdf" { { 304 384 560 320 "Baddr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587852817909 "|RegisterFile|Baddr[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587852817909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587852817910 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587852817910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587852817910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587852817910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587852818004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 25 15:13:38 2020 " "Processing ended: Sat Apr 25 15:13:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587852818004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587852818004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587852818004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587852818004 ""}
