\# Basic Logic Gates – Verilog HDL



This module implements basic logic gates using Verilog HDL.



\## Gates Covered

\- AND

\- OR

\- NOT

\- NAND

\- NOR

\- XOR

\- XNOR



\## Testbenches

\- `testbench\_named.v` – Named port mapping (recommended)

\- `testbench\_positional.v` – Positional port mapping (learning purpose)



\## Simulation

Simulation verified using Vivado behavioral simulation.



\## Waveforms

!\[Basic Gates Waveform](screenshots/waveform.png)



