
Rack_LoopController_PEDAL.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a2  00800100  00000f0e  00000fa2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f0e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000f5  008001a2  008001a2  00001044  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001044  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001074  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002c8  00000000  00000000  000010b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002bf6  00000000  00000000  0000137c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000128b  00000000  00000000  00003f72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001781  00000000  00000000  000051fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006a8  00000000  00000000  00006980  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000130d  00000000  00000000  00007028  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000017b3  00000000  00000000  00008335  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000250  00000000  00000000  00009ae8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 17 01 	jmp	0x22e	; 0x22e <__vector_4>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 c4 05 	jmp	0xb88	; 0xb88 <__vector_14>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 0e 07 	jmp	0xe1c	; 0xe1c <__vector_18>
  4c:	0c 94 39 07 	jmp	0xe72	; 0xe72 <__vector_19>
  50:	0c 94 73 04 	jmp	0x8e6	; 0x8e6 <__vector_20>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee e0       	ldi	r30, 0x0E	; 14
  7c:	ff e0       	ldi	r31, 0x0F	; 15
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 3a       	cpi	r26, 0xA2	; 162
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	22 e0       	ldi	r18, 0x02	; 2
  8c:	a2 ea       	ldi	r26, 0xA2	; 162
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a7 39       	cpi	r26, 0x97	; 151
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 bb 01 	call	0x376	; 0x376 <main>
  9e:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <_Z22Footswitch_HandlePressv>:
	}
}

void Footswitch_HandlePress()
{	
	System_HandleFootswitchInput(Footswitch_PressState, Footswitch_InterruptMask);
  a6:	60 91 a5 01 	lds	r22, 0x01A5	; 0x8001a5 <Footswitch_InterruptMask>
  aa:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
  ae:	0e 94 0d 05 	call	0xa1a	; 0xa1a <_Z28System_HandleFootswitchInput16Footswitch_Stateh>
  b2:	08 95       	ret

000000b4 <_Z26Footswitch_EnableInterruptv>:
}

void Footswitch_EnableInterrupt()
{
	PCIFR |= (1 << PCIF1);		// Clear Pin Change Interrupt Flag 1
  b4:	d9 9a       	sbi	0x1b, 1	; 27
	PCICR |= (1 << PCIE1);		// Enable Pin Change Interrupt 1 (PCINT[14:8])
  b6:	e8 e6       	ldi	r30, 0x68	; 104
  b8:	f0 e0       	ldi	r31, 0x00	; 0
  ba:	80 81       	ld	r24, Z
  bc:	82 60       	ori	r24, 0x02	; 2
  be:	80 83       	st	Z, r24
  c0:	08 95       	ret

000000c2 <_Z15Footswitch_Initv>:
volatile bool Footswitch_TimerFlag = false;

/* Function implementations */
void Footswitch_Init()
{	
	DDRC &= ~(1 << PORTC1);		// Set PortC 1 as input
  c2:	39 98       	cbi	0x07, 1	; 7
	PCMSK1 |= (1 << PCINT9);	// Enable PCINT[9] PortC1 for interrupt
  c4:	ec e6       	ldi	r30, 0x6C	; 108
  c6:	f0 e0       	ldi	r31, 0x00	; 0
  c8:	80 81       	ld	r24, Z
  ca:	82 60       	ori	r24, 0x02	; 2
  cc:	80 83       	st	Z, r24
	PCICR |= (1 << PCIE1);		// Enable Pin Change Interrupt 1 (PCINT[14:8])
  ce:	e8 e6       	ldi	r30, 0x68	; 104
  d0:	f0 e0       	ldi	r31, 0x00	; 0
  d2:	80 81       	ld	r24, Z
  d4:	82 60       	ori	r24, 0x02	; 2
  d6:	80 83       	st	Z, r24
	
	Footswitch_EnableInterrupt();
  d8:	0e 94 5a 00 	call	0xb4	; 0xb4 <_Z26Footswitch_EnableInterruptv>
  dc:	08 95       	ret

000000de <_Z24Footswitch_PressDetectedv>:
}

void Footswitch_PressDetected()
{
  de:	cf 93       	push	r28
	uint8_t tmp = 0;
	
	tmp = MCP23017_ReadReg(MCP23017_ADDR_SWITCH_INDICATOR, INTFB);		// Read what pin caused the interrupt
  e0:	6f e0       	ldi	r22, 0x0F	; 15
  e2:	80 e0       	ldi	r24, 0x00	; 0
  e4:	0e 94 ab 04 	call	0x956	; 0x956 <_Z16MCP23017_ReadReghh>
  e8:	c8 2f       	mov	r28, r24
	
	Footswitch_PortState = MCP23017_ReadReg(MCP23017_ADDR_SWITCH_INDICATOR, INTCAPB);	// Read state of Port when interrupt occurred (Clear interrupt B)
  ea:	61 e1       	ldi	r22, 0x11	; 17
  ec:	80 e0       	ldi	r24, 0x00	; 0
  ee:	0e 94 ab 04 	call	0x956	; 0x956 <_Z16MCP23017_ReadReghh>
  f2:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <Footswitch_PortState>
	
	if (Footswitch_PortState != 0x00)		// Footswitch pressed
  f6:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <Footswitch_PortState>
  fa:	88 23       	and	r24, r24
  fc:	61 f0       	breq	.+24     	; 0x116 <_Z24Footswitch_PressDetectedv+0x38>
	{
		Footswitch_InterruptMask = tmp;
  fe:	c0 93 a5 01 	sts	0x01A5, r28	; 0x8001a5 <Footswitch_InterruptMask>
		Footswitch_PressState = PRESS_SENSED;
 102:	81 e0       	ldi	r24, 0x01	; 1
 104:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
		Footswitch_TimerOvfCnt = 1;		// Start Timer
 108:	81 e0       	ldi	r24, 0x01	; 1
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	90 93 a4 01 	sts	0x01A4, r25	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 110:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <Footswitch_TimerOvfCnt>
 114:	09 c0       	rjmp	.+18     	; 0x128 <_Z24Footswitch_PressDetectedv+0x4a>
	}
	else	// Footswitch released
	{
		if (Footswitch_PressState == PRESSED)
 116:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
 11a:	84 30       	cpi	r24, 0x04	; 4
 11c:	19 f4       	brne	.+6      	; 0x124 <_Z24Footswitch_PressDetectedv+0x46>
		{
			Footswitch_PressState = LONG_PRESS;
 11e:	86 e0       	ldi	r24, 0x06	; 6
 120:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
		}
		
		Footswitch_EnableInterrupt();
 124:	0e 94 5a 00 	call	0xb4	; 0xb4 <_Z26Footswitch_EnableInterruptv>
	}	
}
 128:	cf 91       	pop	r28
 12a:	08 95       	ret

0000012c <_Z22Footswitch_HandleTimerv>:

void Footswitch_HandleTimer()
{
 12c:	af 92       	push	r10
 12e:	cf 92       	push	r12
 130:	ef 92       	push	r14
 132:	0f 93       	push	r16
	Footswitch_PortState = MCP23017_ReadReg(MCP23017_ADDR_SWITCH_INDICATOR, GPIOB);		// Read current state of Port
 134:	63 e1       	ldi	r22, 0x13	; 19
 136:	80 e0       	ldi	r24, 0x00	; 0
 138:	0e 94 ab 04 	call	0x956	; 0x956 <_Z16MCP23017_ReadReghh>
 13c:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <Footswitch_PortState>
	
	if (Footswitch_PressState == WAITING)
 140:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
 144:	82 30       	cpi	r24, 0x02	; 2
 146:	79 f4       	brne	.+30     	; 0x166 <_Z22Footswitch_HandleTimerv+0x3a>
	{
		/* Check if switch is no longer pressed */
		if (Footswitch_PortState != Footswitch_InterruptMask)
 148:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <Footswitch_PortState>
 14c:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <Footswitch_InterruptMask>
 150:	98 17       	cp	r25, r24
 152:	09 f4       	brne	.+2      	; 0x156 <_Z22Footswitch_HandleTimerv+0x2a>
 154:	67 c0       	rjmp	.+206    	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
		{
			Footswitch_PressState = SHORT_PRESS;
 156:	83 e0       	ldi	r24, 0x03	; 3
 158:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
			Footswitch_TimerOvfCnt = 0;	// Stop timer
 15c:	10 92 a4 01 	sts	0x01A4, r1	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 160:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <Footswitch_TimerOvfCnt>
 164:	5f c0       	rjmp	.+190    	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
		}
	}
	else if (Footswitch_PressState == PRESSED)
 166:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
 16a:	84 30       	cpi	r24, 0x04	; 4
 16c:	09 f0       	breq	.+2      	; 0x170 <_Z22Footswitch_HandleTimerv+0x44>
 16e:	45 c0       	rjmp	.+138    	; 0x1fa <_Z22Footswitch_HandleTimerv+0xce>
	{
		/* Check if switch is no longer pressed */
		if (Footswitch_PortState != Footswitch_InterruptMask)
 170:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <Footswitch_PortState>
 174:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <Footswitch_InterruptMask>
 178:	98 17       	cp	r25, r24
 17a:	41 f0       	breq	.+16     	; 0x18c <_Z22Footswitch_HandleTimerv+0x60>
		{
			Footswitch_TimerOvfCnt = 0;	// Stop timer
 17c:	10 92 a4 01 	sts	0x01A4, r1	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 180:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <Footswitch_TimerOvfCnt>
			Footswitch_PressState = SHORT_PRESS;
 184:	83 e0       	ldi	r24, 0x03	; 3
 186:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
 18a:	4c c0       	rjmp	.+152    	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
		}
		else
		{
			/* Enable interrupt so Long Press will be trigged as soon as the user lifts his/her foot from the switch */
			Footswitch_EnableInterrupt();
 18c:	0e 94 5a 00 	call	0xb4	; 0xb4 <_Z26Footswitch_EnableInterruptv>
			
			/* Write appropriate message in 7-segment display based on system state */
			if (SystemState == EDITING)
 190:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <SystemState>
 194:	88 23       	and	r24, r24
 196:	09 f4       	brne	.+2      	; 0x19a <_Z22Footswitch_HandleTimerv+0x6e>
 198:	45 c0       	rjmp	.+138    	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
			{
			}
			else if (SystemState == RUN_PRESET_CTRL)
 19a:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <SystemState>
 19e:	81 30       	cpi	r24, 0x01	; 1
 1a0:	59 f4       	brne	.+22     	; 0x1b8 <_Z22Footswitch_HandleTimerv+0x8c>
			{
				Segment7_WriteAll('L', 'o', 'o', 'P', 0, 0, 0, 0);
 1a2:	a1 2c       	mov	r10, r1
 1a4:	c1 2c       	mov	r12, r1
 1a6:	e1 2c       	mov	r14, r1
 1a8:	00 e0       	ldi	r16, 0x00	; 0
 1aa:	20 e5       	ldi	r18, 0x50	; 80
 1ac:	4f e6       	ldi	r20, 0x6F	; 111
 1ae:	6f e6       	ldi	r22, 0x6F	; 111
 1b0:	8c e4       	ldi	r24, 0x4C	; 76
 1b2:	0e 94 e7 04 	call	0x9ce	; 0x9ce <_Z17Segment7_WriteAllcccchhhh>
 1b6:	36 c0       	rjmp	.+108    	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
			}
			else if (SystemState == RUN_LOOP_CTRL)
 1b8:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <SystemState>
 1bc:	82 30       	cpi	r24, 0x02	; 2
 1be:	d1 f4       	brne	.+52     	; 0x1f4 <_Z22Footswitch_HandleTimerv+0xc8>
			{
				if (Footswitch_InterruptMask & 0xF0)
 1c0:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <Footswitch_InterruptMask>
 1c4:	80 7f       	andi	r24, 0xF0	; 240
 1c6:	59 f0       	breq	.+22     	; 0x1de <_Z22Footswitch_HandleTimerv+0xb2>
				{
					Segment7_WriteAll('P', 'r', 'e', ' ', 0, 0, 0, 0);
 1c8:	a1 2c       	mov	r10, r1
 1ca:	c1 2c       	mov	r12, r1
 1cc:	e1 2c       	mov	r14, r1
 1ce:	00 e0       	ldi	r16, 0x00	; 0
 1d0:	20 e2       	ldi	r18, 0x20	; 32
 1d2:	45 e6       	ldi	r20, 0x65	; 101
 1d4:	62 e7       	ldi	r22, 0x72	; 114
 1d6:	80 e5       	ldi	r24, 0x50	; 80
 1d8:	0e 94 e7 04 	call	0x9ce	; 0x9ce <_Z17Segment7_WriteAllcccchhhh>
 1dc:	23 c0       	rjmp	.+70     	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
				}
				else
				{
					Segment7_WriteAll('^', '^', '^', '^', 0, 0, 0, 0);
 1de:	a1 2c       	mov	r10, r1
 1e0:	c1 2c       	mov	r12, r1
 1e2:	e1 2c       	mov	r14, r1
 1e4:	00 e0       	ldi	r16, 0x00	; 0
 1e6:	2e e5       	ldi	r18, 0x5E	; 94
 1e8:	4e e5       	ldi	r20, 0x5E	; 94
 1ea:	6e e5       	ldi	r22, 0x5E	; 94
 1ec:	8e e5       	ldi	r24, 0x5E	; 94
 1ee:	0e 94 e7 04 	call	0x9ce	; 0x9ce <_Z17Segment7_WriteAllcccchhhh>
 1f2:	18 c0       	rjmp	.+48     	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
				}
			}
			else if (SystemState == TUNER)
 1f4:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <SystemState>
 1f8:	15 c0       	rjmp	.+42     	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
			{
			}
		}
	}
	else if (Footswitch_PressState == STILL_PRESSED)
 1fa:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
 1fe:	85 30       	cpi	r24, 0x05	; 5
 200:	89 f4       	brne	.+34     	; 0x224 <_Z22Footswitch_HandleTimerv+0xf8>
	{
		/* Check if switch is no longer pressed */
		if (Footswitch_PortState != Footswitch_InterruptMask)
 202:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <Footswitch_PortState>
 206:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <Footswitch_InterruptMask>
 20a:	98 17       	cp	r25, r24
 20c:	21 f0       	breq	.+8      	; 0x216 <_Z22Footswitch_HandleTimerv+0xea>
		{
			Footswitch_PressState = LONG_PRESS;
 20e:	86 e0       	ldi	r24, 0x06	; 6
 210:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
 214:	03 c0       	rjmp	.+6      	; 0x21c <_Z22Footswitch_HandleTimerv+0xf0>
		}
		else
		{
			Footswitch_PressState = LONG_LONG_PRESS;
 216:	87 e0       	ldi	r24, 0x07	; 7
 218:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
		}
		
		Footswitch_TimerOvfCnt = 0;	// Stop timer
 21c:	10 92 a4 01 	sts	0x01A4, r1	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 220:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <Footswitch_TimerOvfCnt>
	}
}
 224:	0f 91       	pop	r16
 226:	ef 90       	pop	r14
 228:	cf 90       	pop	r12
 22a:	af 90       	pop	r10
 22c:	08 95       	ret

0000022e <__vector_4>:
	PCICR |= (1 << PCIE1);		// Enable Pin Change Interrupt 1 (PCINT[14:8])
}

/* Pin Change Interrupt 1 (PCINT1) Service Routine */
ISR (PCINT1_vect)
{
 22e:	1f 92       	push	r1
 230:	0f 92       	push	r0
 232:	0f b6       	in	r0, 0x3f	; 63
 234:	0f 92       	push	r0
 236:	11 24       	eor	r1, r1
 238:	8f 93       	push	r24
 23a:	ef 93       	push	r30
 23c:	ff 93       	push	r31
	if (!(PINC & (1 << PINC1)))		// Only react on falling-edge
 23e:	31 99       	sbic	0x06, 1	; 6
 240:	08 c0       	rjmp	.+16     	; 0x252 <__vector_4+0x24>
	{
		PCICR &= ~(1 << PCIE1);		// Disable Pin Change Interrupt 1 (PCINT[14:8])
 242:	e8 e6       	ldi	r30, 0x68	; 104
 244:	f0 e0       	ldi	r31, 0x00	; 0
 246:	80 81       	ld	r24, Z
 248:	8d 7f       	andi	r24, 0xFD	; 253
 24a:	80 83       	st	Z, r24
		Footswitch_PressFlag = true;
 24c:	81 e0       	ldi	r24, 0x01	; 1
 24e:	80 93 a7 01 	sts	0x01A7, r24	; 0x8001a7 <Footswitch_PressFlag>
	}
}
 252:	ff 91       	pop	r31
 254:	ef 91       	pop	r30
 256:	8f 91       	pop	r24
 258:	0f 90       	pop	r0
 25a:	0f be       	out	0x3f, r0	; 63
 25c:	0f 90       	pop	r0
 25e:	1f 90       	pop	r1
 260:	18 95       	reti

00000262 <_Z8i2c_initv>:
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
	while(!(TWCR & (1<<TWINT)));    

    return TWDR;

}/* i2c_readAck */
 262:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 266:	88 e4       	ldi	r24, 0x48	; 72
 268:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
 26c:	08 95       	ret

0000026e <_Z9i2c_starth>:
 26e:	94 ea       	ldi	r25, 0xA4	; 164
 270:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 274:	ec eb       	ldi	r30, 0xBC	; 188
 276:	f0 e0       	ldi	r31, 0x00	; 0
 278:	90 81       	ld	r25, Z
 27a:	99 23       	and	r25, r25
 27c:	ec f7       	brge	.-6      	; 0x278 <_Z9i2c_starth+0xa>
 27e:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 282:	98 7f       	andi	r25, 0xF8	; 248
 284:	98 30       	cpi	r25, 0x08	; 8
 286:	11 f0       	breq	.+4      	; 0x28c <_Z9i2c_starth+0x1e>
 288:	90 31       	cpi	r25, 0x10	; 16
 28a:	a1 f4       	brne	.+40     	; 0x2b4 <_Z9i2c_starth+0x46>
 28c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 290:	84 e8       	ldi	r24, 0x84	; 132
 292:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 296:	ec eb       	ldi	r30, 0xBC	; 188
 298:	f0 e0       	ldi	r31, 0x00	; 0
 29a:	80 81       	ld	r24, Z
 29c:	88 23       	and	r24, r24
 29e:	ec f7       	brge	.-6      	; 0x29a <_Z9i2c_starth+0x2c>
 2a0:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 2a4:	98 7f       	andi	r25, 0xF8	; 248
 2a6:	98 31       	cpi	r25, 0x18	; 24
 2a8:	39 f0       	breq	.+14     	; 0x2b8 <_Z9i2c_starth+0x4a>
 2aa:	81 e0       	ldi	r24, 0x01	; 1
 2ac:	90 34       	cpi	r25, 0x40	; 64
 2ae:	29 f4       	brne	.+10     	; 0x2ba <_Z9i2c_starth+0x4c>
 2b0:	80 e0       	ldi	r24, 0x00	; 0
 2b2:	08 95       	ret
 2b4:	81 e0       	ldi	r24, 0x01	; 1
 2b6:	08 95       	ret
 2b8:	80 e0       	ldi	r24, 0x00	; 0
 2ba:	08 95       	ret

000002bc <_Z8i2c_stopv>:
 2bc:	84 e9       	ldi	r24, 0x94	; 148
 2be:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 2c2:	ec eb       	ldi	r30, 0xBC	; 188
 2c4:	f0 e0       	ldi	r31, 0x00	; 0
 2c6:	80 81       	ld	r24, Z
 2c8:	84 fd       	sbrc	r24, 4
 2ca:	fd cf       	rjmp	.-6      	; 0x2c6 <_Z8i2c_stopv+0xa>
 2cc:	08 95       	ret

000002ce <_Z9i2c_writeh>:
 2ce:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 2d2:	84 e8       	ldi	r24, 0x84	; 132
 2d4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 2d8:	ec eb       	ldi	r30, 0xBC	; 188
 2da:	f0 e0       	ldi	r31, 0x00	; 0
 2dc:	80 81       	ld	r24, Z
 2de:	88 23       	and	r24, r24
 2e0:	ec f7       	brge	.-6      	; 0x2dc <_Z9i2c_writeh+0xe>
 2e2:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 2e6:	98 7f       	andi	r25, 0xF8	; 248
 2e8:	81 e0       	ldi	r24, 0x01	; 1
 2ea:	98 32       	cpi	r25, 0x28	; 40
 2ec:	09 f4       	brne	.+2      	; 0x2f0 <_Z9i2c_writeh+0x22>
 2ee:	80 e0       	ldi	r24, 0x00	; 0
 2f0:	08 95       	ret

000002f2 <_Z11i2c_readNakv>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
 2f2:	84 e8       	ldi	r24, 0x84	; 132
 2f4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while(!(TWCR & (1<<TWINT)));
 2f8:	ec eb       	ldi	r30, 0xBC	; 188
 2fa:	f0 e0       	ldi	r31, 0x00	; 0
 2fc:	80 81       	ld	r24, Z
 2fe:	88 23       	and	r24, r24
 300:	ec f7       	brge	.-6      	; 0x2fc <_Z11i2c_readNakv+0xa>
	
    return TWDR;
 302:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>

}/* i2c_readNak */
 306:	08 95       	ret

00000308 <_Z16Init_ioExpandersv>:
void Init_ioExpanders()
{
	/* Footswitch and Indicator		- Addr: 000
		- Port A: Indicator lights	- Outputs
		- Port B: Footswitches		- Inputs */
	MCP23017_WriteReg(MCP23017_ADDR_SWITCH_INDICATOR, IODIRA, 0x00);	// Set Port A to output
 308:	40 e0       	ldi	r20, 0x00	; 0
 30a:	60 e0       	ldi	r22, 0x00	; 0
 30c:	80 e0       	ldi	r24, 0x00	; 0
 30e:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	
	MCP23017_WriteReg(MCP23017_ADDR_SWITCH_INDICATOR, IODIRB, 0xFF);	// Set Port B to input
 312:	4f ef       	ldi	r20, 0xFF	; 255
 314:	61 e0       	ldi	r22, 0x01	; 1
 316:	80 e0       	ldi	r24, 0x00	; 0
 318:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	MCP23017_WriteReg(MCP23017_ADDR_SWITCH_INDICATOR, GPINTENB, 0xFF);	// Enables all pins on Port B for interrupt-on-change event
 31c:	4f ef       	ldi	r20, 0xFF	; 255
 31e:	65 e0       	ldi	r22, 0x05	; 5
 320:	80 e0       	ldi	r24, 0x00	; 0
 322:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	MCP23017_WriteReg(MCP23017_ADDR_SWITCH_INDICATOR, INTCONB, 0x00);	// Set Port B to compare to previous value for interrupts
 326:	40 e0       	ldi	r20, 0x00	; 0
 328:	69 e0       	ldi	r22, 0x09	; 9
 32a:	80 e0       	ldi	r24, 0x00	; 0
 32c:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	MCP23017_WriteReg(MCP23017_ADDR_SWITCH_INDICATOR, GPPUB, 0xFF);		// Enable pull up resistors for Port B
 330:	4f ef       	ldi	r20, 0xFF	; 255
 332:	6d e0       	ldi	r22, 0x0D	; 13
 334:	80 e0       	ldi	r24, 0x00	; 0
 336:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	MCP23017_ReadReg(MCP23017_ADDR_SWITCH_INDICATOR, INTCAPB);			// Clear interrupt B
 33a:	61 e1       	ldi	r22, 0x11	; 17
 33c:	80 e0       	ldi	r24, 0x00	; 0
 33e:	0e 94 ab 04 	call	0x956	; 0x956 <_Z16MCP23017_ReadReghh>
	
	/* 7-segment digit 0 & 1		- Addr: 010
		- Port A: Digit 0			- Outputs
		- Port B: Digit 1			- Outputs */
	MCP23017_WriteReg(MCP23017_ADDR_7SEG_DIGIT_0_1, IODIRA, 0x00);		// Set Port A to output
 342:	40 e0       	ldi	r20, 0x00	; 0
 344:	60 e0       	ldi	r22, 0x00	; 0
 346:	81 e0       	ldi	r24, 0x01	; 1
 348:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	MCP23017_WriteReg(MCP23017_ADDR_7SEG_DIGIT_0_1, IODIRB, 0x00);		// Set Port B to output
 34c:	40 e0       	ldi	r20, 0x00	; 0
 34e:	61 e0       	ldi	r22, 0x01	; 1
 350:	81 e0       	ldi	r24, 0x01	; 1
 352:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	
	/* 7-segment digit 2 & 3		- Addr: 001
		- Port A: Digit 2			- Outputs
		- Port B: Digit 3			- Inputs */
	MCP23017_WriteReg(MCP23017_ADDR_7SEG_DIGIT_2_3, IODIRA, 0x00);		// Set Port A to output
 356:	40 e0       	ldi	r20, 0x00	; 0
 358:	60 e0       	ldi	r22, 0x00	; 0
 35a:	82 e0       	ldi	r24, 0x02	; 2
 35c:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	MCP23017_WriteReg(MCP23017_ADDR_7SEG_DIGIT_2_3, IODIRB, 0x00);		// Set Port B to output
 360:	40 e0       	ldi	r20, 0x00	; 0
 362:	61 e0       	ldi	r22, 0x01	; 1
 364:	82 e0       	ldi	r24, 0x02	; 2
 366:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	
	/* Tuner display				- Addr: 100
		- Port A: Red lights		- Outputs
		- Port B: Unused			- --- */
	MCP23017_WriteReg(MCP23017_ADDR_TUNER_DISPLAY, IODIRA, 0x00);    // Set Port A to output
 36a:	40 e0       	ldi	r20, 0x00	; 0
 36c:	60 e0       	ldi	r22, 0x00	; 0
 36e:	84 e0       	ldi	r24, 0x04	; 4
 370:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
 374:	08 95       	ret

00000376 <main>:

/* Main application */
int main(void)
{
	/* Initialization */
	TUNER_GREEN_LED_DDR |= TUNER_GREEN_LED_MASK;	// Setup output pin for Tuner display green LED (PortB 0)
 376:	20 9a       	sbi	0x04, 0	; 4
	Timer0_Init();
 378:	0e 94 b5 05 	call	0xb6a	; 0xb6a <_Z11Timer0_Initv>
	i2c_init();
 37c:	0e 94 31 01 	call	0x262	; 0x262 <_Z8i2c_initv>
	UART_Init(MASTER_UART_BAUDRATE, UART_2_STOP_BITS, UART_NO_PARITY);
 380:	40 e0       	ldi	r20, 0x00	; 0
 382:	62 e0       	ldi	r22, 0x02	; 2
 384:	80 e0       	ldi	r24, 0x00	; 0
 386:	9b e4       	ldi	r25, 0x4B	; 75
 388:	0e 94 5f 06 	call	0xcbe	; 0xcbe <_Z9UART_Initjhh>
	MasterCom_Init();
 38c:	0e 94 61 04 	call	0x8c2	; 0x8c2 <_Z14MasterCom_Initv>
	
	Init_ioExpanders();
 390:	0e 94 84 01 	call	0x308	; 0x308 <_Z16Init_ioExpandersv>
	Footswitch_Init();	// Should come after initialization of io-expanders
 394:	0e 94 61 00 	call	0xc2	; 0xc2 <_Z15Footswitch_Initv>
	
	/* Global Enable Interrupt */
	sei();
 398:	78 94       	sei
	
	Segment7_WriteAll('r', 'i', 'f', 'f', 0, 0, 0, 0);
 39a:	a1 2c       	mov	r10, r1
 39c:	c1 2c       	mov	r12, r1
 39e:	e1 2c       	mov	r14, r1
 3a0:	00 e0       	ldi	r16, 0x00	; 0
 3a2:	26 e6       	ldi	r18, 0x66	; 102
 3a4:	46 e6       	ldi	r20, 0x66	; 102
 3a6:	69 e6       	ldi	r22, 0x69	; 105
 3a8:	82 e7       	ldi	r24, 0x72	; 114
 3aa:	0e 94 e7 04 	call	0x9ce	; 0x9ce <_Z17Segment7_WriteAllcccchhhh>
		/* Send NACK if full command frame was not received before timeout */
		if (MasterCom_FullFrameTimeoutFlag)
		{
			MasterCom_FullFrameTimeoutFlag = false;
			UART_QueueChar(NACK_BYTE);
			MasterCom_DelayTxFlag = true;
 3ae:	c1 e0       	ldi	r28, 0x01	; 1
	
    /* Main loop */
    while (1) 
    {
		/* Handle incoming data from Master */
		while (UART_Available())
 3b0:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <_Z14UART_Availablev>
 3b4:	89 2b       	or	r24, r25
 3b6:	19 f0       	breq	.+6      	; 0x3be <main+0x48>
		{
			MasterCom_Receive();
 3b8:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <_Z17MasterCom_Receivev>
	
    /* Main loop */
    while (1) 
    {
		/* Handle incoming data from Master */
		while (UART_Available())
 3bc:	f9 cf       	rjmp	.-14     	; 0x3b0 <main+0x3a>
		{
			MasterCom_Receive();
		}
				
		/* Handle command received from Master. (Only once per program loop) */
		if (MasterCom_RxAvailable())
 3be:	0e 94 2c 02 	call	0x458	; 0x458 <_Z21MasterCom_RxAvailablev>
 3c2:	81 11       	cpse	r24, r1
		{
			MasterCom_HandleReceived();
 3c4:	0e 94 3e 02 	call	0x47c	; 0x47c <_Z24MasterCom_HandleReceivedv>
		}
				
		/* Handle TX Command queue */
		if (MasterCom_TxAvailable())
 3c8:	0e 94 35 02 	call	0x46a	; 0x46a <_Z21MasterCom_TxAvailablev>
 3cc:	81 11       	cpse	r24, r1
		{
			MasterCom_PutCommand();
 3ce:	0e 94 c9 02 	call	0x592	; 0x592 <_Z20MasterCom_PutCommandv>
		}
				
		/* Transmit data to Master */
		if (MasterCom_DelayTxFlag)
 3d2:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <MasterCom_DelayTxFlag>
 3d6:	88 23       	and	r24, r24
 3d8:	41 f0       	breq	.+16     	; 0x3ea <main+0x74>
		{
			MasterCom_DelayTxFlag = false;
 3da:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <MasterCom_DelayTxFlag>
			
			if (!UART_QueueIsEmpty())
 3de:	0e 94 06 07 	call	0xe0c	; 0xe0c <_Z17UART_QueueIsEmptyv>
 3e2:	81 11       	cpse	r24, r1
 3e4:	02 c0       	rjmp	.+4      	; 0x3ea <main+0x74>
			{
				MasterCom_Transmit();
 3e6:	0e 94 6d 04 	call	0x8da	; 0x8da <_Z18MasterCom_Transmitv>
			}
		}
		
		/* Retransmit command if no response was received */
		if (MasterCom_ResponseTimeoutFlag)
 3ea:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <MasterCom_ResponseTimeoutFlag>
 3ee:	88 23       	and	r24, r24
 3f0:	21 f0       	breq	.+8      	; 0x3fa <main+0x84>
		{
			MasterCom_ResponseTimeoutFlag = false;
 3f2:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <MasterCom_ResponseTimeoutFlag>
			MasterCom_PrepareRetransmit();
 3f6:	0e 94 65 03 	call	0x6ca	; 0x6ca <_Z27MasterCom_PrepareRetransmitv>
		}
		
		/* Send NACK if full command frame was not received before timeout */
		if (MasterCom_FullFrameTimeoutFlag)
 3fa:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <MasterCom_FullFrameTimeoutFlag>
 3fe:	88 23       	and	r24, r24
 400:	39 f0       	breq	.+14     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
		{
			MasterCom_FullFrameTimeoutFlag = false;
 402:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <MasterCom_FullFrameTimeoutFlag>
			UART_QueueChar(NACK_BYTE);
 406:	8a e2       	ldi	r24, 0x2A	; 42
 408:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_Z14UART_QueueCharh>
			MasterCom_DelayTxFlag = true;
 40c:	c0 93 10 02 	sts	0x0210, r28	; 0x800210 <MasterCom_DelayTxFlag>
		}
		
		/* Footswitch press detected */
		if (Footswitch_PressFlag)
 410:	80 91 a7 01 	lds	r24, 0x01A7	; 0x8001a7 <Footswitch_PressFlag>
 414:	88 23       	and	r24, r24
 416:	21 f0       	breq	.+8      	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
		{
			Footswitch_PressFlag = 0;
 418:	10 92 a7 01 	sts	0x01A7, r1	; 0x8001a7 <Footswitch_PressFlag>
			Footswitch_PressDetected();
 41c:	0e 94 6f 00 	call	0xde	; 0xde <_Z24Footswitch_PressDetectedv>
		}
				
		/* Handle Footswitch timing */
		if (Footswitch_TimerFlag)
 420:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <__data_end>
 424:	88 23       	and	r24, r24
 426:	21 f0       	breq	.+8      	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
		{
			Footswitch_TimerFlag = false;
 428:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <__data_end>
			Footswitch_HandleTimer();
 42c:	0e 94 96 00 	call	0x12c	; 0x12c <_Z22Footswitch_HandleTimerv>
		}
		
		/* Handle Footswitch user input (press) */
		if (Footswitch_PressState == SHORT_PRESS ||
 430:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
			Footswitch_PressState == LONG_PRESS ||
 434:	83 30       	cpi	r24, 0x03	; 3
 436:	49 f0       	breq	.+18     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
 438:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
			Footswitch_TimerFlag = false;
			Footswitch_HandleTimer();
		}
		
		/* Handle Footswitch user input (press) */
		if (Footswitch_PressState == SHORT_PRESS ||
 43c:	86 30       	cpi	r24, 0x06	; 6
 43e:	29 f0       	breq	.+10     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
			Footswitch_PressState == LONG_PRESS ||
			Footswitch_PressState == LONG_LONG_PRESS)
 440:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
			Footswitch_TimerFlag = false;
			Footswitch_HandleTimer();
		}
		
		/* Handle Footswitch user input (press) */
		if (Footswitch_PressState == SHORT_PRESS ||
 444:	87 30       	cpi	r24, 0x07	; 7
 446:	09 f0       	breq	.+2      	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
 448:	b3 cf       	rjmp	.-154    	; 0x3b0 <main+0x3a>
			Footswitch_PressState == LONG_PRESS ||
			Footswitch_PressState == LONG_LONG_PRESS)
		{			
			Footswitch_HandlePress();
 44a:	0e 94 53 00 	call	0xa6	; 0xa6 <_Z22Footswitch_HandlePressv>
			
			/* Clear and reload for new user input */
			Footswitch_PressState = IDLE;
 44e:	10 92 a8 01 	sts	0x01A8, r1	; 0x8001a8 <Footswitch_PressState>
			Footswitch_EnableInterrupt();
 452:	0e 94 5a 00 	call	0xb4	; 0xb4 <_Z26Footswitch_EnableInterruptv>
 456:	ac cf       	rjmp	.-168    	; 0x3b0 <main+0x3a>

00000458 <_Z21MasterCom_RxAvailablev>:


void MasterCom_FlushTxQueue()
{
	TxTail = TxHead;
	TX_CommandQueue[TxHead].acked = true;
 458:	20 91 ae 01 	lds	r18, 0x01AE	; 0x8001ae <RxHead>
 45c:	90 91 ad 01 	lds	r25, 0x01AD	; 0x8001ad <RxTail>
 460:	81 e0       	ldi	r24, 0x01	; 1
 462:	29 13       	cpse	r18, r25
 464:	01 c0       	rjmp	.+2      	; 0x468 <_Z21MasterCom_RxAvailablev+0x10>
 466:	80 e0       	ldi	r24, 0x00	; 0
 468:	08 95       	ret

0000046a <_Z21MasterCom_TxAvailablev>:
 46a:	20 91 ac 01 	lds	r18, 0x01AC	; 0x8001ac <TxHead>
 46e:	90 91 ab 01 	lds	r25, 0x01AB	; 0x8001ab <TxTail>
 472:	81 e0       	ldi	r24, 0x01	; 1
 474:	29 13       	cpse	r18, r25
 476:	01 c0       	rjmp	.+2      	; 0x47a <_Z21MasterCom_TxAvailablev+0x10>
 478:	80 e0       	ldi	r24, 0x00	; 0
 47a:	08 95       	ret

0000047c <_Z24MasterCom_HandleReceivedv>:


void MasterCom_HandleReceived()
{
	unsigned char response;
	response = System_HandleMasterCommand(RX_CommandQueue[RxTail].command, RX_CommandQueue[RxTail].length - CMD_HEADER_SIZE, (uint8_t *)RX_CommandQueue[RxTail].data);
 47c:	40 91 ad 01 	lds	r20, 0x01AD	; 0x8001ad <RxTail>
 480:	e0 91 ad 01 	lds	r30, 0x01AD	; 0x8001ad <RxTail>
 484:	f0 e0       	ldi	r31, 0x00	; 0
 486:	ee 0f       	add	r30, r30
 488:	ff 1f       	adc	r31, r31
 48a:	ee 0f       	add	r30, r30
 48c:	ff 1f       	adc	r31, r31
 48e:	ee 0f       	add	r30, r30
 490:	ff 1f       	adc	r31, r31
 492:	e1 55       	subi	r30, 0x51	; 81
 494:	fe 4f       	sbci	r31, 0xFE	; 254
 496:	61 81       	ldd	r22, Z+1	; 0x01
 498:	e0 91 ad 01 	lds	r30, 0x01AD	; 0x8001ad <RxTail>
 49c:	f0 e0       	ldi	r31, 0x00	; 0
 49e:	ee 0f       	add	r30, r30
 4a0:	ff 1f       	adc	r31, r31
 4a2:	ee 0f       	add	r30, r30
 4a4:	ff 1f       	adc	r31, r31
 4a6:	ee 0f       	add	r30, r30
 4a8:	ff 1f       	adc	r31, r31
 4aa:	e1 55       	subi	r30, 0x51	; 81
 4ac:	fe 4f       	sbci	r31, 0xFE	; 254
 4ae:	80 81       	ld	r24, Z
 4b0:	50 e0       	ldi	r21, 0x00	; 0
 4b2:	44 0f       	add	r20, r20
 4b4:	55 1f       	adc	r21, r21
 4b6:	44 0f       	add	r20, r20
 4b8:	55 1f       	adc	r21, r21
 4ba:	44 0f       	add	r20, r20
 4bc:	55 1f       	adc	r21, r21
 4be:	4f 54       	subi	r20, 0x4F	; 79
 4c0:	5e 4f       	sbci	r21, 0xFE	; 254
 4c2:	64 50       	subi	r22, 0x04	; 4
 4c4:	0e 94 51 05 	call	0xaa2	; 0xaa2 <_Z26System_HandleMasterCommand3CMDhPh>
	
	/* Calculate and store new queue index */
	RxTail = (RxTail + 1) & RX_QUEUE_MASK;
 4c8:	90 91 ad 01 	lds	r25, 0x01AD	; 0x8001ad <RxTail>
 4cc:	9f 5f       	subi	r25, 0xFF	; 255
 4ce:	97 70       	andi	r25, 0x07	; 7
 4d0:	90 93 ad 01 	sts	0x01AD, r25	; 0x8001ad <RxTail>

	/* Prepare Transmit response */
	UART_QueueChar(response);
 4d4:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_Z14UART_QueueCharh>
	
	/* Start/reset Delay TX timer */
	MasterCom_DelayTXOvfCnt = 1;
 4d8:	81 e0       	ldi	r24, 0x01	; 1
 4da:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <MasterCom_DelayTXOvfCnt>
 4de:	08 95       	ret

000004e0 <_Z22MasterCom_QueueCommand3CMDhPh>:


bool MasterCom_QueueCommand(CMD cmd, uint8_t datLen, uint8_t *dat)
{
	/* Calculate new queue head index */
	uint8_t tmpHead = (TxHead + 1) & TX_QUEUE_MASK;
 4e0:	20 91 ac 01 	lds	r18, 0x01AC	; 0x8001ac <TxHead>
 4e4:	2f 5f       	subi	r18, 0xFF	; 255
 4e6:	23 70       	andi	r18, 0x03	; 3
	
	/* Check for free space in queue */
	if ( tmpHead == TxTail )
 4e8:	90 91 ab 01 	lds	r25, 0x01AB	; 0x8001ab <TxTail>
 4ec:	29 17       	cp	r18, r25
 4ee:	09 f4       	brne	.+2      	; 0x4f2 <_Z22MasterCom_QueueCommand3CMDhPh+0x12>
 4f0:	4e c0       	rjmp	.+156    	; 0x58e <_Z22MasterCom_QueueCommand3CMDhPh+0xae>
		return false;
	
	/* Copy command to queue */
	TX_CommandQueue[TxHead].command = cmd;
 4f2:	e0 91 ac 01 	lds	r30, 0x01AC	; 0x8001ac <TxHead>
 4f6:	f0 e0       	ldi	r31, 0x00	; 0
 4f8:	ee 0f       	add	r30, r30
 4fa:	ff 1f       	adc	r31, r31
 4fc:	ee 0f       	add	r30, r30
 4fe:	ff 1f       	adc	r31, r31
 500:	ee 0f       	add	r30, r30
 502:	ff 1f       	adc	r31, r31
 504:	e0 50       	subi	r30, 0x00	; 0
 506:	ff 4f       	sbci	r31, 0xFF	; 255
 508:	80 83       	st	Z, r24
	TX_CommandQueue[TxHead].length = datLen + CMD_HEADER_SIZE;
 50a:	e0 91 ac 01 	lds	r30, 0x01AC	; 0x8001ac <TxHead>
 50e:	f0 e0       	ldi	r31, 0x00	; 0
 510:	ee 0f       	add	r30, r30
 512:	ff 1f       	adc	r31, r31
 514:	ee 0f       	add	r30, r30
 516:	ff 1f       	adc	r31, r31
 518:	ee 0f       	add	r30, r30
 51a:	ff 1f       	adc	r31, r31
 51c:	e0 50       	subi	r30, 0x00	; 0
 51e:	ff 4f       	sbci	r31, 0xFF	; 255
 520:	84 e0       	ldi	r24, 0x04	; 4
 522:	86 0f       	add	r24, r22
 524:	81 83       	std	Z+1, r24	; 0x01
	TX_CommandQueue[TxHead].sent = false;
 526:	e0 91 ac 01 	lds	r30, 0x01AC	; 0x8001ac <TxHead>
 52a:	f0 e0       	ldi	r31, 0x00	; 0
 52c:	ee 0f       	add	r30, r30
 52e:	ff 1f       	adc	r31, r31
 530:	ee 0f       	add	r30, r30
 532:	ff 1f       	adc	r31, r31
 534:	ee 0f       	add	r30, r30
 536:	ff 1f       	adc	r31, r31
 538:	e0 50       	subi	r30, 0x00	; 0
 53a:	ff 4f       	sbci	r31, 0xFF	; 255
 53c:	16 82       	std	Z+6, r1	; 0x06
	TX_CommandQueue[TxHead].acked = false;
 53e:	e0 91 ac 01 	lds	r30, 0x01AC	; 0x8001ac <TxHead>
 542:	f0 e0       	ldi	r31, 0x00	; 0
 544:	ee 0f       	add	r30, r30
 546:	ff 1f       	adc	r31, r31
 548:	ee 0f       	add	r30, r30
 54a:	ff 1f       	adc	r31, r31
 54c:	ee 0f       	add	r30, r30
 54e:	ff 1f       	adc	r31, r31
 550:	e0 50       	subi	r30, 0x00	; 0
 552:	ff 4f       	sbci	r31, 0xFF	; 255
 554:	17 82       	std	Z+7, r1	; 0x07
	
	for (uint8_t i = 0; i < datLen; i++)
 556:	66 23       	and	r22, r22
 558:	b1 f0       	breq	.+44     	; 0x586 <_Z22MasterCom_QueueCommand3CMDhPh+0xa6>
 55a:	a4 2f       	mov	r26, r20
 55c:	b5 2f       	mov	r27, r21
 55e:	80 e0       	ldi	r24, 0x00	; 0
 560:	90 e0       	ldi	r25, 0x00	; 0
	{
		TX_CommandQueue[TxHead].data[i] = dat[i];
 562:	e0 91 ac 01 	lds	r30, 0x01AC	; 0x8001ac <TxHead>
 566:	f0 e0       	ldi	r31, 0x00	; 0
 568:	3d 91       	ld	r19, X+
 56a:	ee 0f       	add	r30, r30
 56c:	ff 1f       	adc	r31, r31
 56e:	ee 0f       	add	r30, r30
 570:	ff 1f       	adc	r31, r31
 572:	ee 0f       	add	r30, r30
 574:	ff 1f       	adc	r31, r31
 576:	e0 50       	subi	r30, 0x00	; 0
 578:	ff 4f       	sbci	r31, 0xFF	; 255
 57a:	e8 0f       	add	r30, r24
 57c:	f9 1f       	adc	r31, r25
 57e:	32 83       	std	Z+2, r19	; 0x02
 580:	01 96       	adiw	r24, 0x01	; 1
	TX_CommandQueue[TxHead].command = cmd;
	TX_CommandQueue[TxHead].length = datLen + CMD_HEADER_SIZE;
	TX_CommandQueue[TxHead].sent = false;
	TX_CommandQueue[TxHead].acked = false;
	
	for (uint8_t i = 0; i < datLen; i++)
 582:	86 17       	cp	r24, r22
 584:	70 f3       	brcs	.-36     	; 0x562 <_Z22MasterCom_QueueCommand3CMDhPh+0x82>
	{
		TX_CommandQueue[TxHead].data[i] = dat[i];
	}
	
	/* Update queue head */
	TxHead = tmpHead;
 586:	20 93 ac 01 	sts	0x01AC, r18	; 0x8001ac <TxHead>
	
	return true;
 58a:	81 e0       	ldi	r24, 0x01	; 1
 58c:	08 95       	ret
	/* Calculate new queue head index */
	uint8_t tmpHead = (TxHead + 1) & TX_QUEUE_MASK;
	
	/* Check for free space in queue */
	if ( tmpHead == TxTail )
		return false;
 58e:	80 e0       	ldi	r24, 0x00	; 0
	
	/* Update queue head */
	TxHead = tmpHead;
	
	return true;
}
 590:	08 95       	ret

00000592 <_Z20MasterCom_PutCommandv>:

void MasterCom_PutCommand()
{
 592:	cf 93       	push	r28
	/* Only transmit new command if previous one got an ACK */
	if (TX_CommandQueue[TxTail].acked)
 594:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <TxTail>
 598:	f0 e0       	ldi	r31, 0x00	; 0
 59a:	ee 0f       	add	r30, r30
 59c:	ff 1f       	adc	r31, r31
 59e:	ee 0f       	add	r30, r30
 5a0:	ff 1f       	adc	r31, r31
 5a2:	ee 0f       	add	r30, r30
 5a4:	ff 1f       	adc	r31, r31
 5a6:	e0 50       	subi	r30, 0x00	; 0
 5a8:	ff 4f       	sbci	r31, 0xFF	; 255
 5aa:	87 81       	ldd	r24, Z+7	; 0x07
 5ac:	88 23       	and	r24, r24
 5ae:	39 f0       	breq	.+14     	; 0x5be <_Z20MasterCom_PutCommandv+0x2c>
	{
		/* Calculate and store new queue tail index */
		TxTail = (TxTail + 1) & TX_QUEUE_MASK;
 5b0:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <TxTail>
 5b4:	8f 5f       	subi	r24, 0xFF	; 255
 5b6:	83 70       	andi	r24, 0x03	; 3
 5b8:	80 93 ab 01 	sts	0x01AB, r24	; 0x8001ab <TxTail>
 5bc:	84 c0       	rjmp	.+264    	; 0x6c6 <_Z20MasterCom_PutCommandv+0x134>
	}
	else if (!(TX_CommandQueue[TxTail].sent))
 5be:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <TxTail>
 5c2:	f0 e0       	ldi	r31, 0x00	; 0
 5c4:	ee 0f       	add	r30, r30
 5c6:	ff 1f       	adc	r31, r31
 5c8:	ee 0f       	add	r30, r30
 5ca:	ff 1f       	adc	r31, r31
 5cc:	ee 0f       	add	r30, r30
 5ce:	ff 1f       	adc	r31, r31
 5d0:	e0 50       	subi	r30, 0x00	; 0
 5d2:	ff 4f       	sbci	r31, 0xFF	; 255
 5d4:	86 81       	ldd	r24, Z+6	; 0x06
 5d6:	81 11       	cpse	r24, r1
 5d8:	76 c0       	rjmp	.+236    	; 0x6c6 <_Z20MasterCom_PutCommandv+0x134>
	{
		/* Send command frame to UART TX buffer */
		UART_QueueChar(SOF_BYTE);
 5da:	8f e5       	ldi	r24, 0x5F	; 95
 5dc:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_Z14UART_QueueCharh>
		UART_QueueChar((unsigned char)TX_CommandQueue[TxTail].length);
 5e0:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <TxTail>
 5e4:	f0 e0       	ldi	r31, 0x00	; 0
 5e6:	ee 0f       	add	r30, r30
 5e8:	ff 1f       	adc	r31, r31
 5ea:	ee 0f       	add	r30, r30
 5ec:	ff 1f       	adc	r31, r31
 5ee:	ee 0f       	add	r30, r30
 5f0:	ff 1f       	adc	r31, r31
 5f2:	e0 50       	subi	r30, 0x00	; 0
 5f4:	ff 4f       	sbci	r31, 0xFF	; 255
 5f6:	81 81       	ldd	r24, Z+1	; 0x01
 5f8:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_Z14UART_QueueCharh>
		UART_QueueChar((unsigned char)TX_CommandQueue[TxTail].command);
 5fc:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <TxTail>
 600:	f0 e0       	ldi	r31, 0x00	; 0
 602:	ee 0f       	add	r30, r30
 604:	ff 1f       	adc	r31, r31
 606:	ee 0f       	add	r30, r30
 608:	ff 1f       	adc	r31, r31
 60a:	ee 0f       	add	r30, r30
 60c:	ff 1f       	adc	r31, r31
 60e:	e0 50       	subi	r30, 0x00	; 0
 610:	ff 4f       	sbci	r31, 0xFF	; 255
 612:	80 81       	ld	r24, Z
 614:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_Z14UART_QueueCharh>
		
		for (uint8_t i = 0; i < (TX_CommandQueue[TxTail].length - CMD_HEADER_SIZE); i++)
 618:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <TxTail>
 61c:	f0 e0       	ldi	r31, 0x00	; 0
 61e:	ee 0f       	add	r30, r30
 620:	ff 1f       	adc	r31, r31
 622:	ee 0f       	add	r30, r30
 624:	ff 1f       	adc	r31, r31
 626:	ee 0f       	add	r30, r30
 628:	ff 1f       	adc	r31, r31
 62a:	e0 50       	subi	r30, 0x00	; 0
 62c:	ff 4f       	sbci	r31, 0xFF	; 255
 62e:	81 81       	ldd	r24, Z+1	; 0x01
 630:	90 e0       	ldi	r25, 0x00	; 0
 632:	04 97       	sbiw	r24, 0x04	; 4
 634:	18 16       	cp	r1, r24
 636:	19 06       	cpc	r1, r25
 638:	4c f5       	brge	.+82     	; 0x68c <_Z20MasterCom_PutCommandv+0xfa>
 63a:	20 e0       	ldi	r18, 0x00	; 0
 63c:	30 e0       	ldi	r19, 0x00	; 0
 63e:	c0 e0       	ldi	r28, 0x00	; 0
		{
			UART_QueueChar((unsigned char)TX_CommandQueue[TxTail].data[i]);
 640:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <TxTail>
 644:	e8 2f       	mov	r30, r24
 646:	f0 e0       	ldi	r31, 0x00	; 0
 648:	ee 0f       	add	r30, r30
 64a:	ff 1f       	adc	r31, r31
 64c:	ee 0f       	add	r30, r30
 64e:	ff 1f       	adc	r31, r31
 650:	ee 0f       	add	r30, r30
 652:	ff 1f       	adc	r31, r31
 654:	e0 50       	subi	r30, 0x00	; 0
 656:	ff 4f       	sbci	r31, 0xFF	; 255
 658:	e2 0f       	add	r30, r18
 65a:	f3 1f       	adc	r31, r19
 65c:	82 81       	ldd	r24, Z+2	; 0x02
 65e:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_Z14UART_QueueCharh>
		/* Send command frame to UART TX buffer */
		UART_QueueChar(SOF_BYTE);
		UART_QueueChar((unsigned char)TX_CommandQueue[TxTail].length);
		UART_QueueChar((unsigned char)TX_CommandQueue[TxTail].command);
		
		for (uint8_t i = 0; i < (TX_CommandQueue[TxTail].length - CMD_HEADER_SIZE); i++)
 662:	cf 5f       	subi	r28, 0xFF	; 255
 664:	2c 2f       	mov	r18, r28
 666:	30 e0       	ldi	r19, 0x00	; 0
 668:	a0 91 ab 01 	lds	r26, 0x01AB	; 0x8001ab <TxTail>
 66c:	b0 e0       	ldi	r27, 0x00	; 0
 66e:	aa 0f       	add	r26, r26
 670:	bb 1f       	adc	r27, r27
 672:	aa 0f       	add	r26, r26
 674:	bb 1f       	adc	r27, r27
 676:	aa 0f       	add	r26, r26
 678:	bb 1f       	adc	r27, r27
 67a:	a0 50       	subi	r26, 0x00	; 0
 67c:	bf 4f       	sbci	r27, 0xFF	; 255
 67e:	11 96       	adiw	r26, 0x01	; 1
 680:	8c 91       	ld	r24, X
 682:	90 e0       	ldi	r25, 0x00	; 0
 684:	04 97       	sbiw	r24, 0x04	; 4
 686:	28 17       	cp	r18, r24
 688:	39 07       	cpc	r19, r25
 68a:	d4 f2       	brlt	.-76     	; 0x640 <_Z20MasterCom_PutCommandv+0xae>
		{
			UART_QueueChar((unsigned char)TX_CommandQueue[TxTail].data[i]);
		}
		
		UART_QueueChar(EOF_BYTE);
 68c:	8f ee       	ldi	r24, 0xEF	; 239
 68e:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_Z14UART_QueueCharh>
		
		/* If no data is waiting to be transmitted */
		if (MasterCom_DelayTXOvfCnt == 0)
 692:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <MasterCom_DelayTXOvfCnt>
 696:	81 11       	cpse	r24, r1
 698:	03 c0       	rjmp	.+6      	; 0x6a0 <_Z20MasterCom_PutCommandv+0x10e>
		{
			/* Signal that data is waiting to be transmitted without delay */
			MasterCom_DelayTxFlag = true;
 69a:	81 e0       	ldi	r24, 0x01	; 1
 69c:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <MasterCom_DelayTxFlag>
		}
		
		TX_CommandQueue[TxTail].sent = true;
 6a0:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <TxTail>
 6a4:	f0 e0       	ldi	r31, 0x00	; 0
 6a6:	ee 0f       	add	r30, r30
 6a8:	ff 1f       	adc	r31, r31
 6aa:	ee 0f       	add	r30, r30
 6ac:	ff 1f       	adc	r31, r31
 6ae:	ee 0f       	add	r30, r30
 6b0:	ff 1f       	adc	r31, r31
 6b2:	e0 50       	subi	r30, 0x00	; 0
 6b4:	ff 4f       	sbci	r31, 0xFF	; 255
 6b6:	81 e0       	ldi	r24, 0x01	; 1
 6b8:	86 83       	std	Z+6, r24	; 0x06
		
		/* Start response timeout timer */
		MasterCom_ResponseTimeoutOvfCnt = 1;
 6ba:	81 e0       	ldi	r24, 0x01	; 1
 6bc:	90 e0       	ldi	r25, 0x00	; 0
 6be:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <MasterCom_ResponseTimeoutOvfCnt+0x1>
 6c2:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <MasterCom_ResponseTimeoutOvfCnt>
	}
}
 6c6:	cf 91       	pop	r28
 6c8:	08 95       	ret

000006ca <_Z27MasterCom_PrepareRetransmitv>:

void MasterCom_PrepareRetransmit()
{
	if (RetransmitCnt < MAX_RETRANSMITS)
 6ca:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <RetransmitCnt>
 6ce:	85 30       	cpi	r24, 0x05	; 5
 6d0:	88 f4       	brcc	.+34     	; 0x6f4 <_Z27MasterCom_PrepareRetransmitv+0x2a>
	{
		RetransmitCnt++;
 6d2:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <RetransmitCnt>
 6d6:	8f 5f       	subi	r24, 0xFF	; 255
 6d8:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <RetransmitCnt>
		
		/* Prepare retransmit latest command */
		TX_CommandQueue[TxTail].sent = false;
 6dc:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <TxTail>
 6e0:	f0 e0       	ldi	r31, 0x00	; 0
 6e2:	ee 0f       	add	r30, r30
 6e4:	ff 1f       	adc	r31, r31
 6e6:	ee 0f       	add	r30, r30
 6e8:	ff 1f       	adc	r31, r31
 6ea:	ee 0f       	add	r30, r30
 6ec:	ff 1f       	adc	r31, r31
 6ee:	e0 50       	subi	r30, 0x00	; 0
 6f0:	ff 4f       	sbci	r31, 0xFF	; 255
 6f2:	16 82       	std	Z+6, r1	; 0x06
 6f4:	08 95       	ret

000006f6 <_Z17MasterCom_Receivev>:
	TX_CommandQueue[TxHead].acked = true;
}


void MasterCom_Receive()
{
 6f6:	cf 93       	push	r28
 6f8:	df 93       	push	r29
	static uint8_t RX_ByteCnt = 0;
	
	/* Start/reset Delay TX timer. Both in case a NACK needs to be sent, and also to
	   prevent response to previous command being sent while still receiving new data. */
	if (MasterCom_DelayTXOvfCnt != 0)
 6fa:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <MasterCom_DelayTXOvfCnt>
 6fe:	88 23       	and	r24, r24
 700:	19 f0       	breq	.+6      	; 0x708 <_Z17MasterCom_Receivev+0x12>
	{
		MasterCom_DelayTXOvfCnt = 1;
 702:	81 e0       	ldi	r24, 0x01	; 1
 704:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <MasterCom_DelayTXOvfCnt>
	}
	
	/* Fetch new byte from UART buffer */
	RX_Buffer[RX_ByteCnt] = UART_GetChar();
 708:	c0 91 a9 01 	lds	r28, 0x01A9	; 0x8001a9 <_ZZ17MasterCom_ReceivevE10RX_ByteCnt>
 70c:	d0 e0       	ldi	r29, 0x00	; 0
 70e:	0e 94 c5 06 	call	0xd8a	; 0xd8a <_Z12UART_GetCharv>
 712:	c1 51       	subi	r28, 0x11	; 17
 714:	de 4f       	sbci	r29, 0xFE	; 254
 716:	88 83       	st	Y, r24
	RX_ByteCnt++;
 718:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <_ZZ17MasterCom_ReceivevE10RX_ByteCnt>
 71c:	8f 5f       	subi	r24, 0xFF	; 255
 71e:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <_ZZ17MasterCom_ReceivevE10RX_ByteCnt>
	
	/* Handle new byte */
	if ((RX_ByteCnt - 1) == SOF_BYTE_IDX)
 722:	81 30       	cpi	r24, 0x01	; 1
 724:	81 f5       	brne	.+96     	; 0x786 <_Z17MasterCom_Receivev+0x90>
	{
		MasterCom_ResponseTimeoutOvfCnt = 0;		// Stop counter
 726:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <MasterCom_ResponseTimeoutOvfCnt+0x1>
 72a:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <MasterCom_ResponseTimeoutOvfCnt>
		
		if (RX_Buffer[SOF_BYTE_IDX] == SOF_BYTE)
 72e:	80 91 ef 01 	lds	r24, 0x01EF	; 0x8001ef <RX_Buffer>
 732:	8f 35       	cpi	r24, 0x5F	; 95
 734:	39 f4       	brne	.+14     	; 0x744 <_Z17MasterCom_Receivev+0x4e>
		{
			MasterCom_FullFrameTimeoutOvfCnt = 1;
 736:	81 e0       	ldi	r24, 0x01	; 1
 738:	90 e0       	ldi	r25, 0x00	; 0
 73a:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <MasterCom_FullFrameTimeoutOvfCnt+0x1>
 73e:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <MasterCom_FullFrameTimeoutOvfCnt>
 742:	b4 c0       	rjmp	.+360    	; 0x8ac <_Z17MasterCom_Receivev+0x1b6>
		}
		else
		{
			RX_ByteCnt = 0;
 744:	10 92 a9 01 	sts	0x01A9, r1	; 0x8001a9 <_ZZ17MasterCom_ReceivevE10RX_ByteCnt>
			MasterCom_DelayTXOvfCnt = 1;	// Start/reset Delay TX counter in case a new message is in queue to be sent
 748:	81 e0       	ldi	r24, 0x01	; 1
 74a:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <MasterCom_DelayTXOvfCnt>
				
			if (RX_Buffer[SOF_BYTE_IDX] == ACK_BYTE)
 74e:	80 91 ef 01 	lds	r24, 0x01EF	; 0x8001ef <RX_Buffer>
 752:	8c 3a       	cpi	r24, 0xAC	; 172
 754:	81 f4       	brne	.+32     	; 0x776 <_Z17MasterCom_Receivev+0x80>
			{
				RetransmitCnt = 0;	// Reset retransmit counter
 756:	10 92 aa 01 	sts	0x01AA, r1	; 0x8001aa <RetransmitCnt>
				TX_CommandQueue[TxTail].acked = true;
 75a:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <TxTail>
 75e:	f0 e0       	ldi	r31, 0x00	; 0
 760:	ee 0f       	add	r30, r30
 762:	ff 1f       	adc	r31, r31
 764:	ee 0f       	add	r30, r30
 766:	ff 1f       	adc	r31, r31
 768:	ee 0f       	add	r30, r30
 76a:	ff 1f       	adc	r31, r31
 76c:	e0 50       	subi	r30, 0x00	; 0
 76e:	ff 4f       	sbci	r31, 0xFF	; 255
 770:	81 e0       	ldi	r24, 0x01	; 1
 772:	87 83       	std	Z+7, r24	; 0x07
 774:	9b c0       	rjmp	.+310    	; 0x8ac <_Z17MasterCom_Receivev+0x1b6>
			}
			else if (RX_Buffer[SOF_BYTE_IDX] == NACK_BYTE)
 776:	80 91 ef 01 	lds	r24, 0x01EF	; 0x8001ef <RX_Buffer>
 77a:	8a 32       	cpi	r24, 0x2A	; 42
 77c:	09 f0       	breq	.+2      	; 0x780 <_Z17MasterCom_Receivev+0x8a>
 77e:	96 c0       	rjmp	.+300    	; 0x8ac <_Z17MasterCom_Receivev+0x1b6>
			{
				MasterCom_PrepareRetransmit();
 780:	0e 94 65 03 	call	0x6ca	; 0x6ca <_Z27MasterCom_PrepareRetransmitv>
 784:	93 c0       	rjmp	.+294    	; 0x8ac <_Z17MasterCom_Receivev+0x1b6>
			}
		}
	}
	else if ((RX_ByteCnt - 1) == LENGTH_BYTE_IDX)
 786:	82 30       	cpi	r24, 0x02	; 2
 788:	79 f4       	brne	.+30     	; 0x7a8 <_Z17MasterCom_Receivev+0xb2>
	{
		RX_CommandQueue[RxHead].length = RX_Buffer[LENGTH_BYTE_IDX];
 78a:	e0 91 ae 01 	lds	r30, 0x01AE	; 0x8001ae <RxHead>
 78e:	f0 e0       	ldi	r31, 0x00	; 0
 790:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <RX_Buffer+0x1>
 794:	ee 0f       	add	r30, r30
 796:	ff 1f       	adc	r31, r31
 798:	ee 0f       	add	r30, r30
 79a:	ff 1f       	adc	r31, r31
 79c:	ee 0f       	add	r30, r30
 79e:	ff 1f       	adc	r31, r31
 7a0:	e1 55       	subi	r30, 0x51	; 81
 7a2:	fe 4f       	sbci	r31, 0xFE	; 254
 7a4:	81 83       	std	Z+1, r24	; 0x01
 7a6:	82 c0       	rjmp	.+260    	; 0x8ac <_Z17MasterCom_Receivev+0x1b6>
	}
	else if (RX_ByteCnt == RX_CommandQueue[RxHead].length)
 7a8:	e0 91 ae 01 	lds	r30, 0x01AE	; 0x8001ae <RxHead>
 7ac:	f0 e0       	ldi	r31, 0x00	; 0
 7ae:	ee 0f       	add	r30, r30
 7b0:	ff 1f       	adc	r31, r31
 7b2:	ee 0f       	add	r30, r30
 7b4:	ff 1f       	adc	r31, r31
 7b6:	ee 0f       	add	r30, r30
 7b8:	ff 1f       	adc	r31, r31
 7ba:	e1 55       	subi	r30, 0x51	; 81
 7bc:	fe 4f       	sbci	r31, 0xFE	; 254
 7be:	91 81       	ldd	r25, Z+1	; 0x01
 7c0:	89 13       	cpse	r24, r25
 7c2:	74 c0       	rjmp	.+232    	; 0x8ac <_Z17MasterCom_Receivev+0x1b6>
	{
		MasterCom_FullFrameTimeoutOvfCnt = 0;
 7c4:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <MasterCom_FullFrameTimeoutOvfCnt+0x1>
 7c8:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <MasterCom_FullFrameTimeoutOvfCnt>
		
		/* If full frame received */
		if (RX_Buffer[RX_CommandQueue[RxHead].length - 1] == EOF_BYTE)
 7cc:	e0 91 ae 01 	lds	r30, 0x01AE	; 0x8001ae <RxHead>
 7d0:	f0 e0       	ldi	r31, 0x00	; 0
 7d2:	ee 0f       	add	r30, r30
 7d4:	ff 1f       	adc	r31, r31
 7d6:	ee 0f       	add	r30, r30
 7d8:	ff 1f       	adc	r31, r31
 7da:	ee 0f       	add	r30, r30
 7dc:	ff 1f       	adc	r31, r31
 7de:	e1 55       	subi	r30, 0x51	; 81
 7e0:	fe 4f       	sbci	r31, 0xFE	; 254
 7e2:	e1 81       	ldd	r30, Z+1	; 0x01
 7e4:	f0 e0       	ldi	r31, 0x00	; 0
 7e6:	e2 51       	subi	r30, 0x12	; 18
 7e8:	fe 4f       	sbci	r31, 0xFE	; 254
 7ea:	80 81       	ld	r24, Z
 7ec:	8f 3e       	cpi	r24, 0xEF	; 239
 7ee:	09 f0       	breq	.+2      	; 0x7f2 <_Z17MasterCom_Receivev+0xfc>
 7f0:	55 c0       	rjmp	.+170    	; 0x89c <_Z17MasterCom_Receivev+0x1a6>
		{
			RX_CommandQueue[RxHead].command = (CMD)RX_Buffer[CMD_BYTE_IDX];
 7f2:	e0 91 ae 01 	lds	r30, 0x01AE	; 0x8001ae <RxHead>
 7f6:	f0 e0       	ldi	r31, 0x00	; 0
 7f8:	80 91 f1 01 	lds	r24, 0x01F1	; 0x8001f1 <RX_Buffer+0x2>
 7fc:	ee 0f       	add	r30, r30
 7fe:	ff 1f       	adc	r31, r31
 800:	ee 0f       	add	r30, r30
 802:	ff 1f       	adc	r31, r31
 804:	ee 0f       	add	r30, r30
 806:	ff 1f       	adc	r31, r31
 808:	e1 55       	subi	r30, 0x51	; 81
 80a:	fe 4f       	sbci	r31, 0xFE	; 254
 80c:	80 83       	st	Z, r24
			
			for (uint8_t i = 0; i < (RX_CommandQueue[RxHead].length - CMD_HEADER_SIZE); i++)
 80e:	e0 91 ae 01 	lds	r30, 0x01AE	; 0x8001ae <RxHead>
 812:	f0 e0       	ldi	r31, 0x00	; 0
 814:	ee 0f       	add	r30, r30
 816:	ff 1f       	adc	r31, r31
 818:	ee 0f       	add	r30, r30
 81a:	ff 1f       	adc	r31, r31
 81c:	ee 0f       	add	r30, r30
 81e:	ff 1f       	adc	r31, r31
 820:	e1 55       	subi	r30, 0x51	; 81
 822:	fe 4f       	sbci	r31, 0xFE	; 254
 824:	81 81       	ldd	r24, Z+1	; 0x01
 826:	90 e0       	ldi	r25, 0x00	; 0
 828:	04 97       	sbiw	r24, 0x04	; 4
 82a:	18 16       	cp	r1, r24
 82c:	19 06       	cpc	r1, r25
 82e:	5c f5       	brge	.+86     	; 0x886 <_Z17MasterCom_Receivev+0x190>
 830:	20 e0       	ldi	r18, 0x00	; 0
 832:	30 e0       	ldi	r19, 0x00	; 0
 834:	40 e0       	ldi	r20, 0x00	; 0
			{
				RX_CommandQueue[RxHead].data[i] = RX_Buffer[DATA_BYTE_IDX + i];
 836:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <RxHead>
 83a:	e8 2f       	mov	r30, r24
 83c:	f0 e0       	ldi	r31, 0x00	; 0
 83e:	d9 01       	movw	r26, r18
 840:	ae 50       	subi	r26, 0x0E	; 14
 842:	be 4f       	sbci	r27, 0xFE	; 254
 844:	8c 91       	ld	r24, X
 846:	ee 0f       	add	r30, r30
 848:	ff 1f       	adc	r31, r31
 84a:	ee 0f       	add	r30, r30
 84c:	ff 1f       	adc	r31, r31
 84e:	ee 0f       	add	r30, r30
 850:	ff 1f       	adc	r31, r31
 852:	e1 55       	subi	r30, 0x51	; 81
 854:	fe 4f       	sbci	r31, 0xFE	; 254
 856:	e2 0f       	add	r30, r18
 858:	f3 1f       	adc	r31, r19
 85a:	82 83       	std	Z+2, r24	; 0x02
		/* If full frame received */
		if (RX_Buffer[RX_CommandQueue[RxHead].length - 1] == EOF_BYTE)
		{
			RX_CommandQueue[RxHead].command = (CMD)RX_Buffer[CMD_BYTE_IDX];
			
			for (uint8_t i = 0; i < (RX_CommandQueue[RxHead].length - CMD_HEADER_SIZE); i++)
 85c:	4f 5f       	subi	r20, 0xFF	; 255
 85e:	24 2f       	mov	r18, r20
 860:	30 e0       	ldi	r19, 0x00	; 0
 862:	a0 91 ae 01 	lds	r26, 0x01AE	; 0x8001ae <RxHead>
 866:	b0 e0       	ldi	r27, 0x00	; 0
 868:	aa 0f       	add	r26, r26
 86a:	bb 1f       	adc	r27, r27
 86c:	aa 0f       	add	r26, r26
 86e:	bb 1f       	adc	r27, r27
 870:	aa 0f       	add	r26, r26
 872:	bb 1f       	adc	r27, r27
 874:	a1 55       	subi	r26, 0x51	; 81
 876:	be 4f       	sbci	r27, 0xFE	; 254
 878:	11 96       	adiw	r26, 0x01	; 1
 87a:	8c 91       	ld	r24, X
 87c:	90 e0       	ldi	r25, 0x00	; 0
 87e:	04 97       	sbiw	r24, 0x04	; 4
 880:	28 17       	cp	r18, r24
 882:	39 07       	cpc	r19, r25
 884:	c4 f2       	brlt	.-80     	; 0x836 <_Z17MasterCom_Receivev+0x140>
			{
				RX_CommandQueue[RxHead].data[i] = RX_Buffer[DATA_BYTE_IDX + i];
			}
			
			/* calculate new RX head index */
			uint8_t tmpHead = (RxHead + 1) & RX_QUEUE_MASK;
 886:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <RxHead>
 88a:	8f 5f       	subi	r24, 0xFF	; 255
 88c:	87 70       	andi	r24, 0x07	; 7
				
			if ( tmpHead == RxTail )
 88e:	90 91 ad 01 	lds	r25, 0x01AD	; 0x8001ad <RxTail>
 892:	89 17       	cp	r24, r25
 894:	49 f0       	breq	.+18     	; 0x8a8 <_Z17MasterCom_Receivev+0x1b2>
				/* error: RX command queue overflow */
			}
			else
			{
				/* store new index */
				RxHead = tmpHead;
 896:	80 93 ae 01 	sts	0x01AE, r24	; 0x8001ae <RxHead>
 89a:	06 c0       	rjmp	.+12     	; 0x8a8 <_Z17MasterCom_Receivev+0x1b2>
			}
		}
		else
		{
			/* Prepare Transmit NACK */
			UART_QueueChar(NACK_BYTE);
 89c:	8a e2       	ldi	r24, 0x2A	; 42
 89e:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_Z14UART_QueueCharh>
			MasterCom_DelayTXOvfCnt = 1;	// Start/reset Delay TX timer
 8a2:	81 e0       	ldi	r24, 0x01	; 1
 8a4:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <MasterCom_DelayTXOvfCnt>
		}
			
		RX_ByteCnt = 0;
 8a8:	10 92 a9 01 	sts	0x01A9, r1	; 0x8001a9 <_ZZ17MasterCom_ReceivevE10RX_ByteCnt>
	}	
}
 8ac:	df 91       	pop	r29
 8ae:	cf 91       	pop	r28
 8b0:	08 95       	ret

000008b2 <_Z12Select_RX_TXh>:
}


void Select_RX_TX(uint8_t dir)
{
	if (dir == DIR_TRANSMIT)
 8b2:	81 11       	cpse	r24, r1
 8b4:	03 c0       	rjmp	.+6      	; 0x8bc <_Z12Select_RX_TXh+0xa>
	{
		SELECT_RX_TX_PORT &= ~(SELECT_RX_MASK);
 8b6:	5e 98       	cbi	0x0b, 6	; 11
		SELECT_RX_TX_PORT |= SELECT_TX_MASK;
 8b8:	5d 9a       	sbi	0x0b, 5	; 11
 8ba:	08 95       	ret
	}
	else
	{
		SELECT_RX_TX_PORT |= SELECT_RX_MASK;
 8bc:	5e 9a       	sbi	0x0b, 6	; 11
		SELECT_RX_TX_PORT &= ~(SELECT_TX_MASK);
 8be:	5d 98       	cbi	0x0b, 5	; 11
 8c0:	08 95       	ret

000008c2 <_Z14MasterCom_Initv>:

/* Function implementations */
void MasterCom_Init()
{
	/* Set RX/TX Select GPIOs to output */
	SELECT_RX_TX_DDR |= (SELECT_RX_MASK | SELECT_TX_MASK);
 8c2:	8a b1       	in	r24, 0x0a	; 10
 8c4:	80 66       	ori	r24, 0x60	; 96
 8c6:	8a b9       	out	0x0a, r24	; 10
	
	/* Activate receive */
	Select_RX_TX(DIR_RECEIVE);
 8c8:	81 e0       	ldi	r24, 0x01	; 1
 8ca:	0e 94 59 04 	call	0x8b2	; 0x8b2 <_Z12Select_RX_TXh>
	
	/* Enable TX Complete Interrupt */
	UCSR0B |= (1 << TXCIE0);
 8ce:	e1 ec       	ldi	r30, 0xC1	; 193
 8d0:	f0 e0       	ldi	r31, 0x00	; 0
 8d2:	80 81       	ld	r24, Z
 8d4:	80 64       	ori	r24, 0x40	; 64
 8d6:	80 83       	st	Z, r24
 8d8:	08 95       	ret

000008da <_Z18MasterCom_Transmitv>:
}

void MasterCom_Transmit()
{
	/* Activate Transmit */
	Select_RX_TX(DIR_TRANSMIT);
 8da:	80 e0       	ldi	r24, 0x00	; 0
 8dc:	0e 94 59 04 	call	0x8b2	; 0x8b2 <_Z12Select_RX_TXh>
	
	/* Start transmit */
	UART_PutQueue();
 8e0:	0e 94 00 07 	call	0xe00	; 0xe00 <_Z13UART_PutQueuev>
 8e4:	08 95       	ret

000008e6 <__vector_20>:
}


/* TX Complete Interrupt ISR */
ISR(USART_TX_vect)
{
 8e6:	1f 92       	push	r1
 8e8:	0f 92       	push	r0
 8ea:	0f b6       	in	r0, 0x3f	; 63
 8ec:	0f 92       	push	r0
 8ee:	11 24       	eor	r1, r1
 8f0:	2f 93       	push	r18
 8f2:	3f 93       	push	r19
 8f4:	4f 93       	push	r20
 8f6:	5f 93       	push	r21
 8f8:	6f 93       	push	r22
 8fa:	7f 93       	push	r23
 8fc:	8f 93       	push	r24
 8fe:	9f 93       	push	r25
 900:	af 93       	push	r26
 902:	bf 93       	push	r27
 904:	ef 93       	push	r30
 906:	ff 93       	push	r31
	/* Deactivate Transmit */
	Select_RX_TX(DIR_RECEIVE);
 908:	81 e0       	ldi	r24, 0x01	; 1
 90a:	0e 94 59 04 	call	0x8b2	; 0x8b2 <_Z12Select_RX_TXh>
 90e:	ff 91       	pop	r31
 910:	ef 91       	pop	r30
 912:	bf 91       	pop	r27
 914:	af 91       	pop	r26
 916:	9f 91       	pop	r25
 918:	8f 91       	pop	r24
 91a:	7f 91       	pop	r23
 91c:	6f 91       	pop	r22
 91e:	5f 91       	pop	r21
 920:	4f 91       	pop	r20
 922:	3f 91       	pop	r19
 924:	2f 91       	pop	r18
 926:	0f 90       	pop	r0
 928:	0f be       	out	0x3f, r0	; 63
 92a:	0f 90       	pop	r0
 92c:	1f 90       	pop	r1
 92e:	18 95       	reti

00000930 <_Z17MCP23017_WriteReghhh>:
volatile uint8_t MCP_Output::AutoToggle_Flag = 0;
volatile uint8_t MCP_Output::AutoToggle_PortA = 0;
volatile uint8_t MCP_Output::AutoToggle_PortB = 0;

void MCP23017_WriteReg(unsigned char chip_addr, unsigned char reg, unsigned char val)
{
 930:	cf 93       	push	r28
 932:	df 93       	push	r29
 934:	d6 2f       	mov	r29, r22
 936:	c4 2f       	mov	r28, r20
	unsigned char start_byte = (((START_BYTE_MASK | chip_addr) << 1) + I2C_WRITE);
	
	i2c_start(start_byte);		// Set device address and write mode
 938:	80 62       	ori	r24, 0x20	; 32
 93a:	88 0f       	add	r24, r24
 93c:	0e 94 37 01 	call	0x26e	; 0x26e <_Z9i2c_starth>
	i2c_write(reg);             // Set MCP23017 memory pointer
 940:	8d 2f       	mov	r24, r29
 942:	0e 94 67 01 	call	0x2ce	; 0x2ce <_Z9i2c_writeh>
	i2c_write(val);             // Write value to register
 946:	8c 2f       	mov	r24, r28
 948:	0e 94 67 01 	call	0x2ce	; 0x2ce <_Z9i2c_writeh>
	i2c_stop();                 // Set stop condition = release bus
 94c:	0e 94 5e 01 	call	0x2bc	; 0x2bc <_Z8i2c_stopv>
}
 950:	df 91       	pop	r29
 952:	cf 91       	pop	r28
 954:	08 95       	ret

00000956 <_Z16MCP23017_ReadReghh>:

unsigned char MCP23017_ReadReg(unsigned char chip_addr, unsigned char reg)
{
 956:	cf 93       	push	r28
 958:	df 93       	push	r29
 95a:	d6 2f       	mov	r29, r22
	unsigned char start_byte = (((START_BYTE_MASK | chip_addr) << 1) + I2C_WRITE);
 95c:	80 62       	ori	r24, 0x20	; 32
 95e:	c8 2f       	mov	r28, r24
 960:	cc 0f       	add	r28, r28

	i2c_start(start_byte);		// Set device address and write mode
 962:	8c 2f       	mov	r24, r28
 964:	0e 94 37 01 	call	0x26e	; 0x26e <_Z9i2c_starth>
	i2c_write(reg);             // Set MCP23017 memory pointer
 968:	8d 2f       	mov	r24, r29
 96a:	0e 94 67 01 	call	0x2ce	; 0x2ce <_Z9i2c_writeh>
	i2c_stop();                 // Set stop condition = release bus
 96e:	0e 94 5e 01 	call	0x2bc	; 0x2bc <_Z8i2c_stopv>

	start_byte |= I2C_READ;

	i2c_start(start_byte);		// Set device address and write mode
 972:	8c 2f       	mov	r24, r28
 974:	81 60       	ori	r24, 0x01	; 1
 976:	0e 94 37 01 	call	0x26e	; 0x26e <_Z9i2c_starth>
	return i2c_readNak();       // Read byte and send stop condition
 97a:	0e 94 79 01 	call	0x2f2	; 0x2f2 <_Z11i2c_readNakv>
}
 97e:	df 91       	pop	r29
 980:	cf 91       	pop	r28
 982:	08 95       	ret

00000984 <_Z20Segment7_WriteSinglehch>:
};


void Segment7_WriteSingle(uint8_t dig, char chr, uint8_t dot)
{
	unsigned char tmp = Segment7_DigitTable[(uint8_t)chr];
 984:	e6 2f       	mov	r30, r22
 986:	f0 e0       	ldi	r31, 0x00	; 0
 988:	ee 5d       	subi	r30, 0xDE	; 222
 98a:	fe 4f       	sbci	r31, 0xFE	; 254
 98c:	90 81       	ld	r25, Z
	
	if (dot)
 98e:	41 11       	cpse	r20, r1
	{
		tmp |= (1 << 7);
 990:	90 68       	ori	r25, 0x80	; 128
	}
	
	if (dig == 0)
 992:	81 11       	cpse	r24, r1
 994:	06 c0       	rjmp	.+12     	; 0x9a2 <_Z20Segment7_WriteSinglehch+0x1e>
	{
		MCP23017_WriteReg(MCP23017_ADDR_7SEG_DIGIT_0_1, OLATB, tmp);
 996:	49 2f       	mov	r20, r25
 998:	65 e1       	ldi	r22, 0x15	; 21
 99a:	81 e0       	ldi	r24, 0x01	; 1
 99c:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
 9a0:	08 95       	ret
	}
	else if (dig == 1)
 9a2:	81 30       	cpi	r24, 0x01	; 1
 9a4:	29 f4       	brne	.+10     	; 0x9b0 <_Z20Segment7_WriteSinglehch+0x2c>
	{
		MCP23017_WriteReg(MCP23017_ADDR_7SEG_DIGIT_0_1, OLATA, tmp);
 9a6:	49 2f       	mov	r20, r25
 9a8:	64 e1       	ldi	r22, 0x14	; 20
 9aa:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
 9ae:	08 95       	ret
	}
	else if (dig == 2)
 9b0:	82 30       	cpi	r24, 0x02	; 2
 9b2:	29 f4       	brne	.+10     	; 0x9be <_Z20Segment7_WriteSinglehch+0x3a>
	{
		MCP23017_WriteReg(MCP23017_ADDR_7SEG_DIGIT_2_3, OLATB, tmp);
 9b4:	49 2f       	mov	r20, r25
 9b6:	65 e1       	ldi	r22, 0x15	; 21
 9b8:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
 9bc:	08 95       	ret
	}
	else if (dig == 3)
 9be:	83 30       	cpi	r24, 0x03	; 3
 9c0:	29 f4       	brne	.+10     	; 0x9cc <_Z20Segment7_WriteSinglehch+0x48>
	{
		MCP23017_WriteReg(MCP23017_ADDR_7SEG_DIGIT_2_3, OLATA, tmp);
 9c2:	49 2f       	mov	r20, r25
 9c4:	64 e1       	ldi	r22, 0x14	; 20
 9c6:	82 e0       	ldi	r24, 0x02	; 2
 9c8:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
 9cc:	08 95       	ret

000009ce <_Z17Segment7_WriteAllcccchhhh>:
	}
}

void Segment7_WriteAll(char c3, char c2, char c1, char c0, uint8_t dot3, uint8_t dot2, uint8_t dot1, uint8_t dot0)
{
 9ce:	af 92       	push	r10
 9d0:	cf 92       	push	r12
 9d2:	ef 92       	push	r14
 9d4:	0f 93       	push	r16
 9d6:	1f 93       	push	r17
 9d8:	cf 93       	push	r28
 9da:	df 93       	push	r29
 9dc:	c8 2f       	mov	r28, r24
 9de:	d6 2f       	mov	r29, r22
 9e0:	14 2f       	mov	r17, r20
 9e2:	4a 2d       	mov	r20, r10
	Segment7_WriteSingle(0, c0, dot0);
 9e4:	62 2f       	mov	r22, r18
 9e6:	80 e0       	ldi	r24, 0x00	; 0
 9e8:	0e 94 c2 04 	call	0x984	; 0x984 <_Z20Segment7_WriteSinglehch>
	Segment7_WriteSingle(1, c1, dot1);
 9ec:	4c 2d       	mov	r20, r12
 9ee:	61 2f       	mov	r22, r17
 9f0:	81 e0       	ldi	r24, 0x01	; 1
 9f2:	0e 94 c2 04 	call	0x984	; 0x984 <_Z20Segment7_WriteSinglehch>
	Segment7_WriteSingle(2, c2, dot2);
 9f6:	4e 2d       	mov	r20, r14
 9f8:	6d 2f       	mov	r22, r29
 9fa:	82 e0       	ldi	r24, 0x02	; 2
 9fc:	0e 94 c2 04 	call	0x984	; 0x984 <_Z20Segment7_WriteSinglehch>
	Segment7_WriteSingle(3, c3, dot3);
 a00:	40 2f       	mov	r20, r16
 a02:	6c 2f       	mov	r22, r28
 a04:	83 e0       	ldi	r24, 0x03	; 3
 a06:	0e 94 c2 04 	call	0x984	; 0x984 <_Z20Segment7_WriteSinglehch>
}
 a0a:	df 91       	pop	r29
 a0c:	cf 91       	pop	r28
 a0e:	1f 91       	pop	r17
 a10:	0f 91       	pop	r16
 a12:	ef 90       	pop	r14
 a14:	cf 90       	pop	r12
 a16:	af 90       	pop	r10
 a18:	08 95       	ret

00000a1a <_Z28System_HandleFootswitchInput16Footswitch_Stateh>:
#include "MCP23017.h"

volatile System_State SystemState = EDITING;

void System_HandleFootswitchInput(Footswitch_State state, uint8_t sw)
{
 a1a:	af 92       	push	r10
 a1c:	cf 92       	push	r12
 a1e:	ef 92       	push	r14
 a20:	0f 93       	push	r16
 a22:	cf 93       	push	r28
 a24:	df 93       	push	r29
 a26:	1f 92       	push	r1
 a28:	cd b7       	in	r28, 0x3d	; 61
 a2a:	de b7       	in	r29, 0x3e	; 62
 a2c:	69 83       	std	Y+1, r22	; 0x01
	if (state == SHORT_PRESS)
 a2e:	83 30       	cpi	r24, 0x03	; 3
 a30:	41 f4       	brne	.+16     	; 0xa42 <_Z28System_HandleFootswitchInput16Footswitch_Stateh+0x28>
	{
		MasterCom_QueueCommand(FootswitchShortPress, 1, (uint8_t *)&sw);
 a32:	ae 01       	movw	r20, r28
 a34:	4f 5f       	subi	r20, 0xFF	; 255
 a36:	5f 4f       	sbci	r21, 0xFF	; 255
 a38:	61 e0       	ldi	r22, 0x01	; 1
 a3a:	81 eb       	ldi	r24, 0xB1	; 177
 a3c:	0e 94 70 02 	call	0x4e0	; 0x4e0 <_Z22MasterCom_QueueCommand3CMDhPh>
 a40:	28 c0       	rjmp	.+80     	; 0xa92 <_Z28System_HandleFootswitchInput16Footswitch_Stateh+0x78>
	}
	else if (state == LONG_PRESS)
 a42:	86 30       	cpi	r24, 0x06	; 6
 a44:	41 f4       	brne	.+16     	; 0xa56 <_Z28System_HandleFootswitchInput16Footswitch_Stateh+0x3c>
	{
		MasterCom_QueueCommand(FootswitchLongPress, 1, (uint8_t *)&sw);
 a46:	ae 01       	movw	r20, r28
 a48:	4f 5f       	subi	r20, 0xFF	; 255
 a4a:	5f 4f       	sbci	r21, 0xFF	; 255
 a4c:	61 e0       	ldi	r22, 0x01	; 1
 a4e:	82 eb       	ldi	r24, 0xB2	; 178
 a50:	0e 94 70 02 	call	0x4e0	; 0x4e0 <_Z22MasterCom_QueueCommand3CMDhPh>
 a54:	1e c0       	rjmp	.+60     	; 0xa92 <_Z28System_HandleFootswitchInput16Footswitch_Stateh+0x78>
	}
	else if (state == LONG_LONG_PRESS)
 a56:	87 30       	cpi	r24, 0x07	; 7
 a58:	e1 f4       	brne	.+56     	; 0xa92 <_Z28System_HandleFootswitchInput16Footswitch_Stateh+0x78>
	{
		MasterCom_QueueCommand(FootswitchLongLongPress, 1, (uint8_t *)&sw);
 a5a:	ae 01       	movw	r20, r28
 a5c:	4f 5f       	subi	r20, 0xFF	; 255
 a5e:	5f 4f       	sbci	r21, 0xFF	; 255
 a60:	61 e0       	ldi	r22, 0x01	; 1
 a62:	84 eb       	ldi	r24, 0xB4	; 180
 a64:	0e 94 70 02 	call	0x4e0	; 0x4e0 <_Z22MasterCom_QueueCommand3CMDhPh>
		
		/* Only write Tuner in 7-segment display if Not in tuner mode AND if not Loop Ctrl bottom row footswitch was pressed */
		if ((SystemState != TUNER) && !(SystemState == RUN_LOOP_CTRL && (sw & 0x0F)))
 a68:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <SystemState>
 a6c:	83 30       	cpi	r24, 0x03	; 3
 a6e:	89 f0       	breq	.+34     	; 0xa92 <_Z28System_HandleFootswitchInput16Footswitch_Stateh+0x78>
 a70:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <SystemState>
 a74:	82 30       	cpi	r24, 0x02	; 2
 a76:	19 f4       	brne	.+6      	; 0xa7e <_Z28System_HandleFootswitchInput16Footswitch_Stateh+0x64>
 a78:	89 81       	ldd	r24, Y+1	; 0x01
 a7a:	8f 70       	andi	r24, 0x0F	; 15
 a7c:	51 f4       	brne	.+20     	; 0xa92 <_Z28System_HandleFootswitchInput16Footswitch_Stateh+0x78>
		{
			Segment7_WriteAll('T', 'u', 'n', 'r', 0, 0, 0, 0);
 a7e:	a1 2c       	mov	r10, r1
 a80:	c1 2c       	mov	r12, r1
 a82:	e1 2c       	mov	r14, r1
 a84:	00 e0       	ldi	r16, 0x00	; 0
 a86:	22 e7       	ldi	r18, 0x72	; 114
 a88:	4e e6       	ldi	r20, 0x6E	; 110
 a8a:	65 e7       	ldi	r22, 0x75	; 117
 a8c:	84 e5       	ldi	r24, 0x54	; 84
 a8e:	0e 94 e7 04 	call	0x9ce	; 0x9ce <_Z17Segment7_WriteAllcccchhhh>
		}
	}
}
 a92:	0f 90       	pop	r0
 a94:	df 91       	pop	r29
 a96:	cf 91       	pop	r28
 a98:	0f 91       	pop	r16
 a9a:	ef 90       	pop	r14
 a9c:	cf 90       	pop	r12
 a9e:	af 90       	pop	r10
 aa0:	08 95       	ret

00000aa2 <_Z26System_HandleMasterCommand3CMDhPh>:

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
 aa2:	af 92       	push	r10
 aa4:	cf 92       	push	r12
 aa6:	ef 92       	push	r14
 aa8:	0f 93       	push	r16
 aaa:	cf 93       	push	r28
 aac:	df 93       	push	r29
	unsigned char response = ACK_BYTE;
	
	if (cmd == UpdateSystemState && length == 1)
 aae:	85 3d       	cpi	r24, 0xD5	; 213
 ab0:	f1 f4       	brne	.+60     	; 0xaee <_Z26System_HandleMasterCommand3CMDhPh+0x4c>
 ab2:	61 30       	cpi	r22, 0x01	; 1
 ab4:	09 f0       	breq	.+2      	; 0xab8 <_Z26System_HandleMasterCommand3CMDhPh+0x16>
 ab6:	49 c0       	rjmp	.+146    	; 0xb4a <_Z26System_HandleMasterCommand3CMDhPh+0xa8>
	{
		if (dat[0] == 4)
 ab8:	fa 01       	movw	r30, r20
 aba:	80 81       	ld	r24, Z
 abc:	84 30       	cpi	r24, 0x04	; 4
 abe:	29 f4       	brne	.+10     	; 0xaca <_Z26System_HandleMasterCommand3CMDhPh+0x28>
		{
			SystemState = RUN_PRESET_CTRL;
 ac0:	81 e0       	ldi	r24, 0x01	; 1
 ac2:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <SystemState>
	}
}

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
	unsigned char response = ACK_BYTE;
 ac6:	8c ea       	ldi	r24, 0xAC	; 172
 ac8:	49 c0       	rjmp	.+146    	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
	{
		if (dat[0] == 4)
		{
			SystemState = RUN_PRESET_CTRL;
		}
		else if (dat[0] == 6)
 aca:	86 30       	cpi	r24, 0x06	; 6
 acc:	29 f4       	brne	.+10     	; 0xad8 <_Z26System_HandleMasterCommand3CMDhPh+0x36>
		{
			SystemState = RUN_LOOP_CTRL;
 ace:	82 e0       	ldi	r24, 0x02	; 2
 ad0:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <SystemState>
	}
}

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
	unsigned char response = ACK_BYTE;
 ad4:	8c ea       	ldi	r24, 0xAC	; 172
 ad6:	42 c0       	rjmp	.+132    	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
		}
		else if (dat[0] == 6)
		{
			SystemState = RUN_LOOP_CTRL;
		}
		else if (dat[0] == 8)
 ad8:	88 30       	cpi	r24, 0x08	; 8
 ada:	29 f4       	brne	.+10     	; 0xae6 <_Z26System_HandleMasterCommand3CMDhPh+0x44>
		{
			SystemState = TUNER;
 adc:	83 e0       	ldi	r24, 0x03	; 3
 ade:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <SystemState>
	}
}

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
	unsigned char response = ACK_BYTE;
 ae2:	8c ea       	ldi	r24, 0xAC	; 172
 ae4:	3b c0       	rjmp	.+118    	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
		{
			SystemState = TUNER;
		}
		else
		{
			SystemState = EDITING;
 ae6:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <SystemState>
	}
}

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
	unsigned char response = ACK_BYTE;
 aea:	8c ea       	ldi	r24, 0xAC	; 172
 aec:	37 c0       	rjmp	.+110    	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
 aee:	ea 01       	movw	r28, r20
		else
		{
			SystemState = EDITING;
		}
	}
	else if (cmd == Update7segments && length == 4)
 af0:	87 3d       	cpi	r24, 0xD7	; 215
 af2:	71 f4       	brne	.+28     	; 0xb10 <_Z26System_HandleMasterCommand3CMDhPh+0x6e>
 af4:	64 30       	cpi	r22, 0x04	; 4
 af6:	59 f5       	brne	.+86     	; 0xb4e <_Z26System_HandleMasterCommand3CMDhPh+0xac>
	{
		Segment7_WriteAll((char)dat[0], (char)dat[1], (char)dat[2], (char)dat[3], 0, 0, 0, 0);
 af8:	a1 2c       	mov	r10, r1
 afa:	c1 2c       	mov	r12, r1
 afc:	e1 2c       	mov	r14, r1
 afe:	00 e0       	ldi	r16, 0x00	; 0
 b00:	2b 81       	ldd	r18, Y+3	; 0x03
 b02:	4a 81       	ldd	r20, Y+2	; 0x02
 b04:	69 81       	ldd	r22, Y+1	; 0x01
 b06:	88 81       	ld	r24, Y
 b08:	0e 94 e7 04 	call	0x9ce	; 0x9ce <_Z17Segment7_WriteAllcccchhhh>
	}
}

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
	unsigned char response = ACK_BYTE;
 b0c:	8c ea       	ldi	r24, 0xAC	; 172
			SystemState = EDITING;
		}
	}
	else if (cmd == Update7segments && length == 4)
	{
		Segment7_WriteAll((char)dat[0], (char)dat[1], (char)dat[2], (char)dat[3], 0, 0, 0, 0);
 b0e:	26 c0       	rjmp	.+76     	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
	}
	else if (cmd == UpdatePresetLoopLEDs && length == 1)
 b10:	80 3d       	cpi	r24, 0xD0	; 208
 b12:	49 f4       	brne	.+18     	; 0xb26 <_Z26System_HandleMasterCommand3CMDhPh+0x84>
 b14:	61 30       	cpi	r22, 0x01	; 1
 b16:	e9 f4       	brne	.+58     	; 0xb52 <_Z26System_HandleMasterCommand3CMDhPh+0xb0>
	{
		MCP23017_WriteReg(MCP23017_ADDR_SWITCH_INDICATOR, OLATA, dat[0]);
 b18:	48 81       	ld	r20, Y
 b1a:	64 e1       	ldi	r22, 0x14	; 20
 b1c:	80 e0       	ldi	r24, 0x00	; 0
 b1e:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
	}
}

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
	unsigned char response = ACK_BYTE;
 b22:	8c ea       	ldi	r24, 0xAC	; 172
	{
		Segment7_WriteAll((char)dat[0], (char)dat[1], (char)dat[2], (char)dat[3], 0, 0, 0, 0);
	}
	else if (cmd == UpdatePresetLoopLEDs && length == 1)
	{
		MCP23017_WriteReg(MCP23017_ADDR_SWITCH_INDICATOR, OLATA, dat[0]);
 b24:	1b c0       	rjmp	.+54     	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
	}
	else if (cmd == UpdateTunerLEDs && length == 2)
 b26:	83 3d       	cpi	r24, 0xD3	; 211
 b28:	b1 f4       	brne	.+44     	; 0xb56 <_Z26System_HandleMasterCommand3CMDhPh+0xb4>
 b2a:	62 30       	cpi	r22, 0x02	; 2
 b2c:	b1 f4       	brne	.+44     	; 0xb5a <_Z26System_HandleMasterCommand3CMDhPh+0xb8>
	{
		MCP23017_WriteReg(MCP23017_ADDR_TUNER_DISPLAY, OLATA, dat[0]);
 b2e:	48 81       	ld	r20, Y
 b30:	64 e1       	ldi	r22, 0x14	; 20
 b32:	84 e0       	ldi	r24, 0x04	; 4
 b34:	0e 94 98 04 	call	0x930	; 0x930 <_Z17MCP23017_WriteReghhh>
				
		if (dat[1])
 b38:	89 81       	ldd	r24, Y+1	; 0x01
 b3a:	88 23       	and	r24, r24
 b3c:	19 f0       	breq	.+6      	; 0xb44 <_Z26System_HandleMasterCommand3CMDhPh+0xa2>
		{
			TUNER_GREEN_LED_PORT |= TUNER_GREEN_LED_MASK;
 b3e:	28 9a       	sbi	0x05, 0	; 5
	}
}

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
	unsigned char response = ACK_BYTE;
 b40:	8c ea       	ldi	r24, 0xAC	; 172
 b42:	0c c0       	rjmp	.+24     	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
		{
			TUNER_GREEN_LED_PORT |= TUNER_GREEN_LED_MASK;
		}
		else
		{
			TUNER_GREEN_LED_PORT &= ~TUNER_GREEN_LED_MASK;
 b44:	28 98       	cbi	0x05, 0	; 5
	}
}

unsigned char System_HandleMasterCommand(CMD cmd, uint8_t length, uint8_t *dat)
{
	unsigned char response = ACK_BYTE;
 b46:	8c ea       	ldi	r24, 0xAC	; 172
 b48:	09 c0       	rjmp	.+18     	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
			TUNER_GREEN_LED_PORT &= ~TUNER_GREEN_LED_MASK;
		}
	}
	else
	{
		response = NACK_BYTE;
 b4a:	8a e2       	ldi	r24, 0x2A	; 42
 b4c:	07 c0       	rjmp	.+14     	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
 b4e:	8a e2       	ldi	r24, 0x2A	; 42
 b50:	05 c0       	rjmp	.+10     	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
 b52:	8a e2       	ldi	r24, 0x2A	; 42
 b54:	03 c0       	rjmp	.+6      	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
 b56:	8a e2       	ldi	r24, 0x2A	; 42
 b58:	01 c0       	rjmp	.+2      	; 0xb5c <_Z26System_HandleMasterCommand3CMDhPh+0xba>
 b5a:	8a e2       	ldi	r24, 0x2A	; 42
	}
	
	return response;
}
 b5c:	df 91       	pop	r29
 b5e:	cf 91       	pop	r28
 b60:	0f 91       	pop	r16
 b62:	ef 90       	pop	r14
 b64:	cf 90       	pop	r12
 b66:	af 90       	pop	r10
 b68:	08 95       	ret

00000b6a <_Z11Timer0_Initv>:

uint32_t Timer0_ms2cnt(uint32_t ms)
{
	ms *= 1000;
	return (uint32_t)(ms / TIMER0_PERIOD_US);
}
 b6a:	84 b5       	in	r24, 0x24	; 36
 b6c:	82 60       	ori	r24, 0x02	; 2
 b6e:	84 bd       	out	0x24, r24	; 36
 b70:	16 bc       	out	0x26, r1	; 38
 b72:	8c e7       	ldi	r24, 0x7C	; 124
 b74:	87 bd       	out	0x27, r24	; 39
 b76:	ee e6       	ldi	r30, 0x6E	; 110
 b78:	f0 e0       	ldi	r31, 0x00	; 0
 b7a:	80 81       	ld	r24, Z
 b7c:	82 60       	ori	r24, 0x02	; 2
 b7e:	80 83       	st	Z, r24
 b80:	85 b5       	in	r24, 0x25	; 37
 b82:	84 60       	ori	r24, 0x04	; 4
 b84:	85 bd       	out	0x25, r24	; 37
 b86:	08 95       	ret

00000b88 <__vector_14>:

/* Timer0 Compare A Match Interrupt Service Routine */
ISR(TIMER0_COMPA_vect)
{
 b88:	1f 92       	push	r1
 b8a:	0f 92       	push	r0
 b8c:	0f b6       	in	r0, 0x3f	; 63
 b8e:	0f 92       	push	r0
 b90:	11 24       	eor	r1, r1
 b92:	2f 93       	push	r18
 b94:	8f 93       	push	r24
 b96:	9f 93       	push	r25
	/* Overflow counter for delaying transmit to Master */
	if (MasterCom_DelayTXOvfCnt)
 b98:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <MasterCom_DelayTXOvfCnt>
 b9c:	88 23       	and	r24, r24
 b9e:	61 f0       	breq	.+24     	; 0xbb8 <__vector_14+0x30>
	{
		if (++MasterCom_DelayTXOvfCnt > MASTERCOM_DELAY_TX_TIMEOUT)
 ba0:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <MasterCom_DelayTXOvfCnt>
 ba4:	8f 5f       	subi	r24, 0xFF	; 255
 ba6:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <MasterCom_DelayTXOvfCnt>
 baa:	83 30       	cpi	r24, 0x03	; 3
 bac:	28 f0       	brcs	.+10     	; 0xbb8 <__vector_14+0x30>
		{
			MasterCom_DelayTXOvfCnt = 0;	// Stop overflow counter
 bae:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <MasterCom_DelayTXOvfCnt>
			MasterCom_DelayTxFlag = true;
 bb2:	81 e0       	ldi	r24, 0x01	; 1
 bb4:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <MasterCom_DelayTxFlag>
		}
	}

	/* Overflow counter for Master response timeout */
	if (MasterCom_ResponseTimeoutOvfCnt)
 bb8:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <MasterCom_ResponseTimeoutOvfCnt>
 bbc:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <MasterCom_ResponseTimeoutOvfCnt+0x1>
 bc0:	89 2b       	or	r24, r25
 bc2:	99 f0       	breq	.+38     	; 0xbea <__vector_14+0x62>
	{
		if (++MasterCom_ResponseTimeoutOvfCnt > MASTERCOM_RESPONSE_TIMEOUT)
 bc4:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <MasterCom_ResponseTimeoutOvfCnt>
 bc8:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <MasterCom_ResponseTimeoutOvfCnt+0x1>
 bcc:	01 96       	adiw	r24, 0x01	; 1
 bce:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <MasterCom_ResponseTimeoutOvfCnt+0x1>
 bd2:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <MasterCom_ResponseTimeoutOvfCnt>
 bd6:	41 97       	sbiw	r24, 0x11	; 17
 bd8:	40 f0       	brcs	.+16     	; 0xbea <__vector_14+0x62>
		{
			MasterCom_ResponseTimeoutOvfCnt = 1;	// Reset overflow counter
 bda:	81 e0       	ldi	r24, 0x01	; 1
 bdc:	90 e0       	ldi	r25, 0x00	; 0
 bde:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <MasterCom_ResponseTimeoutOvfCnt+0x1>
 be2:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <MasterCom_ResponseTimeoutOvfCnt>
			MasterCom_ResponseTimeoutFlag = true;
 be6:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <MasterCom_ResponseTimeoutFlag>
		}
	}
	
	/* Overflow counter for receiving full command frame */
	if (MasterCom_FullFrameTimeoutOvfCnt)
 bea:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <MasterCom_FullFrameTimeoutOvfCnt>
 bee:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <MasterCom_FullFrameTimeoutOvfCnt+0x1>
 bf2:	89 2b       	or	r24, r25
 bf4:	91 f0       	breq	.+36     	; 0xc1a <__vector_14+0x92>
	{
		if (++MasterCom_FullFrameTimeoutOvfCnt > MASTERCOM_FULL_FRAME_TIMEOUT)
 bf6:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <MasterCom_FullFrameTimeoutOvfCnt>
 bfa:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <MasterCom_FullFrameTimeoutOvfCnt+0x1>
 bfe:	01 96       	adiw	r24, 0x01	; 1
 c00:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <MasterCom_FullFrameTimeoutOvfCnt+0x1>
 c04:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <MasterCom_FullFrameTimeoutOvfCnt>
 c08:	06 97       	sbiw	r24, 0x06	; 6
 c0a:	38 f0       	brcs	.+14     	; 0xc1a <__vector_14+0x92>
		{
			MasterCom_FullFrameTimeoutOvfCnt = 0;	// Stop counter
 c0c:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <MasterCom_FullFrameTimeoutOvfCnt+0x1>
 c10:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <MasterCom_FullFrameTimeoutOvfCnt>
			MasterCom_FullFrameTimeoutFlag = true;
 c14:	81 e0       	ldi	r24, 0x01	; 1
 c16:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <MasterCom_FullFrameTimeoutFlag>
		}
	}
	
	/* Overflow counter for handling Footswitch press timing */
	if (Footswitch_TimerOvfCnt)
 c1a:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <Footswitch_TimerOvfCnt>
 c1e:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 c22:	89 2b       	or	r24, r25
 c24:	09 f4       	brne	.+2      	; 0xc28 <__vector_14+0xa0>
 c26:	43 c0       	rjmp	.+134    	; 0xcae <__vector_14+0x126>
	{
		Footswitch_TimerOvfCnt++;
 c28:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <Footswitch_TimerOvfCnt>
 c2c:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 c30:	01 96       	adiw	r24, 0x01	; 1
 c32:	90 93 a4 01 	sts	0x01A4, r25	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 c36:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <Footswitch_TimerOvfCnt>
			
		if (Footswitch_TimerOvfCnt > FOOTSWITCH_LONG_LONG_PRESS_TIMEOUT && Footswitch_PressState == PRESSED)
 c3a:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <Footswitch_TimerOvfCnt>
 c3e:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 c42:	81 3b       	cpi	r24, 0xB1	; 177
 c44:	94 40       	sbci	r25, 0x04	; 4
 c46:	b0 f0       	brcs	.+44     	; 0xc74 <__vector_14+0xec>
 c48:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
 c4c:	84 30       	cpi	r24, 0x04	; 4
 c4e:	91 f4       	brne	.+36     	; 0xc74 <__vector_14+0xec>
 c50:	0a c0       	rjmp	.+20     	; 0xc66 <__vector_14+0xde>
		{
			Footswitch_TimerFlag = true;
			Footswitch_PressState = STILL_PRESSED;
		}
		else if (Footswitch_TimerOvfCnt > FOOTSWITCH_LONG_PRESS_TIMEOUT  && Footswitch_PressState == WAITING)
 c52:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
 c56:	82 30       	cpi	r24, 0x02	; 2
 c58:	e1 f4       	brne	.+56     	; 0xc92 <__vector_14+0x10a>
 c5a:	14 c0       	rjmp	.+40     	; 0xc84 <__vector_14+0xfc>
		{
			Footswitch_PressState = PRESSED;
			Footswitch_TimerFlag = true;
		}
		else if (Footswitch_TimerOvfCnt > FOOTSWITCH_SHORT_PRESS_TIMEOUT && Footswitch_PressState == PRESS_SENSED)
 c5c:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <Footswitch_PressState>
 c60:	81 30       	cpi	r24, 0x01	; 1
 c62:	29 f5       	brne	.+74     	; 0xcae <__vector_14+0x126>
 c64:	1e c0       	rjmp	.+60     	; 0xca2 <__vector_14+0x11a>
	{
		Footswitch_TimerOvfCnt++;
			
		if (Footswitch_TimerOvfCnt > FOOTSWITCH_LONG_LONG_PRESS_TIMEOUT && Footswitch_PressState == PRESSED)
		{
			Footswitch_TimerFlag = true;
 c66:	81 e0       	ldi	r24, 0x01	; 1
 c68:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <__data_end>
			Footswitch_PressState = STILL_PRESSED;
 c6c:	85 e0       	ldi	r24, 0x05	; 5
 c6e:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
 c72:	1d c0       	rjmp	.+58     	; 0xcae <__vector_14+0x126>
		}
		else if (Footswitch_TimerOvfCnt > FOOTSWITCH_LONG_PRESS_TIMEOUT  && Footswitch_PressState == WAITING)
 c74:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <Footswitch_TimerOvfCnt>
 c78:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 c7c:	89 35       	cpi	r24, 0x59	; 89
 c7e:	92 40       	sbci	r25, 0x02	; 2
 c80:	40 f7       	brcc	.-48     	; 0xc52 <__vector_14+0xca>
 c82:	07 c0       	rjmp	.+14     	; 0xc92 <__vector_14+0x10a>
		{
			Footswitch_PressState = PRESSED;
 c84:	84 e0       	ldi	r24, 0x04	; 4
 c86:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
			Footswitch_TimerFlag = true;
 c8a:	81 e0       	ldi	r24, 0x01	; 1
 c8c:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <__data_end>
 c90:	0e c0       	rjmp	.+28     	; 0xcae <__vector_14+0x126>
		}
		else if (Footswitch_TimerOvfCnt > FOOTSWITCH_SHORT_PRESS_TIMEOUT && Footswitch_PressState == PRESS_SENSED)
 c92:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <Footswitch_TimerOvfCnt>
 c96:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <Footswitch_TimerOvfCnt+0x1>
 c9a:	8d 38       	cpi	r24, 0x8D	; 141
 c9c:	91 05       	cpc	r25, r1
 c9e:	f0 f6       	brcc	.-68     	; 0xc5c <__vector_14+0xd4>
 ca0:	06 c0       	rjmp	.+12     	; 0xcae <__vector_14+0x126>
		{
			Footswitch_PressState = WAITING;
 ca2:	82 e0       	ldi	r24, 0x02	; 2
 ca4:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <Footswitch_PressState>
			Footswitch_TimerFlag = true;
 ca8:	81 e0       	ldi	r24, 0x01	; 1
 caa:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <__data_end>
		}
	}
 cae:	9f 91       	pop	r25
 cb0:	8f 91       	pop	r24
 cb2:	2f 91       	pop	r18
 cb4:	0f 90       	pop	r0
 cb6:	0f be       	out	0x3f, r0	; 63
 cb8:	0f 90       	pop	r0
 cba:	1f 90       	pop	r1
 cbc:	18 95       	reti

00000cbe <_Z9UART_Initjhh>:
	
	for (i = 0; i < length; i++)
	{
		UART_QueueChar(array[i]);
	}
}
 cbe:	cf 93       	push	r28
 cc0:	df 93       	push	r29
 cc2:	d6 2f       	mov	r29, r22
 cc4:	c4 2f       	mov	r28, r20
 cc6:	51 9a       	sbi	0x0a, 1	; 10
 cc8:	59 9a       	sbi	0x0b, 1	; 11
 cca:	10 92 16 02 	sts	0x0216, r1	; 0x800216 <_ZL11UART_TxHead>
 cce:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <_ZL11UART_TxTail>
 cd2:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <_ZL11UART_RxHead>
 cd6:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <_ZL11UART_RxTail>
 cda:	a0 e0       	ldi	r26, 0x00	; 0
 cdc:	b0 e0       	ldi	r27, 0x00	; 0
 cde:	88 0f       	add	r24, r24
 ce0:	99 1f       	adc	r25, r25
 ce2:	aa 1f       	adc	r26, r26
 ce4:	bb 1f       	adc	r27, r27
 ce6:	88 0f       	add	r24, r24
 ce8:	99 1f       	adc	r25, r25
 cea:	aa 1f       	adc	r26, r26
 cec:	bb 1f       	adc	r27, r27
 cee:	9c 01       	movw	r18, r24
 cf0:	ad 01       	movw	r20, r26
 cf2:	22 0f       	add	r18, r18
 cf4:	33 1f       	adc	r19, r19
 cf6:	44 1f       	adc	r20, r20
 cf8:	55 1f       	adc	r21, r21
 cfa:	22 0f       	add	r18, r18
 cfc:	33 1f       	adc	r19, r19
 cfe:	44 1f       	adc	r20, r20
 d00:	55 1f       	adc	r21, r21
 d02:	60 e0       	ldi	r22, 0x00	; 0
 d04:	74 e2       	ldi	r23, 0x24	; 36
 d06:	84 ef       	ldi	r24, 0xF4	; 244
 d08:	90 e0       	ldi	r25, 0x00	; 0
 d0a:	0e 94 63 07 	call	0xec6	; 0xec6 <__udivmodsi4>
 d0e:	21 50       	subi	r18, 0x01	; 1
 d10:	31 09       	sbc	r19, r1
 d12:	30 93 c5 00 	sts	0x00C5, r19	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
 d16:	20 93 c4 00 	sts	0x00C4, r18	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
 d1a:	e2 ec       	ldi	r30, 0xC2	; 194
 d1c:	f0 e0       	ldi	r31, 0x00	; 0
 d1e:	80 81       	ld	r24, Z
 d20:	8f 73       	andi	r24, 0x3F	; 63
 d22:	80 83       	st	Z, r24
 d24:	d2 30       	cpi	r29, 0x02	; 2
 d26:	21 f4       	brne	.+8      	; 0xd30 <_Z9UART_Initjhh+0x72>
 d28:	80 81       	ld	r24, Z
 d2a:	88 60       	ori	r24, 0x08	; 8
 d2c:	80 83       	st	Z, r24
 d2e:	05 c0       	rjmp	.+10     	; 0xd3a <_Z9UART_Initjhh+0x7c>
 d30:	e2 ec       	ldi	r30, 0xC2	; 194
 d32:	f0 e0       	ldi	r31, 0x00	; 0
 d34:	80 81       	ld	r24, Z
 d36:	87 7f       	andi	r24, 0xF7	; 247
 d38:	80 83       	st	Z, r24
 d3a:	c2 30       	cpi	r28, 0x02	; 2
 d3c:	49 f4       	brne	.+18     	; 0xd50 <_Z9UART_Initjhh+0x92>
 d3e:	e2 ec       	ldi	r30, 0xC2	; 194
 d40:	f0 e0       	ldi	r31, 0x00	; 0
 d42:	80 81       	ld	r24, Z
 d44:	8f 7e       	andi	r24, 0xEF	; 239
 d46:	80 83       	st	Z, r24
 d48:	80 81       	ld	r24, Z
 d4a:	80 62       	ori	r24, 0x20	; 32
 d4c:	80 83       	st	Z, r24
 d4e:	0d c0       	rjmp	.+26     	; 0xd6a <_Z9UART_Initjhh+0xac>
 d50:	c3 30       	cpi	r28, 0x03	; 3
 d52:	31 f4       	brne	.+12     	; 0xd60 <_Z9UART_Initjhh+0xa2>
 d54:	e2 ec       	ldi	r30, 0xC2	; 194
 d56:	f0 e0       	ldi	r31, 0x00	; 0
 d58:	80 81       	ld	r24, Z
 d5a:	80 63       	ori	r24, 0x30	; 48
 d5c:	80 83       	st	Z, r24
 d5e:	05 c0       	rjmp	.+10     	; 0xd6a <_Z9UART_Initjhh+0xac>
 d60:	e2 ec       	ldi	r30, 0xC2	; 194
 d62:	f0 e0       	ldi	r31, 0x00	; 0
 d64:	80 81       	ld	r24, Z
 d66:	8f 7c       	andi	r24, 0xCF	; 207
 d68:	80 83       	st	Z, r24
 d6a:	e2 ec       	ldi	r30, 0xC2	; 194
 d6c:	f0 e0       	ldi	r31, 0x00	; 0
 d6e:	80 81       	ld	r24, Z
 d70:	86 60       	ori	r24, 0x06	; 6
 d72:	80 83       	st	Z, r24
 d74:	e1 ec       	ldi	r30, 0xC1	; 193
 d76:	f0 e0       	ldi	r31, 0x00	; 0
 d78:	80 81       	ld	r24, Z
 d7a:	80 6a       	ori	r24, 0xA0	; 160
 d7c:	80 83       	st	Z, r24
 d7e:	80 81       	ld	r24, Z
 d80:	88 61       	ori	r24, 0x18	; 24
 d82:	80 83       	st	Z, r24
 d84:	df 91       	pop	r29
 d86:	cf 91       	pop	r28
 d88:	08 95       	ret

00000d8a <_Z12UART_GetCharv>:
 d8a:	90 91 14 02 	lds	r25, 0x0214	; 0x800214 <_ZL11UART_RxHead>
 d8e:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <_ZL11UART_RxTail>
 d92:	98 17       	cp	r25, r24
 d94:	91 f0       	breq	.+36     	; 0xdba <_Z12UART_GetCharv+0x30>
 d96:	e0 91 13 02 	lds	r30, 0x0213	; 0x800213 <_ZL11UART_RxTail>
 d9a:	ef 5f       	subi	r30, 0xFF	; 255
 d9c:	ef 73       	andi	r30, 0x3F	; 63
 d9e:	e0 93 13 02 	sts	0x0213, r30	; 0x800213 <_ZL11UART_RxTail>
 da2:	f0 e0       	ldi	r31, 0x00	; 0
 da4:	e9 5e       	subi	r30, 0xE9	; 233
 da6:	fd 4f       	sbci	r31, 0xFD	; 253
 da8:	20 81       	ld	r18, Z
 daa:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <_ZL16UART_LastRxError>
 dae:	90 e0       	ldi	r25, 0x00	; 0
 db0:	98 2f       	mov	r25, r24
 db2:	88 27       	eor	r24, r24
 db4:	82 0f       	add	r24, r18
 db6:	91 1d       	adc	r25, r1
 db8:	08 95       	ret
 dba:	80 e0       	ldi	r24, 0x00	; 0
 dbc:	91 e0       	ldi	r25, 0x01	; 1
 dbe:	08 95       	ret

00000dc0 <_Z14UART_Availablev>:
 dc0:	30 91 14 02 	lds	r19, 0x0214	; 0x800214 <_ZL11UART_RxHead>
 dc4:	20 91 13 02 	lds	r18, 0x0213	; 0x800213 <_ZL11UART_RxTail>
 dc8:	81 e0       	ldi	r24, 0x01	; 1
 dca:	90 e0       	ldi	r25, 0x00	; 0
 dcc:	32 13       	cpse	r19, r18
 dce:	02 c0       	rjmp	.+4      	; 0xdd4 <_Z14UART_Availablev+0x14>
 dd0:	80 e0       	ldi	r24, 0x00	; 0
 dd2:	90 e0       	ldi	r25, 0x00	; 0
 dd4:	08 95       	ret

00000dd6 <_Z14UART_QueueCharh>:
 dd6:	90 91 16 02 	lds	r25, 0x0216	; 0x800216 <_ZL11UART_TxHead>
 dda:	9f 5f       	subi	r25, 0xFF	; 255
 ddc:	9f 73       	andi	r25, 0x3F	; 63
 dde:	20 91 15 02 	lds	r18, 0x0215	; 0x800215 <_ZL11UART_TxTail>
 de2:	92 17       	cp	r25, r18
 de4:	51 f0       	breq	.+20     	; 0xdfa <_Z14UART_QueueCharh+0x24>
 de6:	e9 2f       	mov	r30, r25
 de8:	f0 e0       	ldi	r31, 0x00	; 0
 dea:	e9 5a       	subi	r30, 0xA9	; 169
 dec:	fd 4f       	sbci	r31, 0xFD	; 253
 dee:	80 83       	st	Z, r24
 df0:	90 93 16 02 	sts	0x0216, r25	; 0x800216 <_ZL11UART_TxHead>
 df4:	81 e0       	ldi	r24, 0x01	; 1
 df6:	90 e0       	ldi	r25, 0x00	; 0
 df8:	08 95       	ret
 dfa:	80 e0       	ldi	r24, 0x00	; 0
 dfc:	90 e0       	ldi	r25, 0x00	; 0
 dfe:	08 95       	ret

00000e00 <_Z13UART_PutQueuev>:


void UART_PutQueue(void)
{
	/* enable UDRE interrupt */
	UCSR0B |= (1 << UDRIE0);
 e00:	e1 ec       	ldi	r30, 0xC1	; 193
 e02:	f0 e0       	ldi	r31, 0x00	; 0
 e04:	80 81       	ld	r24, Z
 e06:	80 62       	ori	r24, 0x20	; 32
 e08:	80 83       	st	Z, r24
 e0a:	08 95       	ret

00000e0c <_Z17UART_QueueIsEmptyv>:
}

bool UART_QueueIsEmpty(void)
{
	return (UART_TxHead == UART_TxTail);
 e0c:	20 91 16 02 	lds	r18, 0x0216	; 0x800216 <_ZL11UART_TxHead>
 e10:	90 91 15 02 	lds	r25, 0x0215	; 0x800215 <_ZL11UART_TxTail>
 e14:	81 e0       	ldi	r24, 0x01	; 1
 e16:	29 13       	cpse	r18, r25
 e18:	80 e0       	ldi	r24, 0x00	; 0
}
 e1a:	08 95       	ret

00000e1c <__vector_18>:
/*************************************************************************
Function: UART0 Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
ISR(USART_RX_vect)
{
 e1c:	1f 92       	push	r1
 e1e:	0f 92       	push	r0
 e20:	0f b6       	in	r0, 0x3f	; 63
 e22:	0f 92       	push	r0
 e24:	11 24       	eor	r1, r1
 e26:	2f 93       	push	r18
 e28:	8f 93       	push	r24
 e2a:	9f 93       	push	r25
 e2c:	ef 93       	push	r30
 e2e:	ff 93       	push	r31
	unsigned char usr;
	unsigned char lastRxError;
    
    
	/* read UART status register and UART data register */
	usr  = UCSR0A;
 e30:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
	data = UDR0;
 e34:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    
	/* */
	lastRxError = (usr & (FE0 | DOR0));
 e38:	87 70       	andi	r24, 0x07	; 7
    
	/* calculate buffer index */
	tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
 e3a:	e0 91 14 02 	lds	r30, 0x0214	; 0x800214 <_ZL11UART_RxHead>
 e3e:	ef 5f       	subi	r30, 0xFF	; 255
 e40:	ef 73       	andi	r30, 0x3F	; 63
    
	if ( tmphead == UART_RxTail )
 e42:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <_ZL11UART_RxTail>
 e46:	e9 17       	cp	r30, r25
 e48:	39 f0       	breq	.+14     	; 0xe58 <__vector_18+0x3c>
		lastRxError = UART_BUFFER_OVERFLOW >> 8;
	}
	else
	{
		/* store new index */
		UART_RxHead = tmphead;
 e4a:	e0 93 14 02 	sts	0x0214, r30	; 0x800214 <_ZL11UART_RxHead>
		/* store received data in buffer */
		UART_RxBuf[tmphead] = data;
 e4e:	f0 e0       	ldi	r31, 0x00	; 0
 e50:	e9 5e       	subi	r30, 0xE9	; 233
 e52:	fd 4f       	sbci	r31, 0xFD	; 253
 e54:	20 83       	st	Z, r18
 e56:	01 c0       	rjmp	.+2      	; 0xe5a <__vector_18+0x3e>
	tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
	if ( tmphead == UART_RxTail )
	{
		/* error: receive buffer overflow */
		lastRxError = UART_BUFFER_OVERFLOW >> 8;
 e58:	82 e0       	ldi	r24, 0x02	; 2
		UART_RxHead = tmphead;
		/* store received data in buffer */
		UART_RxBuf[tmphead] = data;
	}

	UART_LastRxError = lastRxError;
 e5a:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <_ZL16UART_LastRxError>
}
 e5e:	ff 91       	pop	r31
 e60:	ef 91       	pop	r30
 e62:	9f 91       	pop	r25
 e64:	8f 91       	pop	r24
 e66:	2f 91       	pop	r18
 e68:	0f 90       	pop	r0
 e6a:	0f be       	out	0x3f, r0	; 63
 e6c:	0f 90       	pop	r0
 e6e:	1f 90       	pop	r1
 e70:	18 95       	reti

00000e72 <__vector_19>:
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
ISR(USART_UDRE_vect)
{
 e72:	1f 92       	push	r1
 e74:	0f 92       	push	r0
 e76:	0f b6       	in	r0, 0x3f	; 63
 e78:	0f 92       	push	r0
 e7a:	11 24       	eor	r1, r1
 e7c:	8f 93       	push	r24
 e7e:	9f 93       	push	r25
 e80:	ef 93       	push	r30
 e82:	ff 93       	push	r31
	unsigned char tmptail;
    
	if ( UART_TxHead != UART_TxTail)
 e84:	90 91 16 02 	lds	r25, 0x0216	; 0x800216 <_ZL11UART_TxHead>
 e88:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <_ZL11UART_TxTail>
 e8c:	98 17       	cp	r25, r24
 e8e:	69 f0       	breq	.+26     	; 0xeaa <__vector_19+0x38>
	{
		/* calculate and store new buffer index */
		tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
 e90:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <_ZL11UART_TxTail>
 e94:	ef 5f       	subi	r30, 0xFF	; 255
 e96:	ef 73       	andi	r30, 0x3F	; 63
		UART_TxTail = tmptail;
 e98:	e0 93 15 02 	sts	0x0215, r30	; 0x800215 <_ZL11UART_TxTail>

		/* get one byte from buffer and write it to UART */
		UDR0 = UART_TxBuf[tmptail];  /* start transmission */
 e9c:	f0 e0       	ldi	r31, 0x00	; 0
 e9e:	e9 5a       	subi	r30, 0xA9	; 169
 ea0:	fd 4f       	sbci	r31, 0xFD	; 253
 ea2:	80 81       	ld	r24, Z
 ea4:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 ea8:	05 c0       	rjmp	.+10     	; 0xeb4 <__vector_19+0x42>
	}
	else
	{
		/* tx buffer empty, disable UDRE interrupt */
		UCSR0B &= ~(1 << UDRIE0);
 eaa:	e1 ec       	ldi	r30, 0xC1	; 193
 eac:	f0 e0       	ldi	r31, 0x00	; 0
 eae:	80 81       	ld	r24, Z
 eb0:	8f 7d       	andi	r24, 0xDF	; 223
 eb2:	80 83       	st	Z, r24
	}
}
 eb4:	ff 91       	pop	r31
 eb6:	ef 91       	pop	r30
 eb8:	9f 91       	pop	r25
 eba:	8f 91       	pop	r24
 ebc:	0f 90       	pop	r0
 ebe:	0f be       	out	0x3f, r0	; 63
 ec0:	0f 90       	pop	r0
 ec2:	1f 90       	pop	r1
 ec4:	18 95       	reti

00000ec6 <__udivmodsi4>:
 ec6:	a1 e2       	ldi	r26, 0x21	; 33
 ec8:	1a 2e       	mov	r1, r26
 eca:	aa 1b       	sub	r26, r26
 ecc:	bb 1b       	sub	r27, r27
 ece:	fd 01       	movw	r30, r26
 ed0:	0d c0       	rjmp	.+26     	; 0xeec <__udivmodsi4_ep>

00000ed2 <__udivmodsi4_loop>:
 ed2:	aa 1f       	adc	r26, r26
 ed4:	bb 1f       	adc	r27, r27
 ed6:	ee 1f       	adc	r30, r30
 ed8:	ff 1f       	adc	r31, r31
 eda:	a2 17       	cp	r26, r18
 edc:	b3 07       	cpc	r27, r19
 ede:	e4 07       	cpc	r30, r20
 ee0:	f5 07       	cpc	r31, r21
 ee2:	20 f0       	brcs	.+8      	; 0xeec <__udivmodsi4_ep>
 ee4:	a2 1b       	sub	r26, r18
 ee6:	b3 0b       	sbc	r27, r19
 ee8:	e4 0b       	sbc	r30, r20
 eea:	f5 0b       	sbc	r31, r21

00000eec <__udivmodsi4_ep>:
 eec:	66 1f       	adc	r22, r22
 eee:	77 1f       	adc	r23, r23
 ef0:	88 1f       	adc	r24, r24
 ef2:	99 1f       	adc	r25, r25
 ef4:	1a 94       	dec	r1
 ef6:	69 f7       	brne	.-38     	; 0xed2 <__udivmodsi4_loop>
 ef8:	60 95       	com	r22
 efa:	70 95       	com	r23
 efc:	80 95       	com	r24
 efe:	90 95       	com	r25
 f00:	9b 01       	movw	r18, r22
 f02:	ac 01       	movw	r20, r24
 f04:	bd 01       	movw	r22, r26
 f06:	cf 01       	movw	r24, r30
 f08:	08 95       	ret

00000f0a <_exit>:
 f0a:	f8 94       	cli

00000f0c <__stop_program>:
 f0c:	ff cf       	rjmp	.-2      	; 0xf0c <__stop_program>
