/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_tt0p9v25c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.9000);
    voltage_map(VSS, 0.0);
    nom_temperature : 25.0000 ;
    nom_voltage : 0.9000 ;
    operating_conditions ( "tt0p9v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 0.9000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p9v25c ;
    default_max_transition : 0.363000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.3630 ;
        capacitance : 0.0011;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0145");
                }
                fall_power("scalar") {
                    values ("0.0195");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.3630 ;
        capacitance : 0.0005;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0145");
                }
                fall_power("scalar") {
                    values ("0.0195");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.3630 ;
        capacitance : 0.0011;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0145");
                }
                fall_power("scalar") {
                    values ("0.0195");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.3630 ;
        capacitance : 0.001372 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0145") ;
            }
            fall_power("scalar") {
                values ("0.0195") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.066650, 0.071820, 0.078310, 0.087330, 0.116480",\
              "0.060820, 0.065990, 0.072480, 0.081500, 0.110650",\
              "0.054220, 0.059390, 0.065880, 0.074900, 0.104050",\
              "0.045640, 0.050810, 0.057300, 0.066320, 0.095470",\
              "0.036400, 0.041570, 0.048060, 0.057080, 0.086230"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.066650, 0.071820, 0.078310, 0.087330, 0.116480",\
              "0.060820, 0.065990, 0.072480, 0.081500, 0.110650",\
              "0.054220, 0.059390, 0.065880, 0.074900, 0.104050",\
              "0.045640, 0.050810, 0.057300, 0.066320, 0.095470",\
              "0.036400, 0.041570, 0.048060, 0.057080, 0.086230"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.070610, 0.066100, 0.061590, 0.055430, 0.041350",\
              "0.077320, 0.072810, 0.068300, 0.062140, 0.048060",\
              "0.085350, 0.080840, 0.076330, 0.070170, 0.056090",\
              "0.095800, 0.091290, 0.086780, 0.080620, 0.066540",\
              "0.110430, 0.105920, 0.101410, 0.095250, 0.081170"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.070610, 0.066100, 0.061590, 0.055430, 0.041350",\
              "0.077320, 0.072810, 0.068300, 0.062140, 0.048060",\
              "0.085350, 0.080840, 0.076330, 0.070170, 0.056090",\
              "0.095800, 0.091290, 0.086780, 0.080620, 0.066540",\
              "0.110430, 0.105920, 0.101410, 0.095250, 0.081170"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.3630 ;
        capacitance : 0.001854 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0095") ;
            }
            fall_power("scalar") {
                values ("0.0097") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.015280, 0.022320, 0.035850, 0.081280",\
              "0.010000, 0.010000, 0.016600, 0.030130, 0.075560",\
              "0.010000, 0.010000, 0.010000, 0.023200, 0.068630",\
              "0.010000, 0.010000, 0.010000, 0.014400, 0.059830",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.047400"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.015280, 0.022320, 0.035850, 0.081280",\
              "0.010000, 0.010000, 0.016600, 0.030130, 0.075560",\
              "0.010000, 0.010000, 0.010000, 0.023200, 0.068630",\
              "0.010000, 0.010000, 0.010000, 0.014400, 0.059830",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.047400"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.102070, 0.094920, 0.087990, 0.081060, 0.071930",\
              "0.108340, 0.101190, 0.094260, 0.087330, 0.078200",\
              "0.115930, 0.108780, 0.101850, 0.094920, 0.085790",\
              "0.125720, 0.118570, 0.111640, 0.104710, 0.095580",\
              "0.139360, 0.132210, 0.125280, 0.118350, 0.109220"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.102070, 0.094920, 0.087990, 0.081060, 0.071930",\
              "0.108340, 0.101190, 0.094260, 0.087330, 0.078200",\
              "0.115930, 0.108780, 0.101850, 0.094920, 0.085790",\
              "0.125720, 0.118570, 0.111640, 0.104710, 0.095580",\
              "0.139360, 0.132210, 0.125280, 0.118350, 0.109220"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001847 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0274") ;
            }
            fall_power("scalar") {
                values ("0.0420") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.092928, 0.099198, 0.105358, 0.117678, 0.145728",\
              "0.086878, 0.093148, 0.099308, 0.111628, 0.139678",\
              "0.080168, 0.086438, 0.092598, 0.104918, 0.132968",\
              "0.071918, 0.078188, 0.084348, 0.096668, 0.124718",\
              "0.062458, 0.068728, 0.074888, 0.087208, 0.115258"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.092928, 0.099198, 0.105358, 0.117678, 0.145728",\
              "0.086878, 0.093148, 0.099308, 0.111628, 0.139678",\
              "0.080168, 0.086438, 0.092598, 0.104918, 0.132968",\
              "0.071918, 0.078188, 0.084348, 0.096668, 0.124718",\
              "0.062458, 0.068728, 0.074888, 0.087208, 0.115258"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.069571, 0.063851, 0.059121, 0.053401, 0.044491",\
              "0.076171, 0.070451, 0.065721, 0.060001, 0.051091",\
              "0.084201, 0.078481, 0.073751, 0.068031, 0.059121",\
              "0.094761, 0.089041, 0.084311, 0.078591, 0.069681",\
              "0.109281, 0.103561, 0.098831, 0.093111, 0.084201"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.069571, 0.063851, 0.059121, 0.053401, 0.044491",\
              "0.076171, 0.070451, 0.065721, 0.060001, 0.051091",\
              "0.084201, 0.078481, 0.073751, 0.068031, 0.059121",\
              "0.094761, 0.089041, 0.084311, 0.078591, 0.069681",\
              "0.109281, 0.103561, 0.098831, 0.093111, 0.084201"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002656 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0126") ;
            }
            fall_power("scalar") {
                values ("0.0175") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094480, 0.100750, 0.107900, 0.119560, 0.149040",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094480, 0.100750, 0.107900, 0.119560, 0.149040",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087428, 0.087428, 0.087318, 0.087428, 0.087428",\
              "0.093698, 0.093698, 0.093588, 0.093698, 0.093698",\
              "0.099858, 0.099858, 0.099748, 0.099858, 0.099858",\
              "0.105688, 0.105688, 0.105578, 0.105688, 0.105688",\
              "0.111958, 0.111958, 0.111848, 0.111958, 0.111958"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087428, 0.087428, 0.087318, 0.087428, 0.087428",\
              "0.093698, 0.093698, 0.093588, 0.093698, 0.093698",\
              "0.099858, 0.099858, 0.099748, 0.099858, 0.099858",\
              "0.105688, 0.105688, 0.105578, 0.105688, 0.105688",\
              "0.111958, 0.111958, 0.111848, 0.111958, 0.111958"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.3630 ;
        capacitance : 0.001372 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0055") ;
            }
            fall_power("scalar") {
                values ("0.0097") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.011491, 0.021501, 0.049441",\
              "0.010000, 0.010000, 0.010000, 0.016111, 0.044051",\
              "0.010000, 0.010000, 0.010000, 0.010941, 0.038881",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.033711",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.034591"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.011491, 0.021501, 0.049441",\
              "0.010000, 0.010000, 0.010000, 0.016111, 0.044051",\
              "0.010000, 0.010000, 0.010000, 0.010941, 0.038881",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.033711",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.034591"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087428, 0.087428, 0.087318, 0.087428, 0.087428",\
              "0.093698, 0.093698, 0.093588, 0.093698, 0.093698",\
              "0.099858, 0.099858, 0.099748, 0.099858, 0.099858",\
              "0.105688, 0.105688, 0.105578, 0.105688, 0.105688",\
              "0.104808, 0.104808, 0.104698, 0.104808, 0.104808"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087428, 0.087428, 0.087318, 0.087428, 0.087428",\
              "0.093698, 0.093698, 0.093588, 0.093698, 0.093698",\
              "0.099858, 0.099858, 0.099748, 0.099858, 0.099858",\
              "0.105688, 0.105688, 0.105578, 0.105688, 0.105688",\
              "0.104808, 0.104808, 0.104698, 0.104808, 0.104808"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.3630 ;
        capacitance : 0.001854 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0066") ;
            }
            fall_power("scalar") {
                values ("0.0053") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.042083",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.036693",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.031523",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.026353",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.027233"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.042083",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.036693",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.031523",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.026353",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.027233"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.143406, 0.136696, 0.131526, 0.125806, 0.121076",\
              "0.149236, 0.142526, 0.137356, 0.131636, 0.126906",\
              "0.154956, 0.148246, 0.143076, 0.137356, 0.132626",\
              "0.160786, 0.154076, 0.148906, 0.143186, 0.138456",\
              "0.159796, 0.153086, 0.147916, 0.142196, 0.137466"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.143406, 0.136696, 0.131526, 0.125806, 0.121076",\
              "0.149236, 0.142526, 0.137356, 0.131636, 0.126906",\
              "0.154956, 0.148246, 0.143076, 0.137356, 0.132626",\
              "0.160786, 0.154076, 0.148906, 0.143186, 0.138456",\
              "0.159796, 0.153086, 0.147916, 0.142196, 0.137466"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001847 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0022") ;
            }
            fall_power("scalar") {
                values ("0.0025") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010831, 0.021281, 0.050211",\
              "0.010000, 0.010000, 0.010000, 0.015781, 0.044711",\
              "0.010000, 0.010000, 0.010000, 0.010721, 0.039651",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.034591",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.035581"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010831, 0.021281, 0.050211",\
              "0.010000, 0.010000, 0.010000, 0.015781, 0.044711",\
              "0.010000, 0.010000, 0.010000, 0.010721, 0.039651",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.034591",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.035581"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.087428, 0.087428, 0.087318, 0.087428, 0.087428",\
              "0.093698, 0.093698, 0.093588, 0.093698, 0.093698",\
              "0.099858, 0.099858, 0.099748, 0.099858, 0.099858",\
              "0.105688, 0.105688, 0.105578, 0.105688, 0.105688",\
              "0.104808, 0.104808, 0.104698, 0.104808, 0.104808"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.087428, 0.087428, 0.087318, 0.087428, 0.087428",\
              "0.093698, 0.093698, 0.093588, 0.093698, 0.093698",\
              "0.099858, 0.099858, 0.099748, 0.099858, 0.099858",\
              "0.105688, 0.105688, 0.105578, 0.105688, 0.105688",\
              "0.104808, 0.104808, 0.104698, 0.104808, 0.104808"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002656 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0080") ;
            }
            fall_power("scalar") {
                values ("0.0152") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094480, 0.100750, 0.107900, 0.119560, 0.149040",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094480, 0.100750, 0.107900, 0.119560, 0.149040",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930",\
              "0.094370, 0.100640, 0.107790, 0.119450, 0.148930"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087428, 0.087428, 0.087318, 0.087428, 0.087428",\
              "0.093698, 0.093698, 0.093588, 0.093698, 0.093698",\
              "0.099858, 0.099858, 0.099748, 0.099858, 0.099858",\
              "0.105688, 0.105688, 0.105578, 0.105688, 0.105688",\
              "0.104808, 0.104808, 0.104698, 0.104808, 0.104808"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.087428, 0.087428, 0.087318, 0.087428, 0.087428",\
              "0.093698, 0.093698, 0.093588, 0.093698, 0.093698",\
              "0.099858, 0.099858, 0.099748, 0.099858, 0.099858",\
              "0.105688, 0.105688, 0.105578, 0.105688, 0.105688",\
              "0.104808, 0.104808, 0.104698, 0.104808, 0.104808"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.3630 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.011078 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.106981, 0.113031, 0.119851, 0.147500, 0.453750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.106981, 0.113031, 0.119851, 0.147500, 0.453750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.859658, 0.865223, 0.870893, 0.876668, 0.935258" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "28.3439" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "30.4457" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "31.1996" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "30.4983" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.0807" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "16.5876" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "14.5350" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.1594" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0193" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.017460, 0.017460, 0.017460, 0.017460, 0.017460" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.012780, 0.012780, 0.012780, 0.012780, 0.012780" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.428216, 0.441148, 0.457366, 0.520542, 0.676468",\
              "0.433940, 0.446872, 0.463090, 0.526266, 0.682192",\
              "0.439346, 0.452278, 0.468496, 0.531672, 0.687598",\
              "0.446130, 0.459062, 0.475280, 0.538456, 0.694382",\
              "0.447614, 0.460546, 0.476764, 0.539940, 0.695866"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.428216, 0.441148, 0.457366, 0.520542, 0.676468",\
              "0.433940, 0.446872, 0.463090, 0.526266, 0.682192",\
              "0.439346, 0.452278, 0.468496, 0.531672, 0.687598",\
              "0.446130, 0.459062, 0.475280, 0.538456, 0.694382",\
              "0.447614, 0.460546, 0.476764, 0.539940, 0.695866"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.294431, 0.302421, 0.311346, 0.344921, 0.429496",\
              "0.299021, 0.307011, 0.315936, 0.349511, 0.434086",\
              "0.303611, 0.311601, 0.320526, 0.354101, 0.438676",\
              "0.307861, 0.315851, 0.324776, 0.358351, 0.442926",\
              "0.308541, 0.316531, 0.325456, 0.359031, 0.443606"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.294431, 0.302421, 0.311346, 0.344921, 0.429496",\
              "0.299021, 0.307011, 0.315936, 0.349511, 0.434086",\
              "0.303611, 0.311601, 0.320526, 0.354101, 0.438676",\
              "0.307861, 0.315851, 0.324776, 0.358351, 0.442926",\
              "0.308541, 0.316531, 0.325456, 0.359031, 0.443606"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.013856, 0.038456, 0.073556, 0.209656, 0.558356" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.013856, 0.038456, 0.073556, 0.209656, 0.558356" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.011911, 0.027811, 0.049711, 0.137211, 0.356111" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.011911, 0.027811, 0.049711, 0.137211, 0.356111" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.017910, 0.017910, 0.017910, 0.017910, 0.017910" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.013140, 0.013140, 0.013140, 0.013140, 0.013140" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.857978, 0.870053, 0.886118, 0.948488, 1.101578",\
              "0.865223, 0.877298, 0.893363, 0.955733, 1.108823",\
              "0.870893, 0.882968, 0.899033, 0.961403, 1.114493",\
              "0.876668, 0.888743, 0.904808, 0.967178, 1.120268",\
              "0.876038, 0.888113, 0.904178, 0.966548, 1.119638"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.857978, 0.870053, 0.886118, 0.948488, 1.101578",\
              "0.865223, 0.877298, 0.893363, 0.955733, 1.108823",\
              "0.870893, 0.882968, 0.899033, 0.961403, 1.114493",\
              "0.876668, 0.888743, 0.904808, 0.967178, 1.120268",\
              "0.876038, 0.888113, 0.904178, 0.966548, 1.119638"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.647898, 0.655633, 0.664728, 0.697878, 0.782793",\
              "0.654188, 0.661923, 0.671018, 0.704168, 0.789083",\
              "0.658778, 0.666513, 0.675608, 0.708758, 0.793673",\
              "0.663198, 0.670933, 0.680028, 0.713178, 0.798093",\
              "0.662688, 0.670423, 0.679518, 0.712668, 0.797583"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.647898, 0.655633, 0.664728, 0.697878, 0.782793",\
              "0.654188, 0.661923, 0.671018, 0.704168, 0.789083",\
              "0.658778, 0.666513, 0.675608, 0.708758, 0.793673",\
              "0.663198, 0.670933, 0.680028, 0.713178, 0.798093",\
              "0.662688, 0.670423, 0.679518, 0.712668, 0.797583"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.013856, 0.038456, 0.073556, 0.209656, 0.558356" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.013856, 0.038456, 0.073556, 0.209656, 0.558356" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.011911, 0.027811, 0.049711, 0.137211, 0.356111" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.011911, 0.027811, 0.049711, 0.137211, 0.356111" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 50.5725;
  } 


}
}


