Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/work/util/job_launching/../../sim_run_10.1/gpgpu-sim-builds/gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0:/work/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-10010/release:/usr/local/nvidia/lib:/usr/local/nvidia/lib64
doing: cd /work/util/job_launching/../../sim_run_10.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/QV100-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/work/util/job_launching/../../sim_run_10.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/QV100-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/work/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/nvidia/nsight-compute/2022.3.0
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /apps/src/..//bin/10.1/release/nn-rodinia-2.0-ft ./data/filelist_4 3 30 90 ./data/filelist_4_3_30_90-result.txt


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency d315a2cf3bb85124519afa957ee22362  /apps/bin/10.1/release/nn-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: nn-rodinia-2.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: nn-rodinia-2.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: nn-rodinia-2.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: nn-rodinia-2.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: nn-rodinia-2.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: nn-rodinia-2.6.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    7: nn-rodinia-2.7.sm_75.ptx -arch=sm_75
                   0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /apps/bin/10.1/release/nn-rodinia-2.0-ft
self exe links to: /apps/bin/10.1/release/nn-rodinia-2.0-ft
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /apps/bin/10.1/release/nn-rodinia-2.0-ft
Running md5sum using "md5sum /apps/bin/10.1/release/nn-rodinia-2.0-ft "
self exe links to: /apps/bin/10.1/release/nn-rodinia-2.0-ft
Extracting specific PTX file named nn-rodinia-2.1.sm_30.ptx 
Extracting specific PTX file named nn-rodinia-2.2.sm_35.ptx 
Extracting specific PTX file named nn-rodinia-2.3.sm_50.ptx 
Extracting specific PTX file named nn-rodinia-2.4.sm_60.ptx 
Extracting specific PTX file named nn-rodinia-2.5.sm_62.ptx 
Extracting specific PTX file named nn-rodinia-2.6.sm_70.ptx 
Extracting specific PTX file named nn-rodinia-2.7.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6euclidPcffPfiii : hostFun 0x0x557be4001880, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing nn-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidPcffPfiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nn-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Parsing nn-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs10 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs11 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs12 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs13 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidPcffPfiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nn-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Parsing nn-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs10 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs11 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs12 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs13 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidPcffPfiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nn-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Parsing nn-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs10 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs11 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs12 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs13 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidPcffPfiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nn-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Parsing nn-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs10 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs11 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs12 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs13 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidPcffPfiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nn-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Parsing nn-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs10 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs11 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs12 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs13 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidPcffPfiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nn-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Parsing nn-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nn-rodinia-2.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs10 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs11 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs12 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs13 was declared previous at nn-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at nn-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nn-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nn-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidPcffPfiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nn-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from nn-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidPcffPfiii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from nn-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidPcffPfiii' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from nn-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidPcffPfiii' : regs=17, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from nn-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidPcffPfiii' : regs=17, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from nn-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidPcffPfiii' : regs=17, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from nn-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidPcffPfiii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Loading PTXInfo from nn-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidPcffPfiii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbccd7638..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7634..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7630..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbccd7628..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7624..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7620..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd761c..

GPGPU-Sim PTX: cudaLaunch for 0x0x557be4001880 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6euclidPcffPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z6euclidPcffPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6euclidPcffPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6euclidPcffPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6euclidPcffPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6euclidPcffPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z6euclidPcffPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1110 (nn-rodinia-2.7.sm_75.ptx:44) @%p1 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (nn-rodinia-2.7.sm_75.ptx:141) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1188 (nn-rodinia-2.7.sm_75.ptx:60) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (nn-rodinia-2.7.sm_75.ptx:68) setp.eq.s16%p3, %rs2, 32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11b8 (nn-rodinia-2.7.sm_75.ptx:69) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (nn-rodinia-2.7.sm_75.ptx:78) setp.eq.s16%p4, %rs3, 32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11f0 (nn-rodinia-2.7.sm_75.ptx:79) @%p4 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (nn-rodinia-2.7.sm_75.ptx:88) setp.eq.s16%p5, %rs5, 32;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1230 (nn-rodinia-2.7.sm_75.ptx:90) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1258 (nn-rodinia-2.7.sm_75.ptx:98) setp.eq.s16%p6, %rs6, 32;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1290 (nn-rodinia-2.7.sm_75.ptx:105) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c0 (nn-rodinia-2.7.sm_75.ptx:114) setp.eq.s16%p7, %rs7, 32;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x12c8 (nn-rodinia-2.7.sm_75.ptx:115) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (nn-rodinia-2.7.sm_75.ptx:124) cvta.to.global.u64 %rd6, %rd2;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6euclidPcffPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6euclidPcffPfiii'.
GPGPU-Sim PTX: pushing kernel '_Z6euclidPcffPfiii' to stream 0, gridDim= (938,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6euclidPcffPfiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 6999
gpu_sim_insn = 1091316
gpu_ipc =     155.9246
gpu_tot_sim_cycle = 6999
gpu_tot_sim_insn = 1091316
gpu_tot_ipc =     155.9246
gpu_tot_issued_cta = 938
gpu_occupancy = 17.5192% 
gpu_tot_occupancy = 17.5192% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0809
partiton_level_parallism_total  =       3.0809
partiton_level_parallism_util =      22.9150
partiton_level_parallism_util_total  =      22.9150
L2_BW  =     142.6565 GB/Sec
L2_BW_total  =     142.6565 GB/Sec
gpu_total_sim_rate=57437

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 692, Reservation_fails = 226
	L1D_cache_core[1]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 820, Reservation_fails = 249
	L1D_cache_core[2]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 718, Reservation_fails = 219
	L1D_cache_core[3]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 752, Reservation_fails = 213
	L1D_cache_core[4]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 805, Reservation_fails = 258
	L1D_cache_core[5]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 746, Reservation_fails = 214
	L1D_cache_core[6]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 682, Reservation_fails = 221
	L1D_cache_core[7]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 627, Reservation_fails = 253
	L1D_cache_core[8]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 687, Reservation_fails = 226
	L1D_cache_core[9]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 807, Reservation_fails = 249
	L1D_cache_core[10]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 799, Reservation_fails = 219
	L1D_cache_core[11]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 696, Reservation_fails = 213
	L1D_cache_core[12]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 827, Reservation_fails = 258
	L1D_cache_core[13]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 671, Reservation_fails = 214
	L1D_cache_core[14]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 714, Reservation_fails = 221
	L1D_cache_core[15]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 778, Reservation_fails = 253
	L1D_cache_core[16]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 824, Reservation_fails = 226
	L1D_cache_core[17]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 812, Reservation_fails = 249
	L1D_cache_core[18]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 638, Reservation_fails = 219
	L1D_cache_core[19]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 715, Reservation_fails = 213
	L1D_cache_core[20]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 686, Reservation_fails = 258
	L1D_cache_core[21]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 731, Reservation_fails = 214
	L1D_cache_core[22]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 808, Reservation_fails = 221
	L1D_cache_core[23]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 662, Reservation_fails = 253
	L1D_cache_core[24]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 630, Reservation_fails = 226
	L1D_cache_core[25]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 845, Reservation_fails = 249
	L1D_cache_core[26]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 623, Reservation_fails = 219
	L1D_cache_core[27]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 645, Reservation_fails = 213
	L1D_cache_core[28]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 691, Reservation_fails = 258
	L1D_cache_core[29]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 744, Reservation_fails = 214
	L1D_cache_core[30]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 732, Reservation_fails = 221
	L1D_cache_core[31]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 639, Reservation_fails = 253
	L1D_cache_core[32]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 741, Reservation_fails = 226
	L1D_cache_core[33]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 694, Reservation_fails = 249
	L1D_cache_core[34]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 659, Reservation_fails = 219
	L1D_cache_core[35]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 748, Reservation_fails = 213
	L1D_cache_core[36]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 600, Reservation_fails = 258
	L1D_cache_core[37]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 631, Reservation_fails = 214
	L1D_cache_core[38]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 729, Reservation_fails = 221
	L1D_cache_core[39]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 636, Reservation_fails = 253
	L1D_cache_core[40]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 641, Reservation_fails = 226
	L1D_cache_core[41]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 740, Reservation_fails = 249
	L1D_cache_core[42]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 721, Reservation_fails = 219
	L1D_cache_core[43]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 656, Reservation_fails = 213
	L1D_cache_core[44]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 738, Reservation_fails = 258
	L1D_cache_core[45]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 611, Reservation_fails = 214
	L1D_cache_core[46]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 761, Reservation_fails = 221
	L1D_cache_core[47]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 667, Reservation_fails = 253
	L1D_cache_core[48]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 666, Reservation_fails = 226
	L1D_cache_core[49]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 655, Reservation_fails = 249
	L1D_cache_core[50]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 720, Reservation_fails = 219
	L1D_cache_core[51]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 663, Reservation_fails = 213
	L1D_cache_core[52]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 656, Reservation_fails = 258
	L1D_cache_core[53]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 614, Reservation_fails = 214
	L1D_cache_core[54]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 682, Reservation_fails = 221
	L1D_cache_core[55]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 623, Reservation_fails = 253
	L1D_cache_core[56]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 642, Reservation_fails = 226
	L1D_cache_core[57]: Access = 1495, Miss = 253, Miss_rate = 0.169, Pending_hits = 782, Reservation_fails = 237
	L1D_cache_core[58]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 623, Reservation_fails = 199
	L1D_cache_core[59]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 681, Reservation_fails = 163
	L1D_cache_core[60]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 815, Reservation_fails = 209
	L1D_cache_core[61]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 692, Reservation_fails = 155
	L1D_cache_core[62]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 681, Reservation_fails = 173
	L1D_cache_core[63]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 805, Reservation_fails = 203
	L1D_cache_core[64]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 741, Reservation_fails = 165
	L1D_cache_core[65]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 744, Reservation_fails = 193
	L1D_cache_core[66]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 673, Reservation_fails = 199
	L1D_cache_core[67]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 773, Reservation_fails = 163
	L1D_cache_core[68]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 748, Reservation_fails = 209
	L1D_cache_core[69]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 751, Reservation_fails = 155
	L1D_cache_core[70]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 709, Reservation_fails = 173
	L1D_cache_core[71]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 736, Reservation_fails = 203
	L1D_cache_core[72]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 680, Reservation_fails = 165
	L1D_cache_core[73]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 781, Reservation_fails = 193
	L1D_cache_core[74]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 711, Reservation_fails = 199
	L1D_cache_core[75]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 782, Reservation_fails = 163
	L1D_cache_core[76]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 822, Reservation_fails = 209
	L1D_cache_core[77]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 816, Reservation_fails = 155
	L1D_cache_core[78]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 682, Reservation_fails = 173
	L1D_cache_core[79]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 816, Reservation_fails = 203
	L1D_total_cache_accesses = 121875
	L1D_total_cache_misses = 21563
	L1D_total_cache_miss_rate = 0.1769
	L1D_total_cache_pending_hits = 57184
	L1D_total_cache_reservation_fails = 17456
	L1D_cache_data_port_util = 0.292
	L1D_cache_fill_port_util = 0.133
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 57184
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17456
ctas_completed 938, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
85, 85, 85, 85, 85, 85, 85, 85, 85, 61, 61, 61, 
gpgpu_n_tot_thrd_icount = 1091316
gpgpu_n_tot_w_icount = 73274
gpgpu_n_stall_shd_mem = 36665
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19688
gpgpu_n_mem_write_global = 1875
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 120000
gpgpu_n_store_insn = 15000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19115
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17550
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171398	W0_Idle:68585	W0_Scoreboard:277879	W1:4	W2:0	W3:20	W4:0	W5:4	W6:8	W7:24	W8:123	W9:252	W10:336	W11:553	W12:540	W13:639	W14:917	W15:2232	W16:67622	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:19176	WS1:18480	WS2:18480	WS3:17138	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 157504 {8:19688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75000 {40:1875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 787520 {40:19688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15000 {8:1875,}
maxmflatency = 475 
max_icnt2mem_latency = 301 
maxmrqlatency = 0 
max_icnt2sh_latency = 58 
averagemflatency = 268 
avg_icnt2mem_latency = 103 
avg_icnt2sh_latency = 5 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10971 	10592 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4746 	3136 	7407 	6149 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12376 	5446 	2653 	1004 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        339       337       383       369       412       448       442       386       394       402       400       364       190         0         0         0
dram[1]:        373       368       354       373       435       465       408       406       404       407       400       399       193         0         0         0
dram[2]:        362       305       361       411       437       424       444       358       400       416       406       401       189         0         0         0
dram[3]:        320       363       338       348       456       421       460       363       390       383       452       424       189         0         0         0
dram[4]:        355       360       347       436       403       394       409       377       407       389       461       373       189         0         0         0
dram[5]:        336       337       361       355       406       396       427       358       401       424       448       405       189       188         0         0
dram[6]:        312       288       296       432       441       445       386       414       426       446       399       384       190       190         0         0
dram[7]:        324       376       389       434       453       379       397       413       378       407       392       384       190       188         0         0
dram[8]:        317       316       298       380       463       422       385       445       393       408       371       425       188         0         0         0
dram[9]:        386       386       377       387       462       449       387       429       426       411       377       424       188         0         0         0
dram[10]:        308       379       368       366       371       452       368       432       404       408       374       431       191         0         0         0
dram[11]:        346       311       369       362       407       447       370       438       379       401       368       446       191         0         0         0
dram[12]:        387       301       379       342       413       397       372       408       433       396       385       448       189         0         0         0
dram[13]:        371       331       420       354       389       399       372       383       443       441       376       450       190         0         0         0
dram[14]:        346       373       344       355       416       422       384       390       424       375       365       356       192         0         0         0
dram[15]:        335       375       381       378       420       428       380       363       401       426       383       348       190         0         0         0
dram[16]:        376       356       356       373       466       386       459       404       415       413       419       371       190         0         0         0
dram[17]:        382       352       474       385       468       475       461       429       430       404       356       396       189         0         0         0
dram[18]:        310       341       359       383       380       468       404       466       407       399       381       385       188         0         0         0
dram[19]:        338       364       374       377       471       387       460       466       401       401       421       467       189         0         0         0
dram[20]:        380       323       373       377       382       444       400       455       408       403       376       461       189         0         0         0
dram[21]:        324       334       373       375       413       394       406       425       413       425       378       396       188         0         0         0
dram[22]:        321       336       358       460       425       453       445       426       383       429       374       392       189         0         0         0
dram[23]:        342       354       372       470       388       451       400       392       387       443       381       415       188         0         0         0
dram[24]:        328       363       387       370       461       378       422       385       419       417       375       393       188         0         0         0
dram[25]:        286       343       389       375       463       401       424       408       406       413       387       393       189         0         0         0
dram[26]:        339       370       374       400       467       443       458       409       387       390       463       396       188         0         0         0
dram[27]:        365       330       393       420       392       442       471       387       384       409       458       393       189         0         0         0
dram[28]:        320       360       368       438       451       399       365       412       398       424       456       453       190         0         0         0
dram[29]:        330       305       384       334       412       421       418       407       391       419       422       459       192         0         0         0
dram[30]:        367       300       464       380       446       401       416       405       452       439       361       384       189         0         0         0
dram[31]:        328       368       466       441       448       408       373       406       422       420       377       410       188         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111 n_nop=4111 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4111i bk1: 0a 4111i bk2: 0a 4111i bk3: 0a 4111i bk4: 0a 4111i bk5: 0a 4111i bk6: 0a 4111i bk7: 0a 4111i bk8: 0a 4111i bk9: 0a 4111i bk10: 0a 4111i bk11: 0a 4111i bk12: 0a 4111i bk13: 0a 4111i bk14: 0a 4111i bk15: 0a 4111i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4111 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4111 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4111 
n_nop = 4111 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 341, Miss = 24, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 330, Miss = 32, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 325, Miss = 24, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 350, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 332, Miss = 24, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 335, Miss = 32, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 321, Miss = 24, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 347, Miss = 32, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 334, Miss = 24, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 338, Miss = 32, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 332, Miss = 27, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 343, Miss = 32, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 324, Miss = 32, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 358, Miss = 32, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 362, Miss = 32, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 323, Miss = 32, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 350, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 343, Miss = 32, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 331, Miss = 32, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 342, Miss = 32, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 340, Miss = 32, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 337, Miss = 32, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 340, Miss = 32, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 327, Miss = 32, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 348, Miss = 32, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 339, Miss = 32, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 336, Miss = 32, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 353, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 316, Miss = 32, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 311, Miss = 32, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 365, Miss = 32, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 337, Miss = 24, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 337, Miss = 32, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 322, Miss = 24, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 353, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 325, Miss = 24, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 346, Miss = 32, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 334, Miss = 24, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 336, Miss = 32, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 339, Miss = 24, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 339, Miss = 32, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 329, Miss = 24, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 343, Miss = 32, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 325, Miss = 24, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 347, Miss = 32, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 347, Miss = 24, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 327, Miss = 32, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 330, Miss = 24, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 345, Miss = 32, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 333, Miss = 24, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 341, Miss = 32, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 334, Miss = 24, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 335, Miss = 32, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 333, Miss = 24, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 338, Miss = 32, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 332, Miss = 24, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 339, Miss = 32, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 332, Miss = 24, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 345, Miss = 32, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 339, Miss = 24, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 333, Miss = 32, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 325, Miss = 24, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 350, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 21563
L2_total_cache_misses = 1875
L2_total_cache_miss_rate = 0.0870
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21563
icnt_total_pkts_simt_to_mem=21563
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21563
Req_Network_cycles = 6999
Req_Network_injected_packets_per_cycle =       3.0809 
Req_Network_conflicts_per_cycle =       2.0929
Req_Network_conflicts_per_cycle_util =      15.5664
Req_Bank_Level_Parallism =      22.9150
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9976
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0481

Reply_Network_injected_packets_num = 21563
Reply_Network_cycles = 6999
Reply_Network_injected_packets_per_cycle =        3.0809
Reply_Network_conflicts_per_cycle =        1.2502
Reply_Network_conflicts_per_cycle_util =       9.2887
Reply_Bank_Level_Parallism =      22.8907
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1437
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0385
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 57437 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
gpgpu_silicon_slowdown = 3932065x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbccd7638..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7634..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7630..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbccd7628..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7624..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7620..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd761c..

GPGPU-Sim PTX: cudaLaunch for 0x0x557be4001880 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6euclidPcffPfiii 
GPGPU-Sim PTX: pushing kernel '_Z6euclidPcffPfiii' to stream 0, gridDim= (938,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z6euclidPcffPfiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 7026
gpu_sim_insn = 1091017
gpu_ipc =     155.2828
gpu_tot_sim_cycle = 14025
gpu_tot_sim_insn = 2182333
gpu_tot_ipc =     155.6031
gpu_tot_issued_cta = 1876
gpu_occupancy = 17.5277% 
gpu_tot_occupancy = 17.5235% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0690
partiton_level_parallism_total  =       3.0749
partiton_level_parallism_util =      22.0932
partiton_level_parallism_util_total  =      22.4966
L2_BW  =     142.1083 GB/Sec
L2_BW_total  =     142.3819 GB/Sec
gpu_total_sim_rate=58981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1533, Reservation_fails = 425
	L1D_cache_core[1]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1586, Reservation_fails = 481
	L1D_cache_core[2]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1369, Reservation_fails = 445
	L1D_cache_core[3]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1442, Reservation_fails = 452
	L1D_cache_core[4]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1552, Reservation_fails = 461
	L1D_cache_core[5]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1450, Reservation_fails = 404
	L1D_cache_core[6]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1488, Reservation_fails = 479
	L1D_cache_core[7]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1404, Reservation_fails = 442
	L1D_cache_core[8]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1487, Reservation_fails = 425
	L1D_cache_core[9]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1588, Reservation_fails = 481
	L1D_cache_core[10]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1633, Reservation_fails = 423
	L1D_cache_core[11]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1423, Reservation_fails = 428
	L1D_cache_core[12]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1615, Reservation_fails = 461
	L1D_cache_core[13]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1445, Reservation_fails = 405
	L1D_cache_core[14]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1439, Reservation_fails = 479
	L1D_cache_core[15]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1540, Reservation_fails = 442
	L1D_cache_core[16]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1652, Reservation_fails = 425
	L1D_cache_core[17]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1438, Reservation_fails = 480
	L1D_cache_core[18]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1274, Reservation_fails = 445
	L1D_cache_core[19]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1408, Reservation_fails = 452
	L1D_cache_core[20]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1484, Reservation_fails = 468
	L1D_cache_core[21]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1409, Reservation_fails = 404
	L1D_cache_core[22]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1496, Reservation_fails = 479
	L1D_cache_core[23]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1408, Reservation_fails = 442
	L1D_cache_core[24]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1263, Reservation_fails = 429
	L1D_cache_core[25]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1702, Reservation_fails = 480
	L1D_cache_core[26]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1305, Reservation_fails = 423
	L1D_cache_core[27]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1411, Reservation_fails = 452
	L1D_cache_core[28]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1486, Reservation_fails = 461
	L1D_cache_core[29]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1424, Reservation_fails = 427
	L1D_cache_core[30]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1516, Reservation_fails = 448
	L1D_cache_core[31]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1265, Reservation_fails = 467
	L1D_cache_core[32]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1540, Reservation_fails = 429
	L1D_cache_core[33]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1384, Reservation_fails = 480
	L1D_cache_core[34]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1348, Reservation_fails = 423
	L1D_cache_core[35]: Access = 3055, Miss = 517, Miss_rate = 0.169, Pending_hits = 1484, Reservation_fails = 440
	L1D_cache_core[36]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1424, Reservation_fails = 445
	L1D_cache_core[37]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1381, Reservation_fails = 380
	L1D_cache_core[38]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1437, Reservation_fails = 430
	L1D_cache_core[39]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1345, Reservation_fails = 408
	L1D_cache_core[40]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1407, Reservation_fails = 411
	L1D_cache_core[41]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1500, Reservation_fails = 452
	L1D_cache_core[42]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1486, Reservation_fails = 399
	L1D_cache_core[43]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1356, Reservation_fails = 401
	L1D_cache_core[44]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1323, Reservation_fails = 438
	L1D_cache_core[45]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1264, Reservation_fails = 386
	L1D_cache_core[46]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1478, Reservation_fails = 430
	L1D_cache_core[47]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1431, Reservation_fails = 395
	L1D_cache_core[48]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1506, Reservation_fails = 411
	L1D_cache_core[49]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1321, Reservation_fails = 454
	L1D_cache_core[50]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1422, Reservation_fails = 384
	L1D_cache_core[51]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1320, Reservation_fails = 425
	L1D_cache_core[52]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1286, Reservation_fails = 438
	L1D_cache_core[53]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1376, Reservation_fails = 380
	L1D_cache_core[54]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1473, Reservation_fails = 425
	L1D_cache_core[55]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1333, Reservation_fails = 408
	L1D_cache_core[56]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1352, Reservation_fails = 399
	L1D_cache_core[57]: Access = 2925, Miss = 495, Miss_rate = 0.169, Pending_hits = 1642, Reservation_fails = 439
	L1D_cache_core[58]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1383, Reservation_fails = 425
	L1D_cache_core[59]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1426, Reservation_fails = 402
	L1D_cache_core[60]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1566, Reservation_fails = 412
	L1D_cache_core[61]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1492, Reservation_fails = 345
	L1D_cache_core[62]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1517, Reservation_fails = 431
	L1D_cache_core[63]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1524, Reservation_fails = 392
	L1D_cache_core[64]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1484, Reservation_fails = 368
	L1D_cache_core[65]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1477, Reservation_fails = 424
	L1D_cache_core[66]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1475, Reservation_fails = 387
	L1D_cache_core[67]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1584, Reservation_fails = 378
	L1D_cache_core[68]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1434, Reservation_fails = 419
	L1D_cache_core[69]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1437, Reservation_fails = 345
	L1D_cache_core[70]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1483, Reservation_fails = 431
	L1D_cache_core[71]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1472, Reservation_fails = 392
	L1D_cache_core[72]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1482, Reservation_fails = 368
	L1D_cache_core[73]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1512, Reservation_fails = 446
	L1D_cache_core[74]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1580, Reservation_fails = 403
	L1D_cache_core[75]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1466, Reservation_fails = 402
	L1D_cache_core[76]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1445, Reservation_fails = 412
	L1D_cache_core[77]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1621, Reservation_fails = 345
	L1D_cache_core[78]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1371, Reservation_fails = 400
	L1D_cache_core[79]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 1531, Reservation_fails = 392
	L1D_total_cache_accesses = 243750
	L1D_total_cache_misses = 43126
	L1D_total_cache_miss_rate = 0.1769
	L1D_total_cache_pending_hits = 116316
	L1D_total_cache_reservation_fails = 33944
	L1D_cache_data_port_util = 0.284
	L1D_cache_fill_port_util = 0.132
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 116316
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 240000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33944
ctas_completed 1876, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
170, 170, 170, 170, 170, 170, 170, 170, 170, 122, 122, 122, 
gpgpu_n_tot_thrd_icount = 2182333
gpgpu_n_tot_w_icount = 146548
gpgpu_n_stall_shd_mem = 72776
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39376
gpgpu_n_mem_write_global = 3750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 240000
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 210112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 37678
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:345248	W0_Idle:136951	W0_Scoreboard:560349	W1:4	W2:4	W3:40	W4:0	W5:4	W6:20	W7:52	W8:270	W9:488	W10:704	W11:1057	W12:1141	W13:1289	W14:1859	W15:4461	W16:135155	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:38352	WS1:36960	WS2:36960	WS3:34276	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 315008 {8:39376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 150000 {40:3750,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1575040 {40:39376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30000 {8:3750,}
maxmflatency = 481 
max_icnt2mem_latency = 301 
maxmrqlatency = 0 
max_icnt2sh_latency = 58 
averagemflatency = 264 
avg_icnt2mem_latency = 97 
avg_icnt2sh_latency = 4 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21666 	21460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	9197 	6034 	14833 	12802 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24689 	10685 	5686 	1965 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        352       371       387       369       412       448       442       441       424       438       427       395       190         0         0         0
dram[1]:        400       409       368       380       465       465       418       444       422       427       400       404       193         0         0         0
dram[2]:        394       382       382       411       458       436       444       381       430       416       412       401       189         0         0         0
dram[3]:        365       391       371       348       457       433       460       400       418       394       460       424       189         0         0         0
dram[4]:        405       365       386       463       419       417       443       393       422       414       462       393       189         0         0         0
dram[5]:        381       410       361       355       416       410       445       387       432       427       465       407       192       188         0         0
dram[6]:        312       348       328       458       441       445       411       414       427       446       399       392       190       190         0         0
dram[7]:        361       376       389       460       453       405       444       413       429       425       395       393       190       191         0         0
dram[8]:        378       394       324       380       463       434       397       445       419       408       389       439       189         0         0         0
dram[9]:        386       388       377       389       462       449       436       481       426       445       380       431       189         0         0         0
dram[10]:        314       387       368       378       412       452       431       464       429       419       376       433       191         0         0         0
dram[11]:        350       311       369       390       412       447       439       459       428       433       380       446       191         0         0         0
dram[12]:        412       323       395       349       413       397       410       408       433       420       447       448       189         0         0         0
dram[13]:        375       384       420       354       389       415       431       414       444       441       422       450       190         0         0         0
dram[14]:        363       404       367       370       425       435       443       411       424       409       416       356       192         0         0         0
dram[15]:        356       375       392       378       446       444       446       410       402       426       444       379       190         0         0         0
dram[16]:        376       362       383       373       466       448       459       416       415       413       419       421       190         0         0         0
dram[17]:        382       366       474       385       468       475       461       429       430       423       400       421       189         0         0         0
dram[18]:        318       356       386       408       385       468       404       466       414       405       412       405       189         0         0         0
dram[19]:        376       392       393       377       471       402       460       466       435       401       421       467       190         0         0         0
dram[20]:        394       368       409       377       396       444       425       455       429       427       418       461       189         0         0         0
dram[21]:        409       370       379       375       413       410       420       425       431       425       416       423       188         0         0         0
dram[22]:        387       349       370       460       425       453       445       426       403       429       428       392       190         0         0         0
dram[23]:        392       354       382       470       388       451       423       410       407       471       392       428       189         0         0         0
dram[24]:        389       395       387       370       471       407       423       431       445       417       388       430       188         0         0         0
dram[25]:        305       392       399       375       473       438       442       440       429       418       394       407       189         0         0         0
dram[26]:        403       392       397       400       467       443       458       425       411       420       463       418       189         0         0         0
dram[27]:        377       381       393       420       392       445       471       435       421       409       458       403       189         0         0         0
dram[28]:        377       385       406       438       451       443       416       439       426       424       456       453       190         0         0         0
dram[29]:        402       305       384       377       412       451       418       438       401       419       422       459       192         0         0         0
dram[30]:        377       395       464       380       466       427       431       438       452       439       381       408       189         0         0         0
dram[31]:        350       407       466       441       448       420       414       422       443       420       392       410       189         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8238 n_nop=8238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8238i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8238i bk4: 0a 8238i bk5: 0a 8238i bk6: 0a 8238i bk7: 0a 8238i bk8: 0a 8238i bk9: 0a 8238i bk10: 0a 8238i bk11: 0a 8238i bk12: 0a 8238i bk13: 0a 8238i bk14: 0a 8238i bk15: 0a 8238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8238 
n_nop = 8238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 682, Miss = 24, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 660, Miss = 32, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 650, Miss = 24, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 700, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 664, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 670, Miss = 32, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 642, Miss = 24, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 694, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 668, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 676, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 664, Miss = 27, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 686, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 648, Miss = 32, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 716, Miss = 32, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 724, Miss = 32, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 640, Miss = 32, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 646, Miss = 32, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 700, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 686, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 662, Miss = 32, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 684, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 680, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 674, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 680, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 654, Miss = 32, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 696, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 678, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 672, Miss = 32, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 706, Miss = 32, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 632, Miss = 32, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 622, Miss = 32, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 730, Miss = 32, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 674, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 674, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 644, Miss = 24, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 706, Miss = 32, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 650, Miss = 24, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 692, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 668, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 672, Miss = 32, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 678, Miss = 24, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 678, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 658, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 686, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 650, Miss = 24, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 694, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 694, Miss = 24, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 654, Miss = 32, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 660, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 690, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 666, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 682, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 668, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 670, Miss = 32, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 666, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 676, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 664, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 678, Miss = 32, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 664, Miss = 24, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 690, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 678, Miss = 24, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 666, Miss = 32, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 650, Miss = 24, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 700, Miss = 32, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 43126
L2_total_cache_misses = 1875
L2_total_cache_miss_rate = 0.0435
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=43126
icnt_total_pkts_simt_to_mem=43126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43126
Req_Network_cycles = 14025
Req_Network_injected_packets_per_cycle =       3.0749 
Req_Network_conflicts_per_cycle =       2.1099
Req_Network_conflicts_per_cycle_util =      15.4361
Req_Bank_Level_Parallism =      22.4966
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1152
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0480

Reply_Network_injected_packets_num = 43126
Reply_Network_cycles = 14025
Reply_Network_injected_packets_per_cycle =        3.0749
Reply_Network_conflicts_per_cycle =        1.2949
Reply_Network_conflicts_per_cycle_util =       9.4687
Reply_Bank_Level_Parallism =      22.4849
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1421
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0384
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 58981 (inst/sec)
gpgpu_simulation_rate = 379 (cycle/sec)
gpgpu_silicon_slowdown = 3817941x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbccd7638..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7634..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7630..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbccd7628..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7624..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7620..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd761c..

GPGPU-Sim PTX: cudaLaunch for 0x0x557be4001880 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6euclidPcffPfiii 
GPGPU-Sim PTX: pushing kernel '_Z6euclidPcffPfiii' to stream 0, gridDim= (938,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6euclidPcffPfiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 7110
gpu_sim_insn = 1090958
gpu_ipc =     153.4399
gpu_tot_sim_cycle = 21135
gpu_tot_sim_insn = 3273291
gpu_tot_ipc =     154.8754
gpu_tot_issued_cta = 2814
gpu_occupancy = 17.4810% 
gpu_tot_occupancy = 17.5092% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0328
partiton_level_parallism_total  =       3.0608
partiton_level_parallism_util =      20.9553
partiton_level_parallism_util_total  =      21.9582
L2_BW  =     140.4294 GB/Sec
L2_BW_total  =     141.7251 GB/Sec
gpu_total_sim_rate=61760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2301, Reservation_fails = 652
	L1D_cache_core[1]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 2289, Reservation_fails = 695
	L1D_cache_core[2]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2016, Reservation_fails = 648
	L1D_cache_core[3]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 2330, Reservation_fails = 684
	L1D_cache_core[4]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2142, Reservation_fails = 665
	L1D_cache_core[5]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 2176, Reservation_fails = 619
	L1D_cache_core[6]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2070, Reservation_fails = 682
	L1D_cache_core[7]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 2158, Reservation_fails = 633
	L1D_cache_core[8]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2345, Reservation_fails = 676
	L1D_cache_core[9]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 2297, Reservation_fails = 670
	L1D_cache_core[10]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2408, Reservation_fails = 644
	L1D_cache_core[11]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 2054, Reservation_fails = 659
	L1D_cache_core[12]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2351, Reservation_fails = 648
	L1D_cache_core[13]: Access = 4615, Miss = 781, Miss_rate = 0.169, Pending_hits = 2223, Reservation_fails = 620
	L1D_cache_core[14]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2182, Reservation_fails = 666
	L1D_cache_core[15]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2331, Reservation_fails = 590
	L1D_cache_core[16]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2353, Reservation_fails = 648
	L1D_cache_core[17]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2243, Reservation_fails = 647
	L1D_cache_core[18]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2049, Reservation_fails = 623
	L1D_cache_core[19]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2136, Reservation_fails = 642
	L1D_cache_core[20]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2223, Reservation_fails = 633
	L1D_cache_core[21]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2303, Reservation_fails = 609
	L1D_cache_core[22]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2269, Reservation_fails = 678
	L1D_cache_core[23]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2156, Reservation_fails = 614
	L1D_cache_core[24]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 1998, Reservation_fails = 652
	L1D_cache_core[25]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2439, Reservation_fails = 622
	L1D_cache_core[26]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2007, Reservation_fails = 596
	L1D_cache_core[27]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2089, Reservation_fails = 655
	L1D_cache_core[28]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2250, Reservation_fails = 640
	L1D_cache_core[29]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2180, Reservation_fails = 620
	L1D_cache_core[30]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2161, Reservation_fails = 635
	L1D_cache_core[31]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 1980, Reservation_fails = 633
	L1D_cache_core[32]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2312, Reservation_fails = 652
	L1D_cache_core[33]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2317, Reservation_fails = 647
	L1D_cache_core[34]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2012, Reservation_fails = 601
	L1D_cache_core[35]: Access = 4485, Miss = 759, Miss_rate = 0.169, Pending_hits = 2303, Reservation_fails = 642
	L1D_cache_core[36]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2216, Reservation_fails = 649
	L1D_cache_core[37]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2172, Reservation_fails = 595
	L1D_cache_core[38]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2194, Reservation_fails = 633
	L1D_cache_core[39]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2094, Reservation_fails = 599
	L1D_cache_core[40]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2176, Reservation_fails = 638
	L1D_cache_core[41]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2230, Reservation_fails = 641
	L1D_cache_core[42]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2269, Reservation_fails = 598
	L1D_cache_core[43]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 1876, Reservation_fails = 654
	L1D_cache_core[44]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2233, Reservation_fails = 642
	L1D_cache_core[45]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2074, Reservation_fails = 601
	L1D_cache_core[46]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2300, Reservation_fails = 640
	L1D_cache_core[47]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2231, Reservation_fails = 586
	L1D_cache_core[48]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2270, Reservation_fails = 662
	L1D_cache_core[49]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2098, Reservation_fails = 627
	L1D_cache_core[50]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2222, Reservation_fails = 587
	L1D_cache_core[51]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2165, Reservation_fails = 656
	L1D_cache_core[52]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2019, Reservation_fails = 664
	L1D_cache_core[53]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2171, Reservation_fails = 629
	L1D_cache_core[54]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2282, Reservation_fails = 628
	L1D_cache_core[55]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2107, Reservation_fails = 599
	L1D_cache_core[56]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2229, Reservation_fails = 650
	L1D_cache_core[57]: Access = 4485, Miss = 759, Miss_rate = 0.169, Pending_hits = 2563, Reservation_fails = 612
	L1D_cache_core[58]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2114, Reservation_fails = 624
	L1D_cache_core[59]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2108, Reservation_fails = 655
	L1D_cache_core[60]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2275, Reservation_fails = 616
	L1D_cache_core[61]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2382, Reservation_fails = 560
	L1D_cache_core[62]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2276, Reservation_fails = 641
	L1D_cache_core[63]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2219, Reservation_fails = 605
	L1D_cache_core[64]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2350, Reservation_fails = 619
	L1D_cache_core[65]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2209, Reservation_fails = 613
	L1D_cache_core[66]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2257, Reservation_fails = 590
	L1D_cache_core[67]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2385, Reservation_fails = 609
	L1D_cache_core[68]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2203, Reservation_fails = 623
	L1D_cache_core[69]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2061, Reservation_fails = 594
	L1D_cache_core[70]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2183, Reservation_fails = 650
	L1D_cache_core[71]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2185, Reservation_fails = 605
	L1D_cache_core[72]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2270, Reservation_fails = 619
	L1D_cache_core[73]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2336, Reservation_fails = 635
	L1D_cache_core[74]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2210, Reservation_fails = 624
	L1D_cache_core[75]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2265, Reservation_fails = 634
	L1D_cache_core[76]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2032, Reservation_fails = 638
	L1D_cache_core[77]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2317, Reservation_fails = 584
	L1D_cache_core[78]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2024, Reservation_fails = 610
	L1D_cache_core[79]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2244, Reservation_fails = 605
	L1D_total_cache_accesses = 365625
	L1D_total_cache_misses = 64689
	L1D_total_cache_miss_rate = 0.1769
	L1D_total_cache_pending_hits = 176549
	L1D_total_cache_reservation_fails = 50483
	L1D_cache_data_port_util = 0.277
	L1D_cache_fill_port_util = 0.132
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 176549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 39726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 176549
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 360000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50483
ctas_completed 2814, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
255, 255, 255, 255, 255, 255, 255, 255, 231, 183, 183, 183, 
gpgpu_n_tot_thrd_icount = 3273291
gpgpu_n_tot_w_icount = 219822
gpgpu_n_stall_shd_mem = 108952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59064
gpgpu_n_mem_write_global = 5625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 360000
gpgpu_n_store_insn = 45000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 315168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 56322
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52630
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:518687	W0_Idle:206540	W0_Scoreboard:849111	W1:4	W2:8	W3:60	W4:0	W5:4	W6:36	W7:84	W8:397	W9:660	W10:1108	W11:1622	W12:1762	W13:1839	W14:2892	W15:6809	W16:202537	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:57528	WS1:55440	WS2:55440	WS3:51414	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472512 {8:59064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 225000 {40:5625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2362560 {40:59064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45000 {8:5625,}
maxmflatency = 492 
max_icnt2mem_latency = 305 
maxmrqlatency = 0 
max_icnt2sh_latency = 58 
averagemflatency = 265 
avg_icnt2mem_latency = 98 
avg_icnt2sh_latency = 5 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31857 	32832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13638 	8702 	21999 	19885 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	36637 	16384 	8466 	3044 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        370       399       431       369       412       454       458       473       424       438       427       446       191         0         0         0
dram[1]:        400       409       390       380       465       465       443       468       450       427       400       404       193         0         0         0
dram[2]:        394       382       382       411       471       436       450       409       430       438       435       412       190         0         0         0
dram[3]:        401       409       408       357       477       433       460       450       426       394       460       424       190         0         0         0
dram[4]:        405       365       386       463       452       417       445       393       458       449       462       403       189         0         0         0
dram[5]:        414       410       375       374       442       439       445       410       432       445       465       418       192       188         0         0
dram[6]:        334       348       328       458       466       454       448       449       453       446       399       409       190       190         0         0
dram[7]:        365       381       421       460       463       447       444       454       453       445       395       406       190       191         0         0
dram[8]:        378       394       374       400       463       439       415       461       446       425       416       439       189         0         0         0
dram[9]:        386       388       379       389       462       460       448       481       447       470       445       431       189         0         0         0
dram[10]:        314       400       376       378       444       452       431       464       451       420       391       433       191         0         0         0
dram[11]:        350       352       383       408       442       449       439       464       428       450       418       453       192         0         0         0
dram[12]:        412       359       395       349       413       430       436       433       433       420       447       455       189         0         0         0
dram[13]:        386       384       420       354       404       420       431       420       444       441       422       459       190         0         0         0
dram[14]:        394       404       396       370       425       466       479       411       439       465       416       407       192         0         0         0
dram[15]:        387       396       392       378       477       460       482       410       457       466       444       427       190         0         0         0
dram[16]:        396       362       383       387       466       474       459       450       423       439       422       437       190         0         0         0
dram[17]:        393       366       474       390       468       475       463       429       450       460       425       446       190         0         0         0
dram[18]:        384       360       386       408       418       468       420       466       435       470       412       438       189         0         0         0
dram[19]:        409       409       396       377       471       404       464       466       448       455       421       467       190         0         0         0
dram[20]:        394       379       409       377       413       444       449       455       431       430       418       461       189         0         0         0
dram[21]:        409       370       405       402       413       451       471       437       431       437       416       440       188         0         0         0
dram[22]:        420       349       404       460       461       453       478       438       446       463       428       425       190         0         0         0
dram[23]:        398       357       382       470       456       451       423       435       441       471       409       428       190         0         0         0
dram[24]:        399       395       387       398       471       448       423       457       445       417       407       430       188         0         0         0
dram[25]:        394       392       399       375       473       444       442       453       440       418       407       407       189         0         0         0
dram[26]:        403       392       397       400       467       443       458       425       419       420       463       418       189         0         0         0
dram[27]:        414       381       393       420       405       447       471       452       422       492       458       403       189         0         0         0
dram[28]:        377       385       406       438       451       443       451       439       426       454       456       453       190         0         0         0
dram[29]:        402       371       384       392       420       451       451       441       401       452       422       459       192         0         0         0
dram[30]:        388       395       464       380       466       430       456       440       452       451       399       408       189         0         0         0
dram[31]:        366       407       466       441       451       420       448       442       443       420       394       410       189         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12414 n_nop=12414 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12414i bk1: 0a 12414i bk2: 0a 12414i bk3: 0a 12414i bk4: 0a 12414i bk5: 0a 12414i bk6: 0a 12414i bk7: 0a 12414i bk8: 0a 12414i bk9: 0a 12414i bk10: 0a 12414i bk11: 0a 12414i bk12: 0a 12414i bk13: 0a 12414i bk14: 0a 12414i bk15: 0a 12414i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12414 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12414 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12414 
n_nop = 12414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1023, Miss = 24, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 990, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 975, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1050, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 996, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1005, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1041, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1002, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1014, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 996, Miss = 27, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1029, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 972, Miss = 32, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1074, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1086, Miss = 32, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 960, Miss = 32, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 969, Miss = 32, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1050, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1029, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 993, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1026, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1020, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1011, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1020, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 981, Miss = 32, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1044, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1017, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1008, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1059, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 948, Miss = 32, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 933, Miss = 32, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1095, Miss = 32, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1011, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1011, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 966, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1059, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 975, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1038, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1002, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1008, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1017, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1017, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 987, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1029, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 975, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1041, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1041, Miss = 24, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 981, Miss = 32, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 990, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1035, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 999, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1023, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1002, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1005, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 999, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1014, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 996, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1017, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 996, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1035, Miss = 32, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1017, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 999, Miss = 32, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 975, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1050, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 64689
L2_total_cache_misses = 1875
L2_total_cache_miss_rate = 0.0290
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=64689
icnt_total_pkts_simt_to_mem=64689
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 64689
Req_Network_cycles = 21135
Req_Network_injected_packets_per_cycle =       3.0608 
Req_Network_conflicts_per_cycle =       2.1255
Req_Network_conflicts_per_cycle_util =      15.2488
Req_Bank_Level_Parallism =      21.9582
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1793
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0478

Reply_Network_injected_packets_num = 64689
Reply_Network_cycles = 21135
Reply_Network_injected_packets_per_cycle =        3.0608
Reply_Network_conflicts_per_cycle =        1.3053
Reply_Network_conflicts_per_cycle_util =       9.3610
Reply_Bank_Level_Parallism =      21.9508
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1434
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0383
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 61760 (inst/sec)
gpgpu_simulation_rate = 398 (cycle/sec)
gpgpu_silicon_slowdown = 3635678x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbccd7638..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7634..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7630..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbccd7628..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7624..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd7620..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbccd761c..

GPGPU-Sim PTX: cudaLaunch for 0x0x557be4001880 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6euclidPcffPfiii 
GPGPU-Sim PTX: pushing kernel '_Z6euclidPcffPfiii' to stream 0, gridDim= (938,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6euclidPcffPfiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 7055
gpu_sim_insn = 1091041
gpu_ipc =     154.6479
gpu_tot_sim_cycle = 28190
gpu_tot_sim_insn = 4364332
gpu_tot_ipc =     154.8185
gpu_tot_issued_cta = 3752
gpu_occupancy = 17.5129% 
gpu_tot_occupancy = 17.5101% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0564
partiton_level_parallism_total  =       3.0597
partiton_level_parallism_util =      21.8028
partiton_level_parallism_util_total  =      21.9192
L2_BW  =     141.5242 GB/Sec
L2_BW_total  =     141.6748 GB/Sec
gpu_total_sim_rate=63251

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3061, Reservation_fails = 813
	L1D_cache_core[1]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3018, Reservation_fails = 867
	L1D_cache_core[2]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2782, Reservation_fails = 852
	L1D_cache_core[3]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3021, Reservation_fails = 826
	L1D_cache_core[4]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2997, Reservation_fails = 838
	L1D_cache_core[5]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2838, Reservation_fails = 809
	L1D_cache_core[6]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2729, Reservation_fails = 861
	L1D_cache_core[7]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2896, Reservation_fails = 845
	L1D_cache_core[8]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3119, Reservation_fails = 837
	L1D_cache_core[9]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3039, Reservation_fails = 836
	L1D_cache_core[10]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3208, Reservation_fails = 853
	L1D_cache_core[11]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2700, Reservation_fails = 814
	L1D_cache_core[12]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3096, Reservation_fails = 826
	L1D_cache_core[13]: Access = 6045, Miss = 1023, Miss_rate = 0.169, Pending_hits = 2939, Reservation_fails = 810
	L1D_cache_core[14]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2937, Reservation_fails = 892
	L1D_cache_core[15]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3171, Reservation_fails = 829
	L1D_cache_core[16]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3238, Reservation_fails = 867
	L1D_cache_core[17]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3009, Reservation_fails = 837
	L1D_cache_core[18]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2826, Reservation_fails = 850
	L1D_cache_core[19]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2809, Reservation_fails = 856
	L1D_cache_core[20]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2937, Reservation_fails = 854
	L1D_cache_core[21]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3099, Reservation_fails = 841
	L1D_cache_core[22]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3137, Reservation_fails = 865
	L1D_cache_core[23]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2974, Reservation_fails = 853
	L1D_cache_core[24]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2719, Reservation_fails = 862
	L1D_cache_core[25]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3063, Reservation_fails = 835
	L1D_cache_core[26]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2760, Reservation_fails = 854
	L1D_cache_core[27]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2872, Reservation_fails = 844
	L1D_cache_core[28]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3016, Reservation_fails = 839
	L1D_cache_core[29]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3069, Reservation_fails = 873
	L1D_cache_core[30]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2934, Reservation_fails = 839
	L1D_cache_core[31]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2739, Reservation_fails = 872
	L1D_cache_core[32]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3072, Reservation_fails = 862
	L1D_cache_core[33]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3112, Reservation_fails = 838
	L1D_cache_core[34]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2715, Reservation_fails = 859
	L1D_cache_core[35]: Access = 6045, Miss = 1023, Miss_rate = 0.169, Pending_hits = 3064, Reservation_fails = 831
	L1D_cache_core[36]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2994, Reservation_fails = 848
	L1D_cache_core[37]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2864, Reservation_fails = 826
	L1D_cache_core[38]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3027, Reservation_fails = 837
	L1D_cache_core[39]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2851, Reservation_fails = 838
	L1D_cache_core[40]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2898, Reservation_fails = 848
	L1D_cache_core[41]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2958, Reservation_fails = 854
	L1D_cache_core[42]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2978, Reservation_fails = 856
	L1D_cache_core[43]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2614, Reservation_fails = 827
	L1D_cache_core[44]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2989, Reservation_fails = 841
	L1D_cache_core[45]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2735, Reservation_fails = 854
	L1D_cache_core[46]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3089, Reservation_fails = 844
	L1D_cache_core[47]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2926, Reservation_fails = 825
	L1D_cache_core[48]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3047, Reservation_fails = 865
	L1D_cache_core[49]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2766, Reservation_fails = 818
	L1D_cache_core[50]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2922, Reservation_fails = 838
	L1D_cache_core[51]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2805, Reservation_fails = 845
	L1D_cache_core[52]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2816, Reservation_fails = 867
	L1D_cache_core[53]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2745, Reservation_fails = 860
	L1D_cache_core[54]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2972, Reservation_fails = 832
	L1D_cache_core[55]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2834, Reservation_fails = 838
	L1D_cache_core[56]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2910, Reservation_fails = 853
	L1D_cache_core[57]: Access = 6045, Miss = 1023, Miss_rate = 0.169, Pending_hits = 3251, Reservation_fails = 802
	L1D_cache_core[58]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2831, Reservation_fails = 851
	L1D_cache_core[59]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2942, Reservation_fails = 828
	L1D_cache_core[60]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2965, Reservation_fails = 819
	L1D_cache_core[61]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3105, Reservation_fails = 792
	L1D_cache_core[62]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2986, Reservation_fails = 828
	L1D_cache_core[63]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3151, Reservation_fails = 820
	L1D_cache_core[64]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3071, Reservation_fails = 822
	L1D_cache_core[65]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2993, Reservation_fails = 803
	L1D_cache_core[66]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2869, Reservation_fails = 848
	L1D_cache_core[67]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3078, Reservation_fails = 782
	L1D_cache_core[68]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2920, Reservation_fails = 826
	L1D_cache_core[69]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 2732, Reservation_fails = 847
	L1D_cache_core[70]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 2958, Reservation_fails = 854
	L1D_cache_core[71]: Access = 6045, Miss = 1023, Miss_rate = 0.169, Pending_hits = 3073, Reservation_fails = 832
	L1D_cache_core[72]: Access = 5980, Miss = 1104, Miss_rate = 0.185, Pending_hits = 2927, Reservation_fails = 799
	L1D_cache_core[73]: Access = 5980, Miss = 1012, Miss_rate = 0.169, Pending_hits = 3153, Reservation_fails = 801
	L1D_cache_core[74]: Access = 5980, Miss = 1104, Miss_rate = 0.185, Pending_hits = 2947, Reservation_fails = 833
	L1D_cache_core[75]: Access = 5980, Miss = 1012, Miss_rate = 0.169, Pending_hits = 2961, Reservation_fails = 801
	L1D_cache_core[76]: Access = 5980, Miss = 1104, Miss_rate = 0.185, Pending_hits = 2791, Reservation_fails = 788
	L1D_cache_core[77]: Access = 5980, Miss = 1012, Miss_rate = 0.169, Pending_hits = 3128, Reservation_fails = 786
	L1D_cache_core[78]: Access = 5980, Miss = 1104, Miss_rate = 0.185, Pending_hits = 2808, Reservation_fails = 781
	L1D_cache_core[79]: Access = 5980, Miss = 1012, Miss_rate = 0.169, Pending_hits = 2992, Reservation_fails = 793
	L1D_total_cache_accesses = 487500
	L1D_total_cache_misses = 86252
	L1D_total_cache_miss_rate = 0.1769
	L1D_total_cache_pending_hits = 236087
	L1D_total_cache_reservation_fails = 66889
	L1D_cache_data_port_util = 0.276
	L1D_cache_fill_port_util = 0.132
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 236087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 52968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 236087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 66889
ctas_completed 3752, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
340, 340, 340, 340, 340, 340, 340, 340, 292, 244, 244, 183, 
gpgpu_n_tot_thrd_icount = 4364332
gpgpu_n_tot_w_icount = 293096
gpgpu_n_stall_shd_mem = 145027
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 78752
gpgpu_n_mem_write_global = 7500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 480000
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 420224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 74858
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 70169
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:691910	W0_Idle:275255	W0_Scoreboard:1133919	W1:4	W2:12	W3:80	W4:0	W5:4	W6:48	W7:144	W8:540	W9:868	W10:1440	W11:2183	W12:2363	W13:2361	W14:3930	W15:9074	W16:270045	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:76704	WS1:73920	WS2:73920	WS3:68552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 630016 {8:78752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 300000 {40:7500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3150080 {40:78752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60000 {8:7500,}
maxmflatency = 492 
max_icnt2mem_latency = 305 
maxmrqlatency = 0 
max_icnt2sh_latency = 58 
averagemflatency = 266 
avg_icnt2mem_latency = 99 
avg_icnt2sh_latency = 5 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42425 	43827 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	18123 	11602 	29154 	26766 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	48341 	21570 	11913 	4110 	318 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        370       399       431       376       412       454       458       473       424       438       427       446       191         0         0         0
dram[1]:        400       409       390       380       465       465       443       468       450       433       423       404       193         0         0         0
dram[2]:        394       382       382       411       471       436       450       409       443       438       435       412       191         0         0         0
dram[3]:        401       409       408       357       477       440       460       450       426       404       460       424       190         0         0         0
dram[4]:        405       365       386       463       452       417       445       439       458       449       462       403       189         0         0         0
dram[5]:        414       410       375       404       442       439       445       427       432       445       465       445       192       188         0         0
dram[6]:        383       356       328       458       466       454       448       449       476       470       399       461       190       190         0         0
dram[7]:        403       381       421       460       463       447       444       454       453       445       415       450       190       191         0         0
dram[8]:        380       394       374       400       463       458       451       461       446       425       416       439       191         0         0         0
dram[9]:        386       388       413       389       462       467       448       481       461       470       445       431       189         0         0         0
dram[10]:        326       400       376       378       444       452       431       464       451       441       393       433       191         0         0         0
dram[11]:        360       359       383       408       442       449       439       464       428       450       418       453       192         0         0         0
dram[12]:        412       359       395       349       413       439       436       433       433       434       447       455       189         0         0         0
dram[13]:        386       384       420       384       404       450       445       440       444       443       422       459       190         0         0         0
dram[14]:        394       404       396       393       438       466       479       454       439       465       416       407       192         0         0         0
dram[15]:        387       396       392       378       477       460       482       460       457       466       444       427       190         0         0         0
dram[16]:        396       362       398       387       466       474       459       450       423       439       422       437       190         0         0         0
dram[17]:        393       366       474       392       468       475       463       435       450       460       425       446       192         0         0         0
dram[18]:        384       381       402       408       434       468       428       466       435       470       412       438       191         0         0         0
dram[19]:        409       409       400       377       471       411       464       466       448       455       422       467       190         0         0         0
dram[20]:        394       379       409       388       432       444       449       455       439       430       418       461       189         0         0         0
dram[21]:        409       370       405       402       445       451       471       466       457       437       416       440       190         0         0         0
dram[22]:        420       386       404       460       461       453       478       464       446       463       428       425       190         0         0         0
dram[23]:        398       378       382       470       456       451       449       435       441       471       409       428       190         0         0         0
dram[24]:        399       395       387       398       472       448       423       457       445       429       408       430       188         0         0         0
dram[25]:        394       392       399       375       473       444       442       453       440       418       407       431       189         0         0         0
dram[26]:        403       392       441       419       467       443       463       425       460       420       463       431       189         0         0         0
dram[27]:        414       390       393       420       415       447       471       452       434       492       458       429       189         0         0         0
dram[28]:        377       385       411       438       451       443       451       439       426       454       456       453       190         0         0         0
dram[29]:        402       371       412       392       420       451       451       441       407       452       423       459       192         0         0         0
dram[30]:        388       395       464       380       466       441       456       452       452       451       421       408       189         0         0         0
dram[31]:        366       407       466       441       451       457       448       465       443       446       415       410       190         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16558 n_nop=16558 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16558i bk1: 0a 16558i bk2: 0a 16558i bk3: 0a 16558i bk4: 0a 16558i bk5: 0a 16558i bk6: 0a 16558i bk7: 0a 16558i bk8: 0a 16558i bk9: 0a 16558i bk10: 0a 16558i bk11: 0a 16558i bk12: 0a 16558i bk13: 0a 16558i bk14: 0a 16558i bk15: 0a 16558i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16558 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16558 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16558 
n_nop = 16558 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1364, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1320, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1300, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1400, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1328, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1340, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1284, Miss = 24, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1388, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1336, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1352, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1328, Miss = 27, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1372, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1296, Miss = 32, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1432, Miss = 32, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1448, Miss = 32, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1280, Miss = 32, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1292, Miss = 32, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1400, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1372, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1324, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1368, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1360, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1348, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1360, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1308, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1356, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1344, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1412, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1264, Miss = 32, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1244, Miss = 32, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1460, Miss = 32, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1348, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1348, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1288, Miss = 24, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1412, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1300, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1384, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1336, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1344, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1356, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1356, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1316, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1372, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1300, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1388, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1388, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1308, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1320, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1380, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1332, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1364, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1336, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1340, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1332, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1352, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1328, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1356, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1328, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1380, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1356, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1332, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1300, Miss = 24, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1400, Miss = 32, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 86252
L2_total_cache_misses = 1875
L2_total_cache_miss_rate = 0.0217
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 78752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=86252
icnt_total_pkts_simt_to_mem=86252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 86252
Req_Network_cycles = 28190
Req_Network_injected_packets_per_cycle =       3.0597 
Req_Network_conflicts_per_cycle =       2.1295
Req_Network_conflicts_per_cycle_util =      15.2554
Req_Bank_Level_Parallism =      21.9192
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1881
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0478

Reply_Network_injected_packets_num = 86252
Reply_Network_cycles = 28190
Reply_Network_injected_packets_per_cycle =        3.0597
Reply_Network_conflicts_per_cycle =        1.3179
Reply_Network_conflicts_per_cycle_util =       9.4388
Reply_Bank_Level_Parallism =      21.9136
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1489
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0382
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 63251 (inst/sec)
gpgpu_simulation_rate = 408 (cycle/sec)
gpgpu_silicon_slowdown = 3546568x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

PASSED
GPGPU-Sim: *** exit detected ***
