{
  "IOs": {
    "inputs": [
      {
        "bitwidth": 16,
        "datafile": "hw_input_stencil.raw",
        "name": "hw_input_stencil",
        "shape": [
          3,
          64,
          64
        ],
        "io_tiles": [
          {
            "name": "io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1
              ],
              "dimensionality": 1,
              "extent": [
                4096
              ],
              "read_data_starting_addr": [
                0
              ],
              "read_data_stride": [
                1
              ]
            },
            "x_pos": 0,
            "y_pos": 0
          },
          {
            "name": "io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1
              ],
              "dimensionality": 1,
              "extent": [
                4096
              ],
              "read_data_starting_addr": [
                0
              ],
              "read_data_stride": [
                1
              ]
            },
            "x_pos": 2,
            "y_pos": 0
          },
          {
            "name": "io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1
              ],
              "dimensionality": 1,
              "extent": [
                4096
              ],
              "read_data_starting_addr": [
                0
              ],
              "read_data_stride": [
                1
              ]
            },
            "x_pos": 4,
            "y_pos": 0
          }
        ]
      }
    ],
    "outputs": [
      {
        "bitwidth": 16,
        "datafile": "hw_output.raw",
        "name": "hw_output_stencil",
        "shape": [
          3,
          58,
          58
        ],
        "io_tiles": [
          {
            "name": "io16_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_0",
            "addr": {
              "cycle_starting_addr": [
                393
              ],
              "cycle_stride": [
                1,
                64
              ],
              "dimensionality": 2,
              "extent": [
                58,
                58
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                1,
                58
              ]
            },
            "x_pos": 1,
            "y_pos": 0,
            "valid_name": "hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil"
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_0",
            "addr": {
              "cycle_starting_addr": [
                393
              ],
              "cycle_stride": [
                1,
                64
              ],
              "dimensionality": 2,
              "extent": [
                58,
                58
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                1,
                58
              ]
            },
            "x_pos": 3,
            "y_pos": 0,
            "valid_name": "hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1"
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_0",
            "addr": {
              "cycle_starting_addr": [
                393
              ],
              "cycle_stride": [
                1,
                64
              ],
              "dimensionality": 2,
              "extent": [
                58,
                58
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                1,
                58
              ]
            },
            "x_pos": 5,
            "y_pos": 0,
            "valid_name": "hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2"
          }
        ]
      }
    ]
  },
  "testing": {
    "interleaved_input": [
      "input.pgm"
    ],
    "interleaved_output": [
      "gold.pgm"
    ],
    "bitstream": "unsharp.bs",
    "coreir": "design_top.json",
    "placement": "design.place"
  }
}