Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Wed Feb  7 09:14:05 2018
| Host             : mitag.st.cs.kumamoto-u.ac.jp running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file pic16_power_routed.rpt -pb pic16_power_summary_routed.pb -rpx pic16_power_routed.rpx
| Design           : pic16
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.198  |
| Dynamic (W)              | 0.101  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.1   |
| Junction Temperature (C) | 25.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        5 |       --- |             --- |
| Slice Logic              |     0.002 |      414 |       --- |             --- |
|   LUT as Logic           |     0.002 |      222 |     63400 |            0.35 |
|   LUT as Distributed RAM |    <0.001 |       36 |     19000 |            0.19 |
|   CARRY4                 |    <0.001 |        4 |     15850 |            0.03 |
|   Register               |    <0.001 |      106 |    126800 |            0.08 |
|   Others                 |     0.000 |        6 |       --- |             --- |
| Signals                  |     0.002 |      383 |       --- |             --- |
| MMCM                     |     0.090 |        1 |         6 |           16.67 |
| I/O                      |     0.006 |       18 |       210 |            8.57 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.198 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.005 |      0.015 |
| Vccaux    |       1.800 |     0.068 |       0.050 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+---------------+-----------------+
| Clock       | Domain        | Constraint (ns) |
+-------------+---------------+-----------------+
| clkfbout    | dcm0/clkfbout |            10.0 |
| clkout1     | dcm0/clkout1  |            14.3 |
| sys_clk_pin | CLK           |            10.0 |
+-------------+---------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| pic16                    |     0.101 |
|   dcm0                   |     0.090 |
|   i_pic16core            |     0.005 |
|     RAM_reg_0_15_0_0     |    <0.001 |
|     RAM_reg_0_15_0_0__0  |    <0.001 |
|     RAM_reg_0_15_0_0__1  |    <0.001 |
|     RAM_reg_0_15_0_0__10 |    <0.001 |
|     RAM_reg_0_15_0_0__11 |    <0.001 |
|     RAM_reg_0_15_0_0__12 |    <0.001 |
|     RAM_reg_0_15_0_0__13 |    <0.001 |
|     RAM_reg_0_15_0_0__14 |    <0.001 |
|     RAM_reg_0_15_0_0__2  |    <0.001 |
|     RAM_reg_0_15_0_0__3  |    <0.001 |
|     RAM_reg_0_15_0_0__4  |    <0.001 |
|     RAM_reg_0_15_0_0__5  |    <0.001 |
|     RAM_reg_0_15_0_0__6  |    <0.001 |
|     RAM_reg_0_15_0_0__7  |    <0.001 |
|     RAM_reg_0_15_0_0__8  |    <0.001 |
|     RAM_reg_0_15_0_0__9  |    <0.001 |
|     RAM_reg_0_31_0_0     |    <0.001 |
|     RAM_reg_0_31_0_0__0  |    <0.001 |
|     RAM_reg_0_31_0_0__1  |    <0.001 |
|     RAM_reg_0_31_0_0__2  |    <0.001 |
|     RAM_reg_0_31_0_0__3  |    <0.001 |
|     RAM_reg_0_31_0_0__4  |    <0.001 |
|     RAM_reg_0_31_0_0__5  |    <0.001 |
|     RAM_reg_0_31_0_0__6  |    <0.001 |
|     RAM_reg_0_63_0_0     |    <0.001 |
|     RAM_reg_0_63_0_0__0  |    <0.001 |
|     RAM_reg_0_63_0_0__1  |    <0.001 |
|     RAM_reg_0_63_0_0__2  |    <0.001 |
|     RAM_reg_0_63_0_0__3  |    <0.001 |
|     RAM_reg_0_63_0_0__4  |    <0.001 |
|     RAM_reg_0_63_0_0__5  |    <0.001 |
|     RAM_reg_0_63_0_0__6  |    <0.001 |
|     STK_reg_0_7_0_4      |    <0.001 |
|     i_alu                |     0.003 |
+--------------------------+-----------+


