{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 18:54:44 2009 " "Info: Processing started: Sat Apr 11 18:54:44 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Janus -c Janus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NWire_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NWire_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NWire_rcv " "Info: Found entity 1: NWire_rcv" {  } { { "NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/NWire_rcv.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Info: Found entity 1: counter2" {  } { { "counter2.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/counter2.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter1 " "Info: Found entity 1: counter1" {  } { { "counter1.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/counter1.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pfd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pfd " "Info: Found entity 1: pfd" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Janus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Janus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Janus " "Info: Found entity 1: Janus" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Janus " "Info: Elaborating entity \"Janus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter1 counter1:counter1 " "Info: Elaborating entity \"counter1\" for hierarchy \"counter1:counter1\"" {  } { { "Janus.v" "counter1" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter1:counter1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter1:counter1\|lpm_counter:lpm_counter_component\"" {  } { { "counter1.v" "lpm_counter_component" { Text "C:/HPSDR/trunk/Janus-CPLDV3/counter1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter1:counter1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter1:counter1\|lpm_counter:lpm_counter_component\"" {  } { { "counter1.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/counter1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter1:counter1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter1:counter1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 625 " "Info: Parameter \"lpm_modulus\" = \"625\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter1.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/counter1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Info: Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_45j counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated " "Info: Elaborating entity \"cntr_45j\" for hierarchy \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e0c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_e0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e0c " "Info: Found entity 1: cmpr_e0c" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e0c counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1 " "Info: Elaborating entity \"cmpr_e0c\" for hierarchy \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\"" {  } { { "db/cntr_45j.tdf" "cmpr1" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:counter2 " "Info: Elaborating entity \"counter2\" for hierarchy \"counter2:counter2\"" {  } { { "Janus.v" "counter2" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter2:counter2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter2:counter2\|lpm_counter:lpm_counter_component\"" {  } { { "counter2.v" "lpm_counter_component" { Text "C:/HPSDR/trunk/Janus-CPLDV3/counter2.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter2:counter2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter2:counter2\|lpm_counter:lpm_counter_component\"" {  } { { "counter2.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/counter2.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter2:counter2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter2:counter2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 768 " "Info: Parameter \"lpm_modulus\" = \"768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter2.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/counter2.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5j " "Info: Found entity 1: cntr_c5j" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c5j counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated " "Info: Elaborating entity \"cntr_c5j\" for hierarchy \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pfd pfd:Janus_pfd " "Info: Elaborating entity \"pfd\" for hierarchy \"pfd:Janus_pfd\"" {  } { { "Janus.v" "Janus_pfd" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CMODE GND " "Warning (13410): Pin \"CMODE\" is stuck at GND" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EXP4 GND " "Warning (13410): Pin \"EXP4\" is stuck at GND" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HPF VCC " "Warning (13410): Pin \"HPF\" is stuck at VCC" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nCS GND " "Warning (13410): Pin \"nCS\" is stuck at GND" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SMODE1 GND " "Warning (13410): Pin \"SMODE1\" is stuck at GND" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SMODE2 VCC " "Warning (13410): Pin \"SMODE2\" is stuck at VCC" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ZCAL VCC " "Warning (13410): Pin \"ZCAL\" is stuck at VCC" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IQ_state~5 " "Info: Register \"IQ_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IQ_state~6 " "Info: Register \"IQ_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAL " "Warning (15610): No output dependent on input pin \"CAL\"" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSYNC " "Warning (15610): No output dependent on input pin \"FSYNC\"" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSCK " "Warning (15610): No output dependent on input pin \"SSCK\"" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 100 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MOSI " "Warning (15610): No output dependent on input pin \"MOSI\"" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Info: Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Info: Implemented 196 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 11 18:54:47 2009 " "Info: Processing ended: Sat Apr 11 18:54:47 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 18:54:48 2009 " "Info: Processing started: Sat Apr 11 18:54:48 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Janus -c Janus " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Janus EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"Janus\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_48MHZ Global clock " "Info: Automatically promoted signal \"CLK_48MHZ\" to use Global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLK_48MHZ " "Info: Pin \"CLK_48MHZ\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK_48MHZ } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48MHZ" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48MHZ } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "C8 Global clock " "Info: Automatically promoted some destinations of signal \"C8\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CBCLK " "Info: Destination \"CBCLK\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 74 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "C8 " "Info: Pin \"C8\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C8 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C8" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "C9 Global clock " "Info: Automatically promoted some destinations of signal \"C9\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLRCIN " "Info: Destination \"CLRCIN\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 77 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLRCOUT " "Info: Destination \"CLRCOUT\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 78 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.010 " "Info: Destination \"IQ_state.010\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.100 " "Info: Destination \"IQ_state.100\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.001 " "Info: Destination \"IQ_state.001\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.011 " "Info: Destination \"IQ_state.011\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IQ_state.000 " "Info: Destination \"IQ_state.000\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 110 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "C9 " "Info: Pin \"C9\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C9 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C9" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 110 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK_12MHZ Global clock " "Info: Automatically promoted some destinations of signal \"CLK_12MHZ\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "C5 " "Info: Destination \"C5\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 106 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MCLK " "Info: Destination \"MCLK\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 91 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CMCLK " "Info: Destination \"CMCLK\" may be non-global or may not use global clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 79 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLK_12MHZ " "Info: Pin \"CLK_12MHZ\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK_12MHZ } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_12MHZ" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register pfd:Janus_pfd\|inst4 pin TUNE -24.812 ns " "Info: Slack time is -24.812 ns between source register \"pfd:Janus_pfd\|inst4\" and destination pin \"TUNE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-16.506 ns + Largest register pin " "Info: + Largest register to pin requirement is -16.506 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 15.950 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_12MHZ\" to source register is 15.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK Unassigned 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(1.294 ns) 5.814 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\] 2 REG Unassigned 3 " "Info: 2: + IC(3.388 ns) + CELL(1.294 ns) = 5.814 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.200 ns) 7.571 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 3 COMB Unassigned 1 " "Info: 3: + IC(1.557 ns) + CELL(0.200 ns) = 7.571 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.740 ns) 9.228 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 4 COMB Unassigned 11 " "Info: 4: + IC(0.917 ns) + CELL(0.740 ns) = 9.228 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(1.294 ns) 12.399 ns osc_8k 5 REG Unassigned 5 " "Info: 5: + IC(1.877 ns) + CELL(1.294 ns) = 12.399 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'osc_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.918 ns) 15.950 ns pfd:Janus_pfd\|inst4 6 REG Unassigned 3 " "Info: 6: + IC(2.633 ns) + CELL(0.918 ns) = 15.950 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pfd:Janus_pfd\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { osc_8k pfd:Janus_pfd|inst4 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.578 ns ( 34.97 % ) " "Info: Total cell delay = 5.578 ns ( 34.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.372 ns ( 65.03 % ) " "Info: Total interconnect delay = 10.372 ns ( 65.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 17.130 ns   Longest register " "Info:   Longest clock path from clock \"CLK_12MHZ\" to source register is 17.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK Unassigned 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(1.294 ns) 5.814 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\] 2 REG Unassigned 4 " "Info: 2: + IC(3.388 ns) + CELL(1.294 ns) = 5.814 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.200 ns) 7.571 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 3 COMB Unassigned 1 " "Info: 3: + IC(1.557 ns) + CELL(0.200 ns) = 7.571 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 8.751 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.440 ns) + CELL(0.740 ns) = 8.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.740 ns) 10.408 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 5 COMB Unassigned 11 " "Info: 5: + IC(0.917 ns) + CELL(0.740 ns) = 10.408 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(1.294 ns) 13.579 ns osc_8k 6 REG Unassigned 5 " "Info: 6: + IC(1.877 ns) + CELL(1.294 ns) = 13.579 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'osc_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.918 ns) 17.130 ns pfd:Janus_pfd\|inst4 7 REG Unassigned 3 " "Info: 7: + IC(2.633 ns) + CELL(0.918 ns) = 17.130 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pfd:Janus_pfd\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { osc_8k pfd:Janus_pfd|inst4 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.318 ns ( 36.88 % ) " "Info: Total cell delay = 6.318 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.812 ns ( 63.12 % ) " "Info: Total interconnect delay = 10.812 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.306 ns - Longest register pin " "Info: - Longest register to pin delay is 8.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|inst4 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'pfd:Janus_pfd\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|inst4 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.200 ns) 3.034 ns TUNE~1 2 COMB Unassigned 1 " "Info: 2: + IC(2.834 ns) + CELL(0.200 ns) = 3.034 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TUNE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { pfd:Janus_pfd|inst4 TUNE~1 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 4.214 ns TUNE~2 3 COMB Unassigned 1 " "Info: 3: + IC(0.669 ns) + CELL(0.511 ns) = 4.214 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TUNE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { TUNE~1 TUNE~2 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(2.322 ns) 8.306 ns TUNE 4 PIN Unassigned 0 " "Info: 4: + IC(1.770 ns) + CELL(2.322 ns) = 8.306 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'TUNE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.092 ns" { TUNE~2 TUNE } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 36.52 % ) " "Info: Total cell delay = 3.033 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.273 ns ( 63.48 % ) " "Info: Total interconnect delay = 5.273 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { pfd:Janus_pfd|inst4 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { pfd:Janus_pfd|inst4 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.306 ns register pin " "Info: Estimated most critical path is register to pin delay of 8.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|inst4 1 REG LAB_X7_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y2; Fanout = 3; REG Node = 'pfd:Janus_pfd\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|inst4 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 360 424 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.200 ns) 3.034 ns TUNE~1 2 COMB LAB_X5_Y3 1 " "Info: 2: + IC(2.834 ns) + CELL(0.200 ns) = 3.034 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'TUNE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { pfd:Janus_pfd|inst4 TUNE~1 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 4.214 ns TUNE~2 3 COMB LAB_X5_Y3 1 " "Info: 3: + IC(0.669 ns) + CELL(0.511 ns) = 4.214 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'TUNE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { TUNE~1 TUNE~2 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(2.322 ns) 8.306 ns TUNE 4 PIN PIN_85 0 " "Info: 4: + IC(1.770 ns) + CELL(2.322 ns) = 8.306 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'TUNE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.092 ns" { TUNE~2 TUNE } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 36.52 % ) " "Info: Total cell delay = 3.033 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.273 ns ( 63.48 % ) " "Info: Total interconnect delay = 5.273 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { pfd:Janus_pfd|inst4 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Info: Average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CMODE GND " "Info: Pin CMODE has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CMODE } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CMODE" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 80 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMODE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EXP4 GND " "Info: Pin EXP4 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { EXP4 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXP4" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 86 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXP4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPF VCC " "Info: Pin HPF has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HPF } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HPF" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HPF } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nCS GND " "Info: Pin nCS has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { nCS } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "nCS" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 92 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SMODE1 GND " "Info: Pin SMODE1 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SMODE1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMODE1" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMODE1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SMODE2 VCC " "Info: Pin SMODE2 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SMODE2 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMODE2" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 99 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMODE2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ZCAL VCC " "Info: Pin ZCAL has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ZCAL } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZCAL" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 102 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZCAL } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C15 VCC " "Info: Pin C15 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C15 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C15" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 116 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "PTT (inverted) " "Info: Following pins have the same output enable: PTT (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C15 3.3-V LVTTL " "Info: Type bi-directional pin C15 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C15 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C15" } } } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 116 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C15 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 11 18:54:51 2009 " "Info: Processing ended: Sat Apr 11 18:54:51 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 18:54:53 2009 " "Info: Processing started: Sat Apr 11 18:54:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Janus -c Janus " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 11 18:54:55 2009 " "Info: Processing ended: Sat Apr 11 18:54:55 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 18:54:56 2009 " "Info: Processing started: Sat Apr 11 18:54:56 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Janus -c Janus " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_12MHZ " "Info: Assuming node \"CLK_12MHZ\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_12MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ref_in " "Info: Assuming node \"ref_in\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 118 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ref_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_48MHZ " "Info: Assuming node \"CLK_48MHZ\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "C9 " "Info: Assuming node \"C9\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 110 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "C8 " "Info: Assuming node \"C8\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "56 " "Warning: Found 56 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 98 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 98 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 90 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 90 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 82 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 82 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 66 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 58 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 58 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 50 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 50 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 106 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 98 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 98 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 90 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 90 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 82 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 82 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 66 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 58 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 58 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 50 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 50 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 106 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ref_8k " "Info: Detected ripple clock \"ref_8k\" as buffer" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ref_8k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "osc_8k " "Info: Detected ripple clock \"osc_8k\" as buffer" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "osc_8k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_12MHZ register counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\] register counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 115.87 MHz 8.63 ns Internal " "Info: Clock \"CLK_12MHZ\" has Internal fmax of 115.87 MHz between source register \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]\" and destination register \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]\" (period= 8.63 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.921 ns + Longest register register " "Info: + Longest register to register delay is 7.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\] 1 REG LC_X5_Y4_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N0; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.914 ns) 2.283 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 2 COMB LC_X4_Y4_N0 1 " "Info: 2: + IC(1.369 ns) + CELL(0.914 ns) = 2.283 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 3.570 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 3 COMB LC_X4_Y4_N2 1 " "Info: 3: + IC(0.776 ns) + CELL(0.511 ns) = 3.570 ns; Loc. = LC_X4_Y4_N2; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.200 ns) 4.905 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 4 COMB LC_X5_Y4_N5 11 " "Info: 4: + IC(1.135 ns) + CELL(0.200 ns) = 4.905 ns; Loc. = LC_X5_Y4_N5; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(1.908 ns) 7.921 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 5 REG LC_X4_Y4_N5 4 " "Info: 5: + IC(1.108 ns) + CELL(1.908 ns) = 7.921 ns; Loc. = LC_X4_Y4_N5; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.016 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.533 ns ( 44.60 % ) " "Info: Total cell delay = 3.533 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.388 ns ( 55.40 % ) " "Info: Total interconnect delay = 4.388 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.921 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.921 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 1.369ns 0.776ns 1.135ns 1.108ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ destination 5.641 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_12MHZ\" to destination register is 5.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.591 ns) + CELL(0.918 ns) 5.641 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 2 REG LC_X4_Y4_N5 4 " "Info: 2: + IC(3.591 ns) + CELL(0.918 ns) = 5.641 ns; Loc. = LC_X4_Y4_N5; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.34 % ) " "Info: Total cell delay = 2.050 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 63.66 % ) " "Info: Total interconnect delay = 3.591 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 5.641 ns - Longest register " "Info: - Longest clock path from clock \"CLK_12MHZ\" to source register is 5.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.591 ns) + CELL(0.918 ns) 5.641 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\] 2 REG LC_X5_Y4_N0 4 " "Info: 2: + IC(3.591 ns) + CELL(0.918 ns) = 5.641 ns; Loc. = LC_X5_Y4_N0; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.34 % ) " "Info: Total cell delay = 2.050 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 63.66 % ) " "Info: Total interconnect delay = 3.591 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.921 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.921 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 1.369ns 0.776ns 1.135ns 1.108ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ref_in register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 122.91 MHz 8.136 ns Internal " "Info: Clock \"ref_in\" has Internal fmax of 122.91 MHz between source register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]\" and destination register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]\" (period= 8.136 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.427 ns + Longest register register " "Info: + Longest register to register delay is 7.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 1 REG LC_X4_Y2_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.914 ns) 2.200 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 2 COMB LC_X5_Y2_N6 1 " "Info: 2: + IC(1.286 ns) + CELL(0.914 ns) = 2.200 ns; Loc. = LC_X5_Y2_N6; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.511 ns) 3.488 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 3 COMB LC_X5_Y2_N9 1 " "Info: 3: + IC(0.777 ns) + CELL(0.511 ns) = 3.488 ns; Loc. = LC_X5_Y2_N9; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.200 ns) 4.436 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger 4 COMB LC_X5_Y2_N5 11 " "Info: 4: + IC(0.748 ns) + CELL(0.200 ns) = 4.436 ns; Loc. = LC_X5_Y2_N5; Fanout = 11; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(1.908 ns) 7.427 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 5 REG LC_X4_Y2_N5 4 " "Info: 5: + IC(1.083 ns) + CELL(1.908 ns) = 7.427 ns; Loc. = LC_X4_Y2_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.533 ns ( 47.57 % ) " "Info: Total cell delay = 3.533 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 52.43 % ) " "Info: Total interconnect delay = 3.894 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 1.286ns 0.777ns 0.748ns 1.083ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 4.750 ns + Shortest register " "Info: + Shortest clock path from clock \"ref_in\" to destination register is 4.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.918 ns) 4.750 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 2 REG LC_X4_Y2_N5 4 " "Info: 2: + IC(2.700 ns) + CELL(0.918 ns) = 4.750 ns; Loc. = LC_X4_Y2_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 43.16 % ) " "Info: Total cell delay = 2.050 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 56.84 % ) " "Info: Total interconnect delay = 2.700 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.750 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 4.750 ns - Longest register " "Info: - Longest clock path from clock \"ref_in\" to source register is 4.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.918 ns) 4.750 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 2 REG LC_X4_Y2_N5 4 " "Info: 2: + IC(2.700 ns) + CELL(0.918 ns) = 4.750 ns; Loc. = LC_X4_Y2_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 43.16 % ) " "Info: Total cell delay = 2.050 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 56.84 % ) " "Info: Total interconnect delay = 2.700 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.750 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.750 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 1.286ns 0.777ns 0.748ns 1.083ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.750 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_48MHZ register I_in\[13\] register I_accumulator\[16\] 158.83 MHz 6.296 ns Internal " "Info: Clock \"CLK_48MHZ\" has Internal fmax of 158.83 MHz between source register \"I_in\[13\]\" and destination register \"I_accumulator\[16\]\" (period= 6.296 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.587 ns + Longest register register " "Info: + Longest register to register delay is 5.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I_in\[13\] 1 REG LC_X2_Y4_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N3; Fanout = 3; REG Node = 'I_in\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_in[13] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.202 ns) + CELL(0.978 ns) 4.180 ns I_accumulator\[13\]~7 2 COMB LC_X7_Y1_N5 2 " "Info: 2: + IC(3.202 ns) + CELL(0.978 ns) = 4.180 ns; Loc. = LC_X7_Y1_N5; Fanout = 2; COMB Node = 'I_accumulator\[13\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { I_in[13] I_accumulator[13]~7 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.303 ns I_accumulator\[14\]~5 3 COMB LC_X7_Y1_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.303 ns; Loc. = LC_X7_Y1_N6; Fanout = 2; COMB Node = 'I_accumulator\[14\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { I_accumulator[13]~7 I_accumulator[14]~5 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.426 ns I_accumulator\[15\]~3 4 COMB LC_X7_Y1_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.426 ns; Loc. = LC_X7_Y1_N7; Fanout = 1; COMB Node = 'I_accumulator\[15\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { I_accumulator[14]~5 I_accumulator[15]~3 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.161 ns) 5.587 ns I_accumulator\[16\] 5 REG LC_X7_Y1_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(1.161 ns) = 5.587 ns; Loc. = LC_X7_Y1_N8; Fanout = 1; REG Node = 'I_accumulator\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { I_accumulator[15]~3 I_accumulator[16] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.385 ns ( 42.69 % ) " "Info: Total cell delay = 2.385 ns ( 42.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.202 ns ( 57.31 % ) " "Info: Total interconnect delay = 3.202 ns ( 57.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { I_in[13] I_accumulator[13]~7 I_accumulator[14]~5 I_accumulator[15]~3 I_accumulator[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { I_in[13] {} I_accumulator[13]~7 {} I_accumulator[14]~5 {} I_accumulator[15]~3 {} I_accumulator[16] {} } { 0.000ns 3.202ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 1.161ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48MHZ destination 6.209 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_48MHZ\" to destination register is 6.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_48MHZ 1 CLK PIN_82 66 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 66; CLK Node = 'CLK_48MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.159 ns) + CELL(0.918 ns) 6.209 ns I_accumulator\[16\] 2 REG LC_X7_Y1_N8 1 " "Info: 2: + IC(4.159 ns) + CELL(0.918 ns) = 6.209 ns; Loc. = LC_X7_Y1_N8; Fanout = 1; REG Node = 'I_accumulator\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { CLK_48MHZ I_accumulator[16] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.02 % ) " "Info: Total cell delay = 2.050 ns ( 33.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.159 ns ( 66.98 % ) " "Info: Total interconnect delay = 4.159 ns ( 66.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { CLK_48MHZ I_accumulator[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} I_accumulator[16] {} } { 0.000ns 0.000ns 4.159ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48MHZ source 6.209 ns - Longest register " "Info: - Longest clock path from clock \"CLK_48MHZ\" to source register is 6.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_48MHZ 1 CLK PIN_82 66 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 66; CLK Node = 'CLK_48MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.159 ns) + CELL(0.918 ns) 6.209 ns I_in\[13\] 2 REG LC_X2_Y4_N3 3 " "Info: 2: + IC(4.159 ns) + CELL(0.918 ns) = 6.209 ns; Loc. = LC_X2_Y4_N3; Fanout = 3; REG Node = 'I_in\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { CLK_48MHZ I_in[13] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.02 % ) " "Info: Total cell delay = 2.050 ns ( 33.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.159 ns ( 66.98 % ) " "Info: Total interconnect delay = 4.159 ns ( 66.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { CLK_48MHZ I_in[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} I_in[13] {} } { 0.000ns 0.000ns 4.159ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { CLK_48MHZ I_accumulator[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} I_accumulator[16] {} } { 0.000ns 0.000ns 4.159ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { CLK_48MHZ I_in[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} I_in[13] {} } { 0.000ns 0.000ns 4.159ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { I_in[13] I_accumulator[13]~7 I_accumulator[14]~5 I_accumulator[15]~3 I_accumulator[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { I_in[13] {} I_accumulator[13]~7 {} I_accumulator[14]~5 {} I_accumulator[15]~3 {} I_accumulator[16] {} } { 0.000ns 3.202ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 1.161ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { CLK_48MHZ I_accumulator[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} I_accumulator[16] {} } { 0.000ns 0.000ns 4.159ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { CLK_48MHZ I_in[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} I_in[13] {} } { 0.000ns 0.000ns 4.159ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "C9 " "Info: No valid register-to-register data paths exist for clock \"C9\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "C8 register bit_count\[3\] register Q_data\[15\] 161.55 MHz 6.19 ns Internal " "Info: Clock \"C8\" has Internal fmax of 161.55 MHz between source register \"bit_count\[3\]\" and destination register \"Q_data\[15\]\" (period= 6.19 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.481 ns + Longest register register " "Info: + Longest register to register delay is 5.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bit_count\[3\] 1 REG LC_X3_Y4_N6 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N6; Fanout = 17; REG Node = 'bit_count\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_count[3] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.210 ns) + CELL(0.511 ns) 3.721 ns Decoder0~0 2 COMB LC_X7_Y3_N0 2 " "Info: 2: + IC(3.210 ns) + CELL(0.511 ns) = 3.721 ns; Loc. = LC_X7_Y3_N0; Fanout = 2; COMB Node = 'Decoder0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { bit_count[3] Decoder0~0 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.591 ns) 5.481 ns Q_data\[15\] 3 REG LC_X7_Y3_N5 2 " "Info: 3: + IC(1.169 ns) + CELL(0.591 ns) = 5.481 ns; Loc. = LC_X7_Y3_N5; Fanout = 2; REG Node = 'Q_data\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Decoder0~0 Q_data[15] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 20.11 % ) " "Info: Total cell delay = 1.102 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.379 ns ( 79.89 % ) " "Info: Total interconnect delay = 4.379 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { bit_count[3] Decoder0~0 Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { bit_count[3] {} Decoder0~0 {} Q_data[15] {} } { 0.000ns 3.210ns 1.169ns } { 0.000ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.566 ns + Shortest register " "Info: + Shortest clock path from clock \"C8\" to destination register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C8 1 CLK PIN_70 42 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 42; CLK Node = 'C8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.516 ns) + CELL(0.918 ns) 6.566 ns Q_data\[15\] 2 REG LC_X7_Y3_N5 2 " "Info: 2: + IC(4.516 ns) + CELL(0.918 ns) = 6.566 ns; Loc. = LC_X7_Y3_N5; Fanout = 2; REG Node = 'Q_data\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.434 ns" { C8 Q_data[15] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.22 % ) " "Info: Total cell delay = 2.050 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 68.78 % ) " "Info: Total interconnect delay = 4.516 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} Q_data[15] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 6.566 ns - Longest register " "Info: - Longest clock path from clock \"C8\" to source register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C8 1 CLK PIN_70 42 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 42; CLK Node = 'C8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.516 ns) + CELL(0.918 ns) 6.566 ns bit_count\[3\] 2 REG LC_X3_Y4_N6 17 " "Info: 2: + IC(4.516 ns) + CELL(0.918 ns) = 6.566 ns; Loc. = LC_X3_Y4_N6; Fanout = 17; REG Node = 'bit_count\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.434 ns" { C8 bit_count[3] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.22 % ) " "Info: Total cell delay = 2.050 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 68.78 % ) " "Info: Total interconnect delay = 4.516 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 bit_count[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} bit_count[3] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} Q_data[15] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 bit_count[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} bit_count[3] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { bit_count[3] Decoder0~0 Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { bit_count[3] {} Decoder0~0 {} Q_data[15] {} } { 0.000ns 3.210ns 1.169ns } { 0.000ns 0.511ns 0.591ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} Q_data[15] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 bit_count[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} bit_count[3] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_12MHZ 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLK_12MHZ\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pfd:Janus_pfd\|inst6 pfd:Janus_pfd\|inst6 CLK_12MHZ 319 ps " "Info: Found hold time violation between source  pin or register \"pfd:Janus_pfd\|inst6\" and destination pin or register \"pfd:Janus_pfd\|inst6\" for clock \"CLK_12MHZ\" (Hold time is 319 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.968 ns + Largest " "Info: + Largest clock skew is 1.968 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ destination 17.413 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12MHZ\" to destination register is 17.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.591 ns) + CELL(1.294 ns) 6.017 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\] 2 REG LC_X5_Y4_N0 4 " "Info: 2: + IC(3.591 ns) + CELL(1.294 ns) = 6.017 ns; Loc. = LC_X5_Y4_N0; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.914 ns) 8.300 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 3 COMB LC_X4_Y4_N0 1 " "Info: 3: + IC(1.369 ns) + CELL(0.914 ns) = 8.300 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 9.587 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 4 COMB LC_X4_Y4_N2 1 " "Info: 4: + IC(0.776 ns) + CELL(0.511 ns) = 9.587 ns; Loc. = LC_X4_Y4_N2; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.200 ns) 10.922 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 5 COMB LC_X5_Y4_N5 11 " "Info: 5: + IC(1.135 ns) + CELL(0.200 ns) = 10.922 ns; Loc. = LC_X5_Y4_N5; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(1.294 ns) 13.964 ns osc_8k 6 REG LC_X5_Y3_N5 5 " "Info: 6: + IC(1.748 ns) + CELL(1.294 ns) = 13.964 ns; Loc. = LC_X5_Y3_N5; Fanout = 5; REG Node = 'osc_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.042 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.531 ns) + CELL(0.918 ns) 17.413 ns pfd:Janus_pfd\|inst6 7 REG LC_X4_Y2_N2 4 " "Info: 7: + IC(2.531 ns) + CELL(0.918 ns) = 17.413 ns; Loc. = LC_X4_Y2_N2; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.449 ns" { osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.263 ns ( 35.97 % ) " "Info: Total cell delay = 6.263 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.150 ns ( 64.03 % ) " "Info: Total interconnect delay = 11.150 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.413 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.413 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 1.369ns 0.776ns 1.135ns 1.748ns 2.531ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 15.445 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_12MHZ\" to source register is 15.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.591 ns) + CELL(1.294 ns) 6.017 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\] 2 REG LC_X5_Y4_N4 3 " "Info: 2: + IC(3.591 ns) + CELL(1.294 ns) = 6.017 ns; Loc. = LC_X5_Y4_N4; Fanout = 3; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(1.077 ns) 7.979 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT 3 COMB LC_X5_Y4_N4 1 " "Info: 3: + IC(0.885 ns) + CELL(1.077 ns) = 7.979 ns; Loc. = LC_X5_Y4_N4; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 8.954 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 4 COMB LC_X5_Y4_N5 11 " "Info: 4: + IC(0.000 ns) + CELL(0.975 ns) = 8.954 ns; Loc. = LC_X5_Y4_N5; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(1.294 ns) 11.996 ns osc_8k 5 REG LC_X5_Y3_N5 5 " "Info: 5: + IC(1.748 ns) + CELL(1.294 ns) = 11.996 ns; Loc. = LC_X5_Y3_N5; Fanout = 5; REG Node = 'osc_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.042 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.531 ns) + CELL(0.918 ns) 15.445 ns pfd:Janus_pfd\|inst6 6 REG LC_X4_Y2_N2 4 " "Info: 6: + IC(2.531 ns) + CELL(0.918 ns) = 15.445 ns; Loc. = LC_X4_Y2_N2; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.449 ns" { osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.690 ns ( 43.31 % ) " "Info: Total cell delay = 6.690 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.755 ns ( 56.69 % ) " "Info: Total interconnect delay = 8.755 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.445 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.445 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 0.885ns 0.000ns 1.748ns 2.531ns } { 0.000ns 1.132ns 1.294ns 1.077ns 0.975ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.413 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.413 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 1.369ns 0.776ns 1.135ns 1.748ns 2.531ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.445 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.445 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 0.885ns 0.000ns 1.748ns 2.531ns } { 0.000ns 1.132ns 1.294ns 1.077ns 0.975ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.494 ns - Shortest register register " "Info: - Shortest register to register delay is 1.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|inst6 1 REG LC_X4_Y2_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N2; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.591 ns) 1.494 ns pfd:Janus_pfd\|inst6 2 REG LC_X4_Y2_N2 4 " "Info: 2: + IC(0.903 ns) + CELL(0.591 ns) = 1.494 ns; Loc. = LC_X4_Y2_N2; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { pfd:Janus_pfd|inst6 pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.56 % ) " "Info: Total cell delay = 0.591 ns ( 39.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 60.44 % ) " "Info: Total interconnect delay = 0.903 ns ( 60.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { pfd:Janus_pfd|inst6 pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.494 ns" { pfd:Janus_pfd|inst6 {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.903ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.413 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.413 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 1.369ns 0.776ns 1.135ns 1.748ns 2.531ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.445 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.445 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 0.885ns 0.000ns 1.748ns 2.531ns } { 0.000ns 1.132ns 1.294ns 1.077ns 0.975ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { pfd:Janus_pfd|inst6 pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.494 ns" { pfd:Janus_pfd|inst6 {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.903ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ref_in 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"ref_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pfd:Janus_pfd\|inst5 pfd:Janus_pfd\|inst5 ref_in 192 ps " "Info: Found hold time violation between source  pin or register \"pfd:Janus_pfd\|inst5\" and destination pin or register \"pfd:Janus_pfd\|inst5\" for clock \"ref_in\" (Hold time is 192 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.870 ns + Largest " "Info: + Largest clock skew is 1.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 14.334 ns + Longest register " "Info: + Longest clock path from clock \"ref_in\" to destination register is 14.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.294 ns) 5.126 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 2 REG LC_X4_Y2_N5 4 " "Info: 2: + IC(2.700 ns) + CELL(1.294 ns) = 5.126 ns; Loc. = LC_X4_Y2_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.914 ns) 7.326 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 3 COMB LC_X5_Y2_N6 1 " "Info: 3: + IC(1.286 ns) + CELL(0.914 ns) = 7.326 ns; Loc. = LC_X5_Y2_N6; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.511 ns) 8.614 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 4 COMB LC_X5_Y2_N9 1 " "Info: 4: + IC(0.777 ns) + CELL(0.511 ns) = 8.614 ns; Loc. = LC_X5_Y2_N9; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.200 ns) 9.562 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger 5 COMB LC_X5_Y2_N5 11 " "Info: 5: + IC(0.748 ns) + CELL(0.200 ns) = 9.562 ns; Loc. = LC_X5_Y2_N5; Fanout = 11; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(1.294 ns) 11.539 ns ref_8k 6 REG LC_X5_Y2_N7 3 " "Info: 6: + IC(0.683 ns) + CELL(1.294 ns) = 11.539 ns; Loc. = LC_X5_Y2_N7; Fanout = 3; REG Node = 'ref_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.918 ns) 14.334 ns pfd:Janus_pfd\|inst5 7 REG LC_X5_Y3_N9 4 " "Info: 7: + IC(1.877 ns) + CELL(0.918 ns) = 14.334 ns; Loc. = LC_X5_Y3_N9; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { ref_8k pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 80 136 200 160 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.263 ns ( 43.69 % ) " "Info: Total cell delay = 6.263 ns ( 43.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.071 ns ( 56.31 % ) " "Info: Total interconnect delay = 8.071 ns ( 56.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.334 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.334 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} ref_8k {} pfd:Janus_pfd|inst5 {} } { 0.000ns 0.000ns 2.700ns 1.286ns 0.777ns 0.748ns 0.683ns 1.877ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 12.464 ns - Shortest register " "Info: - Shortest clock path from clock \"ref_in\" to source register is 12.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(1.294 ns) 5.093 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\] 2 REG LC_X5_Y2_N2 4 " "Info: 2: + IC(2.667 ns) + CELL(1.294 ns) = 5.093 ns; Loc. = LC_X5_Y2_N2; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.961 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.200 ns) 6.239 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 3 COMB LC_X5_Y2_N8 1 " "Info: 3: + IC(0.946 ns) + CELL(0.200 ns) = 6.239 ns; Loc. = LC_X5_Y2_N8; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.744 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 4 COMB LC_X5_Y2_N9 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.744 ns; Loc. = LC_X5_Y2_N9; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.200 ns) 7.692 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger 5 COMB LC_X5_Y2_N5 11 " "Info: 5: + IC(0.748 ns) + CELL(0.200 ns) = 7.692 ns; Loc. = LC_X5_Y2_N5; Fanout = 11; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(1.294 ns) 9.669 ns ref_8k 6 REG LC_X5_Y2_N7 3 " "Info: 6: + IC(0.683 ns) + CELL(1.294 ns) = 9.669 ns; Loc. = LC_X5_Y2_N7; Fanout = 3; REG Node = 'ref_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.918 ns) 12.464 ns pfd:Janus_pfd\|inst5 7 REG LC_X5_Y3_N9 4 " "Info: 7: + IC(1.877 ns) + CELL(0.918 ns) = 12.464 ns; Loc. = LC_X5_Y3_N9; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { ref_8k pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 80 136 200 160 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.238 ns ( 42.03 % ) " "Info: Total cell delay = 5.238 ns ( 42.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.226 ns ( 57.97 % ) " "Info: Total interconnect delay = 7.226 ns ( 57.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.464 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.464 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} ref_8k {} pfd:Janus_pfd|inst5 {} } { 0.000ns 0.000ns 2.667ns 0.946ns 0.305ns 0.748ns 0.683ns 1.877ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.200ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.334 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.334 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} ref_8k {} pfd:Janus_pfd|inst5 {} } { 0.000ns 0.000ns 2.700ns 1.286ns 0.777ns 0.748ns 0.683ns 1.877ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.464 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.464 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} ref_8k {} pfd:Janus_pfd|inst5 {} } { 0.000ns 0.000ns 2.667ns 0.946ns 0.305ns 0.748ns 0.683ns 1.877ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.200ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 80 136 200 160 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.523 ns - Shortest register register " "Info: - Shortest register to register delay is 1.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|inst5 1 REG LC_X5_Y3_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N9; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 80 136 200 160 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.591 ns) 1.523 ns pfd:Janus_pfd\|inst5 2 REG LC_X5_Y3_N9 4 " "Info: 2: + IC(0.932 ns) + CELL(0.591 ns) = 1.523 ns; Loc. = LC_X5_Y3_N9; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { pfd:Janus_pfd|inst5 pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 80 136 200 160 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.80 % ) " "Info: Total cell delay = 0.591 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.932 ns ( 61.20 % ) " "Info: Total interconnect delay = 0.932 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { pfd:Janus_pfd|inst5 pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.523 ns" { pfd:Janus_pfd|inst5 {} pfd:Janus_pfd|inst5 {} } { 0.000ns 0.932ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 80 136 200 160 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.334 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.334 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} ref_8k {} pfd:Janus_pfd|inst5 {} } { 0.000ns 0.000ns 2.700ns 1.286ns 0.777ns 0.748ns 0.683ns 1.877ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.464 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.464 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} ref_8k {} pfd:Janus_pfd|inst5 {} } { 0.000ns 0.000ns 2.667ns 0.946ns 0.305ns 0.748ns 0.683ns 1.877ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.200ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { pfd:Janus_pfd|inst5 pfd:Janus_pfd|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.523 ns" { pfd:Janus_pfd|inst5 {} pfd:Janus_pfd|inst5 {} } { 0.000ns 0.932ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q_data\[5\] IQOUT C8 1.063 ns register " "Info: tsu for register \"Q_data\[5\]\" (data pin = \"IQOUT\", clock pin = \"C8\") is 1.063 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.296 ns + Longest pin register " "Info: + Longest pin to register delay is 7.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IQOUT 1 PIN PIN_78 32 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_78; Fanout = 32; PIN Node = 'IQOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IQOUT } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.103 ns) + CELL(1.061 ns) 7.296 ns Q_data\[5\] 2 REG LC_X2_Y2_N4 2 " "Info: 2: + IC(5.103 ns) + CELL(1.061 ns) = 7.296 ns; Loc. = LC_X2_Y2_N4; Fanout = 2; REG Node = 'Q_data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { IQOUT Q_data[5] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 30.06 % ) " "Info: Total cell delay = 2.193 ns ( 30.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.103 ns ( 69.94 % ) " "Info: Total interconnect delay = 5.103 ns ( 69.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { IQOUT Q_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { IQOUT {} IQOUT~combout {} Q_data[5] {} } { 0.000ns 0.000ns 5.103ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.566 ns - Shortest register " "Info: - Shortest clock path from clock \"C8\" to destination register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C8 1 CLK PIN_70 42 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 42; CLK Node = 'C8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.516 ns) + CELL(0.918 ns) 6.566 ns Q_data\[5\] 2 REG LC_X2_Y2_N4 2 " "Info: 2: + IC(4.516 ns) + CELL(0.918 ns) = 6.566 ns; Loc. = LC_X2_Y2_N4; Fanout = 2; REG Node = 'Q_data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.434 ns" { C8 Q_data[5] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.22 % ) " "Info: Total cell delay = 2.050 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 68.78 % ) " "Info: Total interconnect delay = 4.516 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 Q_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} Q_data[5] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { IQOUT Q_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { IQOUT {} IQOUT~combout {} Q_data[5] {} } { 0.000ns 0.000ns 5.103ns } { 0.000ns 1.132ns 1.061ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 Q_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} Q_data[5] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_12MHZ TUNE pfd:Janus_pfd\|inst6 24.896 ns register " "Info: tco from clock \"CLK_12MHZ\" to destination pin \"TUNE\" through register \"pfd:Janus_pfd\|inst6\" is 24.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 17.413 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12MHZ\" to source register is 17.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.591 ns) + CELL(1.294 ns) 6.017 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\] 2 REG LC_X5_Y4_N0 4 " "Info: 2: + IC(3.591 ns) + CELL(1.294 ns) = 6.017 ns; Loc. = LC_X5_Y4_N0; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.914 ns) 8.300 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 3 COMB LC_X4_Y4_N0 1 " "Info: 3: + IC(1.369 ns) + CELL(0.914 ns) = 8.300 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 9.587 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 4 COMB LC_X4_Y4_N2 1 " "Info: 4: + IC(0.776 ns) + CELL(0.511 ns) = 9.587 ns; Loc. = LC_X4_Y4_N2; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.200 ns) 10.922 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 5 COMB LC_X5_Y4_N5 11 " "Info: 5: + IC(1.135 ns) + CELL(0.200 ns) = 10.922 ns; Loc. = LC_X5_Y4_N5; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(1.294 ns) 13.964 ns osc_8k 6 REG LC_X5_Y3_N5 5 " "Info: 6: + IC(1.748 ns) + CELL(1.294 ns) = 13.964 ns; Loc. = LC_X5_Y3_N5; Fanout = 5; REG Node = 'osc_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.042 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.531 ns) + CELL(0.918 ns) 17.413 ns pfd:Janus_pfd\|inst6 7 REG LC_X4_Y2_N2 4 " "Info: 7: + IC(2.531 ns) + CELL(0.918 ns) = 17.413 ns; Loc. = LC_X4_Y2_N2; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.449 ns" { osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.263 ns ( 35.97 % ) " "Info: Total cell delay = 6.263 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.150 ns ( 64.03 % ) " "Info: Total interconnect delay = 11.150 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.413 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.413 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 1.369ns 0.776ns 1.135ns 1.748ns 2.531ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.107 ns + Longest register pin " "Info: + Longest register to pin delay is 7.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|inst6 1 REG LC_X4_Y2_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N2; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.511 ns) 2.499 ns TUNE~1 2 COMB LC_X5_Y3_N1 1 " "Info: 2: + IC(1.988 ns) + CELL(0.511 ns) = 2.499 ns; Loc. = LC_X5_Y3_N1; Fanout = 1; COMB Node = 'TUNE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { pfd:Janus_pfd|inst6 TUNE~1 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.004 ns TUNE~2 3 COMB LC_X5_Y3_N2 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.004 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'TUNE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { TUNE~1 TUNE~2 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(2.322 ns) 7.107 ns TUNE 4 PIN PIN_85 0 " "Info: 4: + IC(1.781 ns) + CELL(2.322 ns) = 7.107 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'TUNE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { TUNE~2 TUNE } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 42.68 % ) " "Info: Total cell delay = 3.033 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.074 ns ( 57.32 % ) " "Info: Total interconnect delay = 4.074 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.107 ns" { pfd:Janus_pfd|inst6 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.107 ns" { pfd:Janus_pfd|inst6 {} TUNE~1 {} TUNE~2 {} TUNE {} } { 0.000ns 1.988ns 0.305ns 1.781ns } { 0.000ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.413 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.413 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~1 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 1.369ns 0.776ns 1.135ns 1.748ns 2.531ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.107 ns" { pfd:Janus_pfd|inst6 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.107 ns" { pfd:Janus_pfd|inst6 {} TUNE~1 {} TUNE~2 {} TUNE {} } { 0.000ns 1.988ns 0.305ns 1.781ns } { 0.000ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C14 DFS1 6.809 ns Longest " "Info: Longest tpd from source pin \"C14\" to destination pin \"DFS1\" is 6.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C14 1 PIN PIN_54 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'C14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C14 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.355 ns) + CELL(2.322 ns) 6.809 ns DFS1 2 PIN PIN_5 0 " "Info: 2: + IC(3.355 ns) + CELL(2.322 ns) = 6.809 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'DFS1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.677 ns" { C14 DFS1 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.454 ns ( 50.73 % ) " "Info: Total cell delay = 3.454 ns ( 50.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.355 ns ( 49.27 % ) " "Info: Total interconnect delay = 3.355 ns ( 49.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.809 ns" { C14 DFS1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.809 ns" { C14 {} C14~combout {} DFS1 {} } { 0.000ns 0.000ns 3.355ns } { 0.000ns 1.132ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IQ_state.011 C9 C8 1.928 ns register " "Info: th for register \"IQ_state.011\" (data pin = \"C9\", clock pin = \"C8\") is 1.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.566 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to destination register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C8 1 CLK PIN_70 42 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 42; CLK Node = 'C8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.516 ns) + CELL(0.918 ns) 6.566 ns IQ_state.011 2 REG LC_X7_Y4_N3 2 " "Info: 2: + IC(4.516 ns) + CELL(0.918 ns) = 6.566 ns; Loc. = LC_X7_Y4_N3; Fanout = 2; REG Node = 'IQ_state.011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.434 ns" { C8 IQ_state.011 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.22 % ) " "Info: Total cell delay = 2.050 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 68.78 % ) " "Info: Total interconnect delay = 4.516 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 IQ_state.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} IQ_state.011 {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.859 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C9 1 CLK PIN_68 39 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_68; Fanout = 39; CLK Node = 'C9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(1.183 ns) 4.859 ns IQ_state.011 2 REG LC_X7_Y4_N3 2 " "Info: 2: + IC(2.544 ns) + CELL(1.183 ns) = 4.859 ns; Loc. = LC_X7_Y4_N3; Fanout = 2; REG Node = 'IQ_state.011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.727 ns" { C9 IQ_state.011 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 47.64 % ) " "Info: Total cell delay = 2.315 ns ( 47.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 52.36 % ) " "Info: Total interconnect delay = 2.544 ns ( 52.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { C9 IQ_state.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.859 ns" { C9 {} C9~combout {} IQ_state.011 {} } { 0.000ns 0.000ns 2.544ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C8 IQ_state.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C8 {} C8~combout {} IQ_state.011 {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { C9 IQ_state.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.859 ns" { C9 {} C9~combout {} IQ_state.011 {} } { 0.000ns 0.000ns 2.544ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 11 18:54:57 2009 " "Info: Processing ended: Sat Apr 11 18:54:57 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Info: Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
