

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-255ae3d804d12f3d4a005553a5a307bb03061c3c_modified_4.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=4:RCD=14:RAS=33:RP=14:RC=47: CL=14:WL=2:CDLR=3:WR=12:nbkgrp=4:CCDL=2:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:1000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size1f530c4048b7f66ab8389d3f0830e9e3  /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_52.ptx -arch=sm_52
 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     4 # minimal delay between activation of rows in different banks
RCD                                    14 # row to column delay
RAS                                    33 # time needed to activate row
RP                                     14 # time needed to precharge (deactivate) row
RC                                     47 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     14 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:1000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000100000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
Running md5sum using "md5sum /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil "
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
Extracting specific PTX file named stencil.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x55ace2c5bcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=32, lmem=0, smem=0, cmem=356
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
event update
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd81b0c654..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd81b0c658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd81b0c678..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd81b0c680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd81b0c65c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd81b0c660..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd81b0c664..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ace2c5bcc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x140 (stencil.1.sm_52.ptx:72) @%p7 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (stencil.1.sm_52.ptx:86) setp.lt.s32 %p8, %r6, %r49;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b0 (stencil.1.sm_52.ptx:89) @%p10 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (stencil.1.sm_52.ptx:103) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x218 (stencil.1.sm_52.ptx:105) @%p11 bra $L__BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (stencil.1.sm_52.ptx:310) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d0 (stencil.1.sm_52.ptx:163) @%p7 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (stencil.1.sm_52.ptx:170) @%p21 bra $L__BB0_19;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3f0 (stencil.1.sm_52.ptx:170) @%p21 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (stencil.1.sm_52.ptx:226) @%p10 bra $L__BB0_21;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x400 (stencil.1.sm_52.ptx:173) @%p22 bra $L__BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (stencil.1.sm_52.ptx:186) setp.eq.s32 %p23, %r8, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x408 (stencil.1.sm_52.ptx:174) bra.uni $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (stencil.1.sm_52.ptx:183) ld.shared.f32 %f68, [%r16];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x428 (stencil.1.sm_52.ptx:180) bra.uni $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (stencil.1.sm_52.ptx:186) setp.eq.s32 %p23, %r8, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x440 (stencil.1.sm_52.ptx:187) @%p23 bra $L__BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (stencil.1.sm_52.ptx:198) setp.eq.s32 %p24, %r4, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x450 (stencil.1.sm_52.ptx:190) bra.uni $L__BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (stencil.1.sm_52.ptx:198) setp.eq.s32 %p24, %r4, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x478 (stencil.1.sm_52.ptx:199) @%p24 bra $L__BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (stencil.1.sm_52.ptx:211) add.f32 %f41, %f66, %f67;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x488 (stencil.1.sm_52.ptx:202) bra.uni $L__BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (stencil.1.sm_52.ptx:211) add.f32 %f41, %f66, %f67;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x518 (stencil.1.sm_52.ptx:226) @%p10 bra $L__BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (stencil.1.sm_52.ptx:233) @%p26 bra $L__BB0_32;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x538 (stencil.1.sm_52.ptx:233) @%p26 bra $L__BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x668 (stencil.1.sm_52.ptx:291) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x548 (stencil.1.sm_52.ptx:236) @%p27 bra $L__BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (stencil.1.sm_52.ptx:249) setp.eq.s32 %p28, %r8, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x550 (stencil.1.sm_52.ptx:237) bra.uni $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (stencil.1.sm_52.ptx:246) ld.shared.f32 %f72, [%r18];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x570 (stencil.1.sm_52.ptx:243) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (stencil.1.sm_52.ptx:249) setp.eq.s32 %p28, %r8, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x588 (stencil.1.sm_52.ptx:250) @%p28 bra $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (stencil.1.sm_52.ptx:261) setp.eq.s32 %p29, %r11, %r29;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x598 (stencil.1.sm_52.ptx:253) bra.uni $L__BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (stencil.1.sm_52.ptx:261) setp.eq.s32 %p29, %r11, %r29;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x5c0 (stencil.1.sm_52.ptx:262) @%p29 bra $L__BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (stencil.1.sm_52.ptx:276) add.f32 %f51, %f65, %f71;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5c8 (stencil.1.sm_52.ptx:263) bra.uni $L__BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (stencil.1.sm_52.ptx:273) ld.shared.f32 %f74, [%r14+4];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5f0 (stencil.1.sm_52.ptx:270) bra.uni $L__BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (stencil.1.sm_52.ptx:276) add.f32 %f51, %f65, %f71;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x6e8 (stencil.1.sm_52.ptx:307) @%p30 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (stencil.1.sm_52.ptx:310) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 216123
gpu_sim_insn = 579037448
gpu_ipc =    2679.2031
gpu_tot_sim_cycle = 216123
gpu_tot_sim_insn = 579037448
gpu_tot_ipc =    2679.2031
gpu_tot_issued_cta = 1024
gpu_occupancy = 77.8638% 
gpu_tot_occupancy = 77.8638% 
max_total_param_size = 0
gpu_stall_dramfull = 2993449
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      25.7788
partiton_level_parallism_total  =      25.7788
partiton_level_parallism_util =      27.0596
partiton_level_parallism_util_total  =      27.0596
L2_BW  =     989.9046 GB/Sec
L2_BW_total  =     989.9046 GB/Sec
gpu_total_sim_rate=494481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 67482, Miss = 67482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 67482, Miss = 67482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 67482, Miss = 67482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 67482, Miss = 67482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5571384
	L1D_total_cache_misses = 5571384
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.219
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3547704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2023680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3547704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2023680

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
1797, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 
gpgpu_n_tot_thrd_icount = 716112768
gpgpu_n_tot_w_icount = 22378524
gpgpu_n_stall_shd_mem = 3846528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3547704
gpgpu_n_mem_write_global = 2023680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 25251376
gpgpu_n_store_insn = 16126200
gpgpu_n_shmem_insn = 105186984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3846528
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3899708	W0_Idle:135222	W0_Scoreboard:38518062	W1:1992060	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2513604	W32:17872860
single_issue_nums: WS0:5611774	WS1:5514496	WS2:5514496	WS3:5737758	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28381632 {8:3547704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80947200 {40:2023680,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141908160 {40:3547704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16189440 {8:2023680,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1222 
max_icnt2sh_latency = 99 
averagemflatency = 699 
avg_icnt2mem_latency = 244 
avg_mrq_latency = 141 
avg_icnt2sh_latency = 4 
mrq_lat_table:147223 	105785 	77305 	100114 	165423 	403962 	464008 	646296 	463287 	43360 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1063339 	1249662 	2040699 	1145865 	71815 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1303189 	807140 	580887 	876811 	1195092 	672852 	132430 	2983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3428350 	1220820 	644530 	239647 	36948 	1089 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	15 	385 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        61        52        64        56 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        56        60        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        60        60        60        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        60        48        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        60        60        60        64        60 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        60        60        60        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        56        52        60        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        56        50        64        60 
dram[8]:        64        64        64        64        64        64        64        64        64        64        60        64        64        52        64        56 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        52        60        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        60        56        60        64        59 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        60        60        60        56        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        48        48        64        56 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        62        56 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        60        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        56        60        64        56 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        56        60        60        60        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        56        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        56        52        64        60 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        56        52        64        60 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        52        60        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        60        56        52        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        52        48        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        60        60        56        60        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        44        48        60        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        44        44        64        60 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      6821      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6861 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      6533      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6316      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6339      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6512      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      6333      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      5859      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.365285  4.406196  4.110040  4.192593  4.395510  4.328814  4.338751  4.342443  4.289696  4.670340  4.247927  4.162867  3.987431  4.105816  3.839219  3.855522 
dram[1]:  4.325661  4.254180  4.222038  4.249164  4.454864  4.296047  4.396194  4.406603  4.508865  4.798867  4.180772  4.222776  4.042298  4.076613  3.887292  3.927969 
dram[2]:  4.346746  4.400688  4.331637  4.267169  4.399827  4.361775  4.428945  4.262542  4.389129  4.708603  4.215881  4.239669  4.077787  4.141579  3.782544  3.921779 
dram[3]:  4.292125  4.313560  4.243943  4.198184  4.527629  4.274937  4.405030  4.326808  4.386344  4.666360  4.187551  4.187500  4.074759  4.112195  3.884411  3.846270 
dram[4]:  4.257450  4.434188  4.279934  4.194127  4.408198  4.210098  4.465742  4.317647  4.346678  4.598390  4.243243  4.168163  3.990654  4.077229  3.954023  3.996151 
dram[5]:  4.231023  4.309287  4.223587  4.206051  4.467882  4.125400  4.350042  4.248756  4.275084  4.454702  4.143664  4.086030  4.078400  4.048896  3.946401  3.849963 
dram[6]:  4.274790  4.288590  4.231343  4.186831  4.511505  4.322881  4.464035  4.364414  4.292334  4.573874  4.286678  4.213753  3.960094  4.106159  3.940724  3.913410 
dram[7]:  4.408658  4.358650  4.270539  4.171545  4.401372  4.372549  4.356351  4.347789  4.320339  4.704044  4.187244  4.252693  4.109677  4.052506  3.832836  3.939417 
dram[8]:  4.251678  4.324852  4.221675  4.100241  4.220564  4.140194  4.282701  4.356410  4.316327  4.721811  4.144598  4.087550  4.092221  4.002364  3.870061  3.869301 
dram[9]:  4.163517  4.252720  4.312764  4.111201  4.515124  4.386735  4.400173  4.384283  4.287764  4.628520  4.194901  4.057554  3.946304  4.130081  3.785926  3.871287 
dram[10]:  4.213278  4.382504  4.302267  4.340390  4.489006  4.288721  4.244370  4.286074  4.370912  4.575514  4.131280  4.122168  4.041303  4.066135  3.761062  3.928074 
dram[11]:  4.260067  4.252087  4.280437  4.156173  4.345034  4.181967  4.381896  4.414124  4.208782  4.668813  4.254576  4.248536  3.989756  4.160524  3.871581  3.820570 
dram[12]:  4.061111  4.153722  3.986791  3.969040  4.121090  4.155897  4.242774  4.176039  4.137097  4.390452  4.046566  4.044234  3.891089  4.086302  3.767988  3.743627 
dram[13]:  4.343776  4.315481  4.227530  4.147791  4.418166  4.153537  4.318718  4.387617  4.387650  4.574934  4.151564  4.155897  4.155159  4.140800  3.793944  3.862199 
dram[14]:  4.216887  4.320339  4.257904  4.185398  4.385542  4.212696  4.492064  4.327119  4.298319  4.609009  4.246051  4.287521  3.939488  4.017309  3.840634  3.902066 
dram[15]:  4.377797  4.341526  4.324979  4.154157  4.374573  4.245017  4.427951  4.397942  4.345532  4.626126  4.302852  4.104418  4.119259  4.065183  3.930876  3.858118 
dram[16]:  4.310580  4.356410  4.293277  4.144020  4.355860  4.278385  4.318105  4.427826  4.405382  4.624094  4.190633  4.082731  4.110300  4.034948  3.894897  3.901074 
dram[17]:  4.362468  4.359589  4.232232  4.211047  4.389081  4.291491  4.455341  4.515583  4.427574  4.507515  4.101286  4.170492  3.869665  4.166667  3.877193  3.844646 
dram[18]:  4.157636  4.432667  4.262063  4.247920  4.377797  4.300505  4.357265  4.324003  4.262144  4.622403  4.164763  4.142626  4.005542  4.073600  3.741581  3.891788 
dram[19]:  4.303466  4.326253  4.386986  4.124294  4.478414  4.248748  4.344739  4.369509  4.338737  4.683241  4.265272  4.190280  4.039075  4.202145  3.865092  3.875572 
dram[20]:  4.278565  4.227569  4.207865  4.110493  4.489565  4.293334  4.336683  4.399658  4.231908  4.614638  4.255161  4.192151  4.016432  4.212611  3.895976  3.844776 
dram[21]:  4.391603  4.309227  4.314214  4.172860  4.402575  4.280397  4.387042  4.363943  4.407917  4.572310  4.166126  4.210741  4.118358  4.144346  3.857785  3.866467 
dram[22]:  4.284628  4.298658  4.345148  4.171964  4.318914  4.284751  4.451613  4.392580  4.289319  4.657871  4.172272  4.280776  4.054357  4.120870  3.838636  3.847432 
dram[23]:  4.354701  4.379898  4.239506  4.202284  4.408816  4.306723  4.301266  4.345794  4.341568  4.567376  4.258549  4.263114  4.115602  4.190984  3.932464  3.896342 
dram[24]:  4.266667  4.529255  4.229942  4.284273  4.387597  4.292683  4.328791  4.344416  4.283784  4.758879  4.254153  4.137652  4.088853  4.117264  3.911653  3.870943 
dram[25]:  4.296203  4.280100  4.242096  4.200658  4.386735  4.330501  4.446194  4.508007  4.303056  4.695370  4.254787  4.091566  4.037480  4.204470  3.769231  3.917178 
dram[26]:  4.303133  4.510150  4.230705  4.363636  4.503979  4.406897  4.348123  4.364102  4.315567  4.628182  4.261051  4.233389  4.056090  4.117168  3.781135  3.931591 
dram[27]:  4.295110  4.497809  4.252720  4.057416  4.340734  4.287395  4.361684  4.345594  4.342196  4.725581  4.345532  4.205785  3.954723  4.172698  3.798958  3.938996 
dram[28]:  4.282753  4.241407  4.301667  4.240558  4.418306  4.242054  4.466899  4.427461  4.303437  4.646847  4.169355  4.222405  4.003934  4.047768  3.979876  3.966616 
dram[29]:  4.407534  4.546971  4.397776  4.180567  4.640864  4.279570  4.385141  4.419300  4.439827  4.689250  4.304817  4.233361  4.149593  4.134304  3.940061  3.912320 
dram[30]:  4.327674  4.348600  4.250417  4.106109  4.405685  4.243983  4.488085  4.370497  4.274329  4.768075  4.268456  4.328802  4.007943  4.090763  3.936483  3.953560 
dram[31]:  4.495146  4.428818  4.343220  4.147727  4.371478  4.236319  4.355499  4.431288  4.452797  4.820320  4.193920  4.256432  4.189100  4.198347  3.850936  3.874622 
average row locality = 2616829/619111 = 4.226753
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4132      4155      4147      4128      4130      4151      4107      4121      4121      4129      4181      4169      4139      4144      4195      4210 
dram[1]:      4134      4124      4125      4123      4125      4148      4115      4108      4128      4123      4146      4141      4124      4121      4221      4231 
dram[2]:      4146      4153      4145      4130      4129      4156      4109      4127      4132      4130      4151      4189      4152      4152      4198      4231 
dram[3]:      4130      4125      4121      4130      4123      4136      4112      4121      4122      4120      4174      4158      4131      4127      4197      4214 
dram[4]:      4199      4223      4219      4184      4203      4205      4180      4173      4144      4177      4246      4170      4187      4188      4249      4304 
dram[5]:      4197      4223      4195      4178      4180      4207      4153      4160      4154      4196      4195      4236      4170      4192      4245      4328 
dram[6]:      4147      4151      4137      4130      4139      4136      4120      4133      4134      4115      4150      4154      4126      4129      4213      4219 
dram[7]:      4163      4192      4180      4161      4166      4170      4140      4146      4140      4155      4185      4200      4162      4161      4227      4253 
dram[8]:      4140      4135      4174      4146      4130      4157      4110      4135      4121      4152      4159      4147      4165      4143      4181      4209 
dram[9]:      4128      4118      4135      4143      4118      4135      4130      4114      4127      4140      4162      4139      4129      4148      4195      4192 
dram[10]:      4142      4145      4165      4167      4142      4142      4122      4141      4126      4163      4155      4155      4157      4167      4185      4193 
dram[11]:      4136      4129      4139      4130      4120      4138      4118      4100      4128      4118      4175      4144      4126      4149      4186      4201 
dram[12]:      4171      4169      4171      4172      4181      4182      4172      4160      4172      4190      4190      4182      4175      4229      4221      4254 
dram[13]:      4196      4185      4260      4198      4190      4207      4155      4210      4158      4255      4240      4210      4188      4237      4229      4248 
dram[14]:      4149      4137      4156      4145      4138      4145      4125      4136      4153      4150      4172      4151      4145      4169      4181      4210 
dram[15]:      4154      4150      4213      4182      4162      4154      4131      4163      4148      4175      4193      4177      4179      4181      4210      4205 
dram[16]:      4129      4134      4141      4127      4134      4130      4140      4129      4119      4148      4157      4140      4129      4139      4199      4192 
dram[17]:      4153      4128      4151      4150      4109      4134      4120      4106      4117      4139      4159      4149      4133      4166      4167      4195 
dram[18]:      4137      4138      4161      4146      4126      4155      4129      4128      4135      4158      4162      4174      4128      4156      4198      4179 
dram[19]:      4154      4127      4164      4155      4128      4129      4114      4110      4131      4128      4155      4151      4128      4160      4160      4177 
dram[20]:      4187      4217      4278      4214      4205      4188      4211      4188      4187      4268      4219      4189      4203      4279      4220      4256 
dram[21]:      4196      4212      4228      4200      4163      4216      4178      4216      4163      4219      4206      4238      4191      4226      4247      4264 
dram[22]:      4133      4163      4186      4161      4135      4122      4137      4121      4140      4153      4150      4143      4138      4174      4160      4194 
dram[23]:      4167      4170      4188      4190      4135      4168      4127      4151      4140      4191      4172      4182      4158      4179      4216      4222 
dram[24]:      4132      4144      4145      4125      4130      4145      4116      4130      4117      4134      4180      4166      4123      4118      4220      4239 
dram[25]:      4150      4154      4130      4150      4134      4137      4113      4103      4113      4113      4167      4154      4120      4143      4176      4213 
dram[26]:      4152      4145      4139      4125      4130      4156      4124      4141      4145      4134      4163      4160      4130      4121      4216      4230 
dram[27]:      4152      4164      4123      4137      4125      4139      4112      4117      4110      4120      4165      4155      4129      4143      4191      4209 
dram[28]:      4219      4218      4196      4207      4206      4240      4161      4163      4174      4192      4232      4188      4154      4236      4230      4343 
dram[29]:      4215      4204      4181      4197      4190      4215      4166      4210      4170      4223      4247      4216      4178      4169      4287      4292 
dram[30]:      4157      4166      4126      4149      4156      4150      4116      4124      4135      4112      4152      4157      4113      4158      4174      4216 
dram[31]:      4166      4159      4161      4143      4155      4150      4136      4159      4134      4164      4169      4195      4138      4145      4230      4244 
total dram reads = 2132164
bank skew: 4343/4100 = 1.06
chip skew: 67509/66237 = 1.02
number of total write accesses:
dram[0]:      3692      3860      3880      3864      3840      3828      3860      3856      3832      3828      3768      3772      3748      3756      3660      3548 
dram[1]:      3760      3856      3884      3836      3832      3840      3868      3856      3832      3836      3768      3756      3764      3736      3672      3580 
dram[2]:      3724      3860      3848      3860      3864      3824      3884      3884      3820      3840      3784      3764      3732      3752      3664      3532 
dram[3]:      3756      3860      3836      3816      3828      3856      3868      3852      3812      3828      3756      3736      3752      3724      3644      3560 
dram[4]:      3776      3860      3856      3832      3836      3860      3876      3860      3836      3856      3740      3744      3748      3732      3644      3548 
dram[5]:      3724      3896      3848      3864      3868      3832      3868      3856      3836      3868      3756      3764      3712      3768      3636      3524 
dram[6]:      3760      3844      3864      3828      3836      3860      3876      3876      3844      3848      3736      3728      3740      3752      3624      3552 
dram[7]:      3716      3892      3864      3880      3864      3836      3880      3868      3832      3852      3744      3732      3736      3732      3636      3536 
dram[8]:      3712      3856      3872      3868      3840      3808      3860      3848      3820      3828      3772      3768      3752      3744      3648      3532 
dram[9]:      3756      3856      3868      3836      3828      3832      3844      3852      3816      3824      3756      3748      3768      3728      3664      3564 
dram[10]:      3740      3860      3836      3836      3848      3812      3868      3872      3812      3828      3772      3760      3724      3744      3660      3544 
dram[11]:      3768      3860      3836      3812      3820      3856      3860      3852      3808      3828      3756      3732      3748      3724      3636      3552 
dram[12]:      3784      3860      3840      3824      3832      3852      3864      3856      3832      3840      3748      3752      3736      3728      3644      3544 
dram[13]:      3736      3888      3844      3864      3864      3840      3868      3852      3832      3860      3748      3740      3708      3756      3632      3524 
dram[14]:      3780      3844      3848      3828      3832      3860      3876      3880      3848      3864      3744      3736      3732      3748      3616      3560 
dram[15]:      3732      3892      3856      3860      3860      3828      3880      3860      3832      3840      3744      3732      3732      3732      3632      3520 
dram[16]:      3692      3852      3872      3864      3832      3828      3856      3852      3824      3828      3772      3772      3756      3764      3660      3580 
dram[17]:      3752      3856      3880      3832      3824      3840      3872      3860      3828      3836      3772      3756      3776      3736      3664      3612 
dram[18]:      3708      3856      3848      3840      3844      3816      3876      3880      3816      3836      3776      3752      3724      3744      3652      3568 
dram[19]:      3748      3860      3840      3820      3820      3844      3860      3852      3816      3832      3768      3744      3748      3732      3644      3600 
dram[20]:      3772      3864      3860      3828      3832      3856      3868      3856      3836      3860      3736      3752      3720      3728      3644      3584 
dram[21]:      3716      3888      3848      3864      3864      3836      3872      3856      3836      3864      3740      3748      3696      3768      3628      3560 
dram[22]:      3760      3844      3852      3832      3828      3856      3876      3880      3840      3864      3744      3736      3736      3760      3628      3600 
dram[23]:      3712      3888      3852      3848      3864      3828      3880      3856      3828      3844      3736      3752      3732      3736      3632      3560 
dram[24]:      3696      3860      3876      3876      3856      3836      3864      3864      3820      3832      3768      3776      3756      3752      3664      3560 
dram[25]:      3764      3860      3876      3832      3836      3840      3876      3856      3824      3832      3772      3760      3772      3744      3680      3580 
dram[26]:      3720      3860      3836      3852      3856      3824      3888      3860      3824      3828      3784      3748      3728      3756      3660      3540 
dram[27]:      3768      3872      3836      3804      3832      3852      3860      3852      3812      3840      3764      3736      3748      3724      3644      3568 
dram[28]:      3784      3860      3864      3832      3836      3860      3868      3856      3840      3864      3752      3752      3740      3732      3648      3540 
dram[29]:      3732      3900      3840      3864      3864      3836      3876      3860      3832      3872      3744      3744      3704      3764      3624      3536 
dram[30]:      3764      3844      3864      3836      3836      3856      3876      3888      3840      3864      3744      3752      3732      3740      3632      3568 
dram[31]:      3708      3896      3856      3868      3856      3836      3892      3872      3840      3840      3740      3736      3740      3740      3644      3544 
total dram writes = 1938660
bank skew: 3900/3520 = 1.11
chip skew: 60704/60448 = 1.00
average mf latency per bank:
dram[0]:       1008       996       982      1000       997      1001       995       996      1000       991      1004      1008       996      1006      1018      1012
dram[1]:        746       745       733       725       740       739       724       728       734       726       760       757       756       746       759       750
dram[2]:        901       911       921       917       914       920       921       918       931       920       929       934       941       931       946       932
dram[3]:        765       772       771       771       779       768       765       765       763       769       787       775       788       787       799       783
dram[4]:        885       888       899       910       899       883       884       892       903       891       910       919       933       917       929       910
dram[5]:       1422      1442      1403      1414      1455      1444      1416      1413      1415      1405      1488      1466      1431      1422      1478      1456
dram[6]:        745       743       729       726       752       747       721       720       721       720       775       753       748       742       777       778
dram[7]:        831       832       828       830       834       828       831       825       837       826       850       853       842       849       860       851
dram[8]:       1054      1045      1048      1069      1064      1065      1067      1073      1078      1064      1076      1069      1072      1073      1088      1084
dram[9]:        771       763       794       796       761       776       785       775       795       780       784       786       808       801       802       789
dram[10]:       1069      1070      1062      1072      1074      1087      1068      1068      1090      1060      1086      1098      1101      1095      1097      1093
dram[11]:        884       885       918       915       892       880       910       902       916       903       922       911       921       918       929       904
dram[12]:       1834      1835      1851      1859      1851      1846      1849      1861      1862      1853      1875      1860      1923      1902      1871      1851
dram[13]:       1208      1208      1252      1280      1229      1217      1262      1252      1267      1257      1244      1245      1285      1290      1241      1233
dram[14]:        853       850       863       858       843       848       841       845       851       846       856       846       886       872       865       858
dram[15]:        883       884       880       881       885       891       884       888       883       879       902       901       904       898       909       898
dram[16]:        947       937       945       962       947       947       946       959       964       952       952       961       957       967       977       967
dram[17]:        752       754       778       766       741       751       766       768       778       773       772       777       781       786       784       765
dram[18]:       1036      1034      1041      1043      1046      1043      1039      1031      1054      1024      1048      1049      1069      1052      1070      1057
dram[19]:        838       828       852       853       851       839       845       848       863       852       870       867       867       861       879       869
dram[20]:       1038      1029      1031      1031      1041      1043      1023      1031      1032      1025      1051      1048      1069      1069      1061      1045
dram[21]:       1076      1076      1126      1133      1093      1080      1138      1122      1135      1119      1115      1100      1155      1140      1108      1113
dram[22]:        793       793       821       817       797       793       809       814       818       807       807       800       838       831       820       806
dram[23]:        931       930       933       939       933       941       944       937       951       935       958       956       960       946       956       950
dram[24]:        797       783       798       807       795       794       804       814       814       808       813       802       817       819       834       818
dram[25]:        863       861       839       832       857       864       834       837       834       851       869       874       872       861       866       858
dram[26]:        826       825       844       834       824       838       827       835       849       831       841       846       859       847       861       850
dram[27]:        826       822       818       825       837       832       818       817       819       815       838       836       836       836       844       836
dram[28]:       1015      1013      1044      1046      1028      1017      1033      1031      1034      1032      1045      1038      1068      1051      1054      1049
dram[29]:       1046      1057      1036      1038      1072      1050      1033      1032      1039      1027      1090      1078      1055      1046      1093      1081
dram[30]:        800       800       791       790       808       801       790       788       794       780       817       814       811       805       832       827
dram[31]:        793       796       796       794       799       808       793       789       797       802       828       825       812       808       826       825
maximum mf latency per bank:
dram[0]:       2341      1972      2014      2137      2233      2001      2122      2040      2072      2052      2104      1992      2246      2048      2386      2179
dram[1]:       1847      1976      1933      1832      1870      2044      2005      1789      1950      1862      1982      2230      1908      1727      2001      1936
dram[2]:       1963      1934      2121      2017      2004      2064      1987      2025      2411      2102      1843      2095      2109      2038      2310      1997
dram[3]:       2220      1950      2040      2025      2226      1942      2125      2062      2330      1959      2044      1923      1926      1931      1997      2173
dram[4]:       2767      2564      2809      2564      2549      2428      2612      2568      2657      2337      2457      2700      3028      2404      3137      2773
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2165      2597      2618      2529      2158      2175      3342      2078      2458      2253      2769      2163      2377      2360      2349      2494
dram[7]:       2442      2724      2256      2536      2280      2241      2151      2466      2537      2277      2574      2174      2502      2381      2297      2340
dram[8]:       2271      2199      2175      2057      2239      2481      2335      2200      2245      2268      2202      2294      2487      2152      2380      2440
dram[9]:       2032      2042      2006      1995      2019      2240      2301      1889      2157      2234      2115      2310      2327      1963      2359      1918
dram[10]:       2451      2349      2434      2224      2204      2384      2228      2369      2267      2384      2207      2215      2597      2164      2626      2668
dram[11]:       2083      1984      2235      2015      2392      2182      2227      2096      1942      2035      2190      2042      2183      2193      2453      2319
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3603      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       2081      2022      2343      2357      2066      1855      2034      2506      2075      2111      2455      2049      2277      2029      2138      2143
dram[15]:       2324      2490      2420      2450      2635      2263      2631      2546      2624      2534      2396      2491      2421      2323      3089      2219
dram[16]:       2204      1964      2113      2169      2255      2026      2070      2074      2003      2036      1893      2175      2186      2099      2036      2319
dram[17]:       1984      1896      1688      1776      1941      1942      2111      1742      1837      1986      2083      2153      2022      2008      2120      2072
dram[18]:       2083      2134      2199      2399      2075      2495      2133      2224      2359      2303      2425      2102      2236      2167      2142      2176
dram[19]:       2073      1859      1970      1883      2336      2202      1957      1863      2185      2171      2194      2137      2293      2174      2431      1863
dram[20]:       2684      2490      2957      2571      2859      2859      2944      2357      2767      2486      2617      2738      3142      2667      2915      2598
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2308      2274      2645      2567      2264      2251      2210      2418      2341      2659      2908      2315      2489      2155      2295      2265
dram[23]:       2571      2597      2452      2746      2532      2590      2525      2595      2726      2592      2802      2527      2562      2497      2485      2512
dram[24]:       2092      1895      1969      1928      2168      1895      2135      2108      2076      1842      2209      1971      2188      1971      1990      2509
dram[25]:       2024      2023      1886      1788      1939      1823      2318      1750      1940      1842      2154      1759      1811      1871      1921      1936
dram[26]:       1821      1912      2320      1656      1915      1893      1920      2141      2084      2138      1824      2021      2027      1998      1942      2100
dram[27]:       2247      1875      1856      1835      1952      1971      1870      2096      2073      1930      2412      2044      2207      1971      2277      2006
dram[28]:       2584      2446      2431      2476      2630      2683      2535      2265      2965      2306      2522      2699      2845      2411      2569      2668
dram[29]:       2695      2647      2807      2913      3113      2600      2863      2657      2873      3013      3069      3145      2846      2998      2883      2928
dram[30]:       2034      2367      2122      2245      1977      1907      2439      2112      2175      2006      2246      2106      2350      2149      2051      2268
dram[31]:       1976      2330      1998      2113      2029      2163      2136      2333      2371      2411      2316      2218      2242      2126      1996      2165
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42223 n_act=19329 n_pre=19313 n_ref_event=0 n_req=81507 n_rd=66359 n_rd_L2_A=0 n_write=0 n_wr_bk=60592 bw_util=0.7049
n_activity=169544 dram_eff=0.7488
bk0: 4132a 69206i bk1: 4155a 65927i bk2: 4147a 63544i bk3: 4128a 62691i bk4: 4130a 69006i bk5: 4151a 67037i bk6: 4107a 65248i bk7: 4121a 66313i bk8: 4121a 66292i bk9: 4129a 72508i bk10: 4181a 65305i bk11: 4169a 60113i bk12: 4139a 63116i bk13: 4144a 63847i bk14: 4195a 57156i bk15: 4210a 60741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762855
Row_Buffer_Locality_read = 0.845176
Row_Buffer_Locality_write = 0.402231
Bank_Level_Parallism = 11.440476
Bank_Level_Parallism_Col = 8.382319
Bank_Level_Parallism_Ready = 3.413538
write_to_read_ratio_blp_rw_average = 0.572518
GrpLevelPara = 3.664887 

BW Util details:
bwutil = 0.704884 
total_CMD = 180102 
util_bw = 126951 
Wasted_Col = 40361 
Wasted_Row = 958 
Idle = 11832 

BW Util Bottlenecks: 
RCDc_limit = 37951 
RCDWRc_limit = 28368 
WTRc_limit = 48897 
RTWc_limit = 216142 
CCDLc_limit = 44703 
rwq = 0 
CCDLc_limit_alone = 23029 
WTRc_limit_alone = 43898 
RTWc_limit_alone = 199467 

Commands details: 
total_CMD = 180102 
n_nop = 42223 
Read = 66359 
Write = 0 
L2_Alloc = 0 
L2_WB = 60592 
n_act = 19329 
n_pre = 19313 
n_ref = 0 
n_req = 81507 
total_req = 126951 

Dual Bus Interface Util: 
issued_total_row = 38642 
issued_total_col = 126951 
Row_Bus_Util =  0.214556 
CoL_Bus_Util = 0.704884 
Either_Row_CoL_Bus_Util = 0.765561 
Issued_on_Two_Bus_Simul_Util = 0.153879 
issued_two_Eff = 0.201002 
queue_avg = 52.596706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42234 n_act=19136 n_pre=19120 n_ref_event=0 n_req=81406 n_rd=66237 n_rd_L2_A=0 n_write=0 n_wr_bk=60676 bw_util=0.7047
n_activity=169259 dram_eff=0.7498
bk0: 4134a 66174i bk1: 4124a 64319i bk2: 4125a 62107i bk3: 4123a 63275i bk4: 4125a 68823i bk5: 4148a 67644i bk6: 4115a 64876i bk7: 4108a 67309i bk8: 4128a 67388i bk9: 4123a 71245i bk10: 4146a 61815i bk11: 4141a 63801i bk12: 4124a 58127i bk13: 4121a 64410i bk14: 4221a 56996i bk15: 4231a 59581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764931
Row_Buffer_Locality_read = 0.847532
Row_Buffer_Locality_write = 0.404245
Bank_Level_Parallism = 11.523128
Bank_Level_Parallism_Col = 8.470300
Bank_Level_Parallism_Ready = 3.468344
write_to_read_ratio_blp_rw_average = 0.575896
GrpLevelPara = 3.669925 

BW Util details:
bwutil = 0.704673 
total_CMD = 180102 
util_bw = 126913 
Wasted_Col = 40105 
Wasted_Row = 918 
Idle = 12166 

BW Util Bottlenecks: 
RCDc_limit = 37268 
RCDWRc_limit = 28745 
WTRc_limit = 48299 
RTWc_limit = 217161 
CCDLc_limit = 43715 
rwq = 0 
CCDLc_limit_alone = 22650 
WTRc_limit_alone = 43198 
RTWc_limit_alone = 201197 

Commands details: 
total_CMD = 180102 
n_nop = 42234 
Read = 66237 
Write = 0 
L2_Alloc = 0 
L2_WB = 60676 
n_act = 19136 
n_pre = 19120 
n_ref = 0 
n_req = 81406 
total_req = 126913 

Dual Bus Interface Util: 
issued_total_row = 38256 
issued_total_col = 126913 
Row_Bus_Util =  0.212413 
CoL_Bus_Util = 0.704673 
Either_Row_CoL_Bus_Util = 0.765500 
Issued_on_Two_Bus_Simul_Util = 0.151586 
issued_two_Eff = 0.198023 
queue_avg = 52.548058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5481
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42116 n_act=19168 n_pre=19152 n_ref_event=0 n_req=81589 n_rd=66430 n_rd_L2_A=0 n_write=0 n_wr_bk=60636 bw_util=0.7055
n_activity=169706 dram_eff=0.7487
bk0: 4146a 66965i bk1: 4153a 68475i bk2: 4145a 67596i bk3: 4130a 67379i bk4: 4129a 68601i bk5: 4156a 65664i bk6: 4109a 67137i bk7: 4127a 62759i bk8: 4132a 66951i bk9: 4130a 69247i bk10: 4151a 64770i bk11: 4189a 62843i bk12: 4152a 60163i bk13: 4152a 61966i bk14: 4198a 56640i bk15: 4231a 59237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765066
Row_Buffer_Locality_read = 0.846621
Row_Buffer_Locality_write = 0.407679
Bank_Level_Parallism = 11.445846
Bank_Level_Parallism_Col = 8.410921
Bank_Level_Parallism_Ready = 3.413431
write_to_read_ratio_blp_rw_average = 0.569567
GrpLevelPara = 3.664894 

BW Util details:
bwutil = 0.705522 
total_CMD = 180102 
util_bw = 127066 
Wasted_Col = 40357 
Wasted_Row = 920 
Idle = 11759 

BW Util Bottlenecks: 
RCDc_limit = 37512 
RCDWRc_limit = 28556 
WTRc_limit = 49547 
RTWc_limit = 212820 
CCDLc_limit = 44750 
rwq = 0 
CCDLc_limit_alone = 23164 
WTRc_limit_alone = 44534 
RTWc_limit_alone = 196247 

Commands details: 
total_CMD = 180102 
n_nop = 42116 
Read = 66430 
Write = 0 
L2_Alloc = 0 
L2_WB = 60636 
n_act = 19168 
n_pre = 19152 
n_ref = 0 
n_req = 81589 
total_req = 127066 

Dual Bus Interface Util: 
issued_total_row = 38320 
issued_total_col = 127066 
Row_Bus_Util =  0.212768 
CoL_Bus_Util = 0.705522 
Either_Row_CoL_Bus_Util = 0.766155 
Issued_on_Two_Bus_Simul_Util = 0.152136 
issued_two_Eff = 0.198571 
queue_avg = 51.926575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9266
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42359 n_act=19210 n_pre=19194 n_ref_event=0 n_req=81362 n_rd=66241 n_rd_L2_A=0 n_write=0 n_wr_bk=60484 bw_util=0.7036
n_activity=169191 dram_eff=0.749
bk0: 4130a 68270i bk1: 4125a 64244i bk2: 4121a 65371i bk3: 4130a 65374i bk4: 4123a 68961i bk5: 4136a 65750i bk6: 4112a 66230i bk7: 4121a 68256i bk8: 4122a 70517i bk9: 4120a 67895i bk10: 4174a 64885i bk11: 4158a 64902i bk12: 4131a 64483i bk13: 4127a 61119i bk14: 4197a 58950i bk15: 4214a 62011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763895
Row_Buffer_Locality_read = 0.846289
Row_Buffer_Locality_write = 0.402950
Bank_Level_Parallism = 11.411716
Bank_Level_Parallism_Col = 8.373585
Bank_Level_Parallism_Ready = 3.437025
write_to_read_ratio_blp_rw_average = 0.564234
GrpLevelPara = 3.652561 

BW Util details:
bwutil = 0.703629 
total_CMD = 180102 
util_bw = 126725 
Wasted_Col = 40262 
Wasted_Row = 891 
Idle = 12224 

BW Util Bottlenecks: 
RCDc_limit = 37338 
RCDWRc_limit = 29037 
WTRc_limit = 51485 
RTWc_limit = 207327 
CCDLc_limit = 44509 
rwq = 0 
CCDLc_limit_alone = 23137 
WTRc_limit_alone = 45958 
RTWc_limit_alone = 191482 

Commands details: 
total_CMD = 180102 
n_nop = 42359 
Read = 66241 
Write = 0 
L2_Alloc = 0 
L2_WB = 60484 
n_act = 19210 
n_pre = 19194 
n_ref = 0 
n_req = 81362 
total_req = 126725 

Dual Bus Interface Util: 
issued_total_row = 38404 
issued_total_col = 126725 
Row_Bus_Util =  0.213235 
CoL_Bus_Util = 0.703629 
Either_Row_CoL_Bus_Util = 0.764805 
Issued_on_Two_Bus_Simul_Util = 0.152058 
issued_two_Eff = 0.198820 
queue_avg = 50.711697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.7117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41608 n_act=19439 n_pre=19423 n_ref_event=0 n_req=82402 n_rd=67251 n_rd_L2_A=0 n_write=0 n_wr_bk=60604 bw_util=0.7099
n_activity=169654 dram_eff=0.7536
bk0: 4199a 64516i bk1: 4223a 61354i bk2: 4219a 61680i bk3: 4184a 60028i bk4: 4203a 64476i bk5: 4205a 63590i bk6: 4180a 64749i bk7: 4173a 62940i bk8: 4144a 64372i bk9: 4177a 67509i bk10: 4246a 63008i bk11: 4170a 58879i bk12: 4187a 57868i bk13: 4188a 60105i bk14: 4249a 58882i bk15: 4304a 59315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764096
Row_Buffer_Locality_read = 0.845147
Row_Buffer_Locality_write = 0.404330
Bank_Level_Parallism = 11.739817
Bank_Level_Parallism_Col = 8.637425
Bank_Level_Parallism_Ready = 3.500473
write_to_read_ratio_blp_rw_average = 0.566815
GrpLevelPara = 3.698429 

BW Util details:
bwutil = 0.709903 
total_CMD = 180102 
util_bw = 127855 
Wasted_Col = 38713 
Wasted_Row = 1302 
Idle = 12232 

BW Util Bottlenecks: 
RCDc_limit = 38042 
RCDWRc_limit = 27966 
WTRc_limit = 50003 
RTWc_limit = 217421 
CCDLc_limit = 44607 
rwq = 0 
CCDLc_limit_alone = 22483 
WTRc_limit_alone = 44738 
RTWc_limit_alone = 200562 

Commands details: 
total_CMD = 180102 
n_nop = 41608 
Read = 67251 
Write = 0 
L2_Alloc = 0 
L2_WB = 60604 
n_act = 19439 
n_pre = 19423 
n_ref = 0 
n_req = 82402 
total_req = 127855 

Dual Bus Interface Util: 
issued_total_row = 38862 
issued_total_col = 127855 
Row_Bus_Util =  0.215778 
CoL_Bus_Util = 0.709903 
Either_Row_CoL_Bus_Util = 0.768975 
Issued_on_Two_Bus_Simul_Util = 0.156706 
issued_two_Eff = 0.203785 
queue_avg = 55.282127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.2821
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41258 n_act=19687 n_pre=19671 n_ref_event=0 n_req=82364 n_rd=67209 n_rd_L2_A=0 n_write=0 n_wr_bk=60620 bw_util=0.7098
n_activity=169461 dram_eff=0.7543
bk0: 4197a 64234i bk1: 4223a 62514i bk2: 4195a 63220i bk3: 4178a 60151i bk4: 4180a 64166i bk5: 4207a 60633i bk6: 4153a 62513i bk7: 4160a 62359i bk8: 4154a 61335i bk9: 4196a 62128i bk10: 4195a 60911i bk11: 4236a 60414i bk12: 4170a 60238i bk13: 4192a 60104i bk14: 4245a 53883i bk15: 4328a 57348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760976
Row_Buffer_Locality_read = 0.841971
Row_Buffer_Locality_write = 0.401782
Bank_Level_Parallism = 11.839528
Bank_Level_Parallism_Col = 8.652895
Bank_Level_Parallism_Ready = 3.464996
write_to_read_ratio_blp_rw_average = 0.571864
GrpLevelPara = 3.719511 

BW Util details:
bwutil = 0.709759 
total_CMD = 180102 
util_bw = 127829 
Wasted_Col = 39081 
Wasted_Row = 989 
Idle = 12203 

BW Util Bottlenecks: 
RCDc_limit = 39058 
RCDWRc_limit = 28416 
WTRc_limit = 49949 
RTWc_limit = 224948 
CCDLc_limit = 45701 
rwq = 0 
CCDLc_limit_alone = 23330 
WTRc_limit_alone = 44813 
RTWc_limit_alone = 207713 

Commands details: 
total_CMD = 180102 
n_nop = 41258 
Read = 67209 
Write = 0 
L2_Alloc = 0 
L2_WB = 60620 
n_act = 19687 
n_pre = 19671 
n_ref = 0 
n_req = 82364 
total_req = 127829 

Dual Bus Interface Util: 
issued_total_row = 39358 
issued_total_col = 127829 
Row_Bus_Util =  0.218532 
CoL_Bus_Util = 0.709759 
Either_Row_CoL_Bus_Util = 0.770919 
Issued_on_Two_Bus_Simul_Util = 0.157372 
issued_two_Eff = 0.204136 
queue_avg = 55.884453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42208 n_act=19228 n_pre=19212 n_ref_event=0 n_req=81475 n_rd=66333 n_rd_L2_A=0 n_write=0 n_wr_bk=60568 bw_util=0.7046
n_activity=169485 dram_eff=0.7487
bk0: 4147a 64755i bk1: 4151a 68403i bk2: 4137a 64561i bk3: 4130a 64342i bk4: 4139a 68363i bk5: 4136a 66963i bk6: 4120a 70997i bk7: 4133a 68591i bk8: 4134a 67911i bk9: 4115a 69253i bk10: 4150a 64644i bk11: 4154a 64761i bk12: 4126a 58673i bk13: 4129a 62771i bk14: 4213a 60360i bk15: 4219a 59895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764001
Row_Buffer_Locality_read = 0.846683
Row_Buffer_Locality_write = 0.401796
Bank_Level_Parallism = 11.411510
Bank_Level_Parallism_Col = 8.391691
Bank_Level_Parallism_Ready = 3.468601
write_to_read_ratio_blp_rw_average = 0.571879
GrpLevelPara = 3.665922 

BW Util details:
bwutil = 0.704606 
total_CMD = 180102 
util_bw = 126901 
Wasted_Col = 40069 
Wasted_Row = 1094 
Idle = 12038 

BW Util Bottlenecks: 
RCDc_limit = 37144 
RCDWRc_limit = 28471 
WTRc_limit = 50033 
RTWc_limit = 209189 
CCDLc_limit = 44350 
rwq = 0 
CCDLc_limit_alone = 22716 
WTRc_limit_alone = 44867 
RTWc_limit_alone = 192721 

Commands details: 
total_CMD = 180102 
n_nop = 42208 
Read = 66333 
Write = 0 
L2_Alloc = 0 
L2_WB = 60568 
n_act = 19228 
n_pre = 19212 
n_ref = 0 
n_req = 81475 
total_req = 126901 

Dual Bus Interface Util: 
issued_total_row = 38440 
issued_total_col = 126901 
Row_Bus_Util =  0.213435 
CoL_Bus_Util = 0.704606 
Either_Row_CoL_Bus_Util = 0.765644 
Issued_on_Two_Bus_Simul_Util = 0.152397 
issued_two_Eff = 0.199044 
queue_avg = 51.385147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.3851
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41791 n_act=19302 n_pre=19286 n_ref_event=0 n_req=81951 n_rd=66801 n_rd_L2_A=0 n_write=0 n_wr_bk=60600 bw_util=0.7074
n_activity=169339 dram_eff=0.7523
bk0: 4163a 68907i bk1: 4192a 65154i bk2: 4180a 64364i bk3: 4161a 63777i bk4: 4166a 66386i bk5: 4170a 69028i bk6: 4140a 64368i bk7: 4146a 66115i bk8: 4140a 66149i bk9: 4155a 70172i bk10: 4185a 66584i bk11: 4200a 62142i bk12: 4162a 61761i bk13: 4161a 59609i bk14: 4227a 58722i bk15: 4253a 58882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764469
Row_Buffer_Locality_read = 0.846050
Row_Buffer_Locality_write = 0.404752
Bank_Level_Parallism = 11.505501
Bank_Level_Parallism_Col = 8.419623
Bank_Level_Parallism_Ready = 3.419431
write_to_read_ratio_blp_rw_average = 0.564869
GrpLevelPara = 3.675498 

BW Util details:
bwutil = 0.707383 
total_CMD = 180102 
util_bw = 127401 
Wasted_Col = 39589 
Wasted_Row = 883 
Idle = 12229 

BW Util Bottlenecks: 
RCDc_limit = 37454 
RCDWRc_limit = 28476 
WTRc_limit = 50955 
RTWc_limit = 210367 
CCDLc_limit = 44480 
rwq = 0 
CCDLc_limit_alone = 22832 
WTRc_limit_alone = 45652 
RTWc_limit_alone = 194022 

Commands details: 
total_CMD = 180102 
n_nop = 41791 
Read = 66801 
Write = 0 
L2_Alloc = 0 
L2_WB = 60600 
n_act = 19302 
n_pre = 19286 
n_ref = 0 
n_req = 81951 
total_req = 127401 

Dual Bus Interface Util: 
issued_total_row = 38588 
issued_total_col = 127401 
Row_Bus_Util =  0.214256 
CoL_Bus_Util = 0.707383 
Either_Row_CoL_Bus_Util = 0.767959 
Issued_on_Two_Bus_Simul_Util = 0.153680 
issued_two_Eff = 0.200114 
queue_avg = 52.449066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.4491
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41868 n_act=19513 n_pre=19497 n_ref_event=0 n_req=81536 n_rd=66404 n_rd_L2_A=0 n_write=0 n_wr_bk=60528 bw_util=0.7048
n_activity=169408 dram_eff=0.7493
bk0: 4140a 66609i bk1: 4135a 63885i bk2: 4174a 63514i bk3: 4146a 60243i bk4: 4130a 64968i bk5: 4157a 61772i bk6: 4110a 63454i bk7: 4135a 67287i bk8: 4121a 64890i bk9: 4152a 69277i bk10: 4159a 63547i bk11: 4147a 63073i bk12: 4165a 61526i bk13: 4143a 59132i bk14: 4181a 58649i bk15: 4209a 59065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760682
Row_Buffer_Locality_read = 0.844181
Row_Buffer_Locality_write = 0.394264
Bank_Level_Parallism = 11.619452
Bank_Level_Parallism_Col = 8.502683
Bank_Level_Parallism_Ready = 3.443371
write_to_read_ratio_blp_rw_average = 0.574577
GrpLevelPara = 3.681688 

BW Util details:
bwutil = 0.704778 
total_CMD = 180102 
util_bw = 126932 
Wasted_Col = 40152 
Wasted_Row = 934 
Idle = 12084 

BW Util Bottlenecks: 
RCDc_limit = 38669 
RCDWRc_limit = 28776 
WTRc_limit = 49789 
RTWc_limit = 219437 
CCDLc_limit = 46452 
rwq = 0 
CCDLc_limit_alone = 23731 
WTRc_limit_alone = 44685 
RTWc_limit_alone = 201820 

Commands details: 
total_CMD = 180102 
n_nop = 41868 
Read = 66404 
Write = 0 
L2_Alloc = 0 
L2_WB = 60528 
n_act = 19513 
n_pre = 19497 
n_ref = 0 
n_req = 81536 
total_req = 126932 

Dual Bus Interface Util: 
issued_total_row = 39010 
issued_total_col = 126932 
Row_Bus_Util =  0.216599 
CoL_Bus_Util = 0.704778 
Either_Row_CoL_Bus_Util = 0.767532 
Issued_on_Two_Bus_Simul_Util = 0.153846 
issued_two_Eff = 0.200443 
queue_avg = 53.269852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.2699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42283 n_act=19367 n_pre=19351 n_ref_event=0 n_req=81388 n_rd=66253 n_rd_L2_A=0 n_write=0 n_wr_bk=60540 bw_util=0.704
n_activity=169147 dram_eff=0.7496
bk0: 4128a 64467i bk1: 4118a 62726i bk2: 4135a 60802i bk3: 4143a 61068i bk4: 4118a 69140i bk5: 4135a 64977i bk6: 4130a 66651i bk7: 4114a 66165i bk8: 4127a 65252i bk9: 4140a 71524i bk10: 4162a 64121i bk11: 4139a 61209i bk12: 4129a 59502i bk13: 4148a 61057i bk14: 4195a 54982i bk15: 4192a 58348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762041
Row_Buffer_Locality_read = 0.845335
Row_Buffer_Locality_write = 0.397423
Bank_Level_Parallism = 11.614927
Bank_Level_Parallism_Col = 8.540496
Bank_Level_Parallism_Ready = 3.474056
write_to_read_ratio_blp_rw_average = 0.572298
GrpLevelPara = 3.685918 

BW Util details:
bwutil = 0.704007 
total_CMD = 180102 
util_bw = 126793 
Wasted_Col = 40292 
Wasted_Row = 891 
Idle = 12126 

BW Util Bottlenecks: 
RCDc_limit = 38191 
RCDWRc_limit = 28514 
WTRc_limit = 51065 
RTWc_limit = 221363 
CCDLc_limit = 45543 
rwq = 0 
CCDLc_limit_alone = 22840 
WTRc_limit_alone = 45441 
RTWc_limit_alone = 204284 

Commands details: 
total_CMD = 180102 
n_nop = 42283 
Read = 66253 
Write = 0 
L2_Alloc = 0 
L2_WB = 60540 
n_act = 19367 
n_pre = 19351 
n_ref = 0 
n_req = 81388 
total_req = 126793 

Dual Bus Interface Util: 
issued_total_row = 38718 
issued_total_col = 126793 
Row_Bus_Util =  0.214978 
CoL_Bus_Util = 0.704007 
Either_Row_CoL_Bus_Util = 0.765227 
Issued_on_Two_Bus_Simul_Util = 0.153757 
issued_two_Eff = 0.200930 
queue_avg = 52.792351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.7924
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 216211 -   mf: uid=23138148, sid4294967295:w4294967295, part=10, addr=0xc7c71500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (216111), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42037 n_act=19373 n_pre=19357 n_ref_event=0 n_req=81596 n_rd=66467 n_rd_L2_A=0 n_write=0 n_wr_bk=60516 bw_util=0.7051
n_activity=169665 dram_eff=0.7484
bk0: 4142a 66104i bk1: 4145a 64641i bk2: 4165a 66517i bk3: 4167a 65858i bk4: 4142a 68876i bk5: 4142a 64966i bk6: 4122a 64820i bk7: 4141a 64669i bk8: 4126a 63629i bk9: 4163a 68171i bk10: 4155a 61247i bk11: 4155a 59434i bk12: 4157a 61715i bk13: 4167a 59311i bk14: 4185a 57996i bk15: 4193a 59423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762574
Row_Buffer_Locality_read = 0.844750
Row_Buffer_Locality_write = 0.401547
Bank_Level_Parallism = 11.567780
Bank_Level_Parallism_Col = 8.503362
Bank_Level_Parallism_Ready = 3.469386
write_to_read_ratio_blp_rw_average = 0.571611
GrpLevelPara = 3.684984 

BW Util details:
bwutil = 0.705062 
total_CMD = 180102 
util_bw = 126983 
Wasted_Col = 40138 
Wasted_Row = 1092 
Idle = 11889 

BW Util Bottlenecks: 
RCDc_limit = 38373 
RCDWRc_limit = 28951 
WTRc_limit = 49680 
RTWc_limit = 217219 
CCDLc_limit = 45561 
rwq = 0 
CCDLc_limit_alone = 23708 
WTRc_limit_alone = 44637 
RTWc_limit_alone = 200409 

Commands details: 
total_CMD = 180102 
n_nop = 42037 
Read = 66467 
Write = 0 
L2_Alloc = 0 
L2_WB = 60516 
n_act = 19373 
n_pre = 19357 
n_ref = 0 
n_req = 81596 
total_req = 126983 

Dual Bus Interface Util: 
issued_total_row = 38730 
issued_total_col = 126983 
Row_Bus_Util =  0.215045 
CoL_Bus_Util = 0.705062 
Either_Row_CoL_Bus_Util = 0.766593 
Issued_on_Two_Bus_Simul_Util = 0.153513 
issued_two_Eff = 0.200254 
queue_avg = 52.661346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6613
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42295 n_act=19328 n_pre=19312 n_ref_event=0 n_req=81349 n_rd=66237 n_rd_L2_A=0 n_write=0 n_wr_bk=60448 bw_util=0.7034
n_activity=169234 dram_eff=0.7486
bk0: 4136a 62841i bk1: 4129a 65668i bk2: 4139a 65175i bk3: 4130a 66382i bk4: 4120a 70030i bk5: 4138a 64310i bk6: 4118a 67951i bk7: 4100a 69915i bk8: 4128a 62972i bk9: 4118a 70324i bk10: 4175a 62423i bk11: 4144a 63605i bk12: 4126a 59912i bk13: 4149a 65251i bk14: 4186a 57837i bk15: 4201a 58769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762406
Row_Buffer_Locality_read = 0.846083
Row_Buffer_Locality_write = 0.395646
Bank_Level_Parallism = 11.489161
Bank_Level_Parallism_Col = 8.408090
Bank_Level_Parallism_Ready = 3.423633
write_to_read_ratio_blp_rw_average = 0.573124
GrpLevelPara = 3.662315 

BW Util details:
bwutil = 0.703407 
total_CMD = 180102 
util_bw = 126685 
Wasted_Col = 40362 
Wasted_Row = 904 
Idle = 12151 

BW Util Bottlenecks: 
RCDc_limit = 38481 
RCDWRc_limit = 28625 
WTRc_limit = 49766 
RTWc_limit = 214923 
CCDLc_limit = 43954 
rwq = 0 
CCDLc_limit_alone = 22960 
WTRc_limit_alone = 44686 
RTWc_limit_alone = 199009 

Commands details: 
total_CMD = 180102 
n_nop = 42295 
Read = 66237 
Write = 0 
L2_Alloc = 0 
L2_WB = 60448 
n_act = 19328 
n_pre = 19312 
n_ref = 0 
n_req = 81349 
total_req = 126685 

Dual Bus Interface Util: 
issued_total_row = 38640 
issued_total_col = 126685 
Row_Bus_Util =  0.214545 
CoL_Bus_Util = 0.703407 
Either_Row_CoL_Bus_Util = 0.765161 
Issued_on_Two_Bus_Simul_Util = 0.152791 
issued_two_Eff = 0.199685 
queue_avg = 52.402504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.4025
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41068 n_act=20255 n_pre=20239 n_ref_event=0 n_req=82125 n_rd=66991 n_rd_L2_A=0 n_write=0 n_wr_bk=60536 bw_util=0.7081
n_activity=169513 dram_eff=0.7523
bk0: 4171a 59492i bk1: 4169a 61874i bk2: 4171a 59170i bk3: 4172a 58515i bk4: 4181a 60018i bk5: 4182a 59835i bk6: 4172a 59783i bk7: 4160a 57883i bk8: 4172a 59663i bk9: 4190a 61281i bk10: 4190a 57363i bk11: 4182a 56352i bk12: 4175a 51649i bk13: 4229a 54769i bk14: 4221a 53149i bk15: 4254a 53888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753364
Row_Buffer_Locality_read = 0.833261
Row_Buffer_Locality_write = 0.399696
Bank_Level_Parallism = 12.150430
Bank_Level_Parallism_Col = 8.822208
Bank_Level_Parallism_Ready = 3.516204
write_to_read_ratio_blp_rw_average = 0.569283
GrpLevelPara = 3.725739 

BW Util details:
bwutil = 0.708082 
total_CMD = 180102 
util_bw = 127527 
Wasted_Col = 39365 
Wasted_Row = 927 
Idle = 12283 

BW Util Bottlenecks: 
RCDc_limit = 41448 
RCDWRc_limit = 28701 
WTRc_limit = 51448 
RTWc_limit = 230996 
CCDLc_limit = 46925 
rwq = 0 
CCDLc_limit_alone = 23709 
WTRc_limit_alone = 46164 
RTWc_limit_alone = 213064 

Commands details: 
total_CMD = 180102 
n_nop = 41068 
Read = 66991 
Write = 0 
L2_Alloc = 0 
L2_WB = 60536 
n_act = 20255 
n_pre = 20239 
n_ref = 0 
n_req = 82125 
total_req = 127527 

Dual Bus Interface Util: 
issued_total_row = 40494 
issued_total_col = 127527 
Row_Bus_Util =  0.224839 
CoL_Bus_Util = 0.708082 
Either_Row_CoL_Bus_Util = 0.771974 
Issued_on_Two_Bus_Simul_Util = 0.160948 
issued_two_Eff = 0.208489 
queue_avg = 56.710907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7109
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41333 n_act=19587 n_pre=19571 n_ref_event=0 n_req=82505 n_rd=67366 n_rd_L2_A=0 n_write=0 n_wr_bk=60556 bw_util=0.7103
n_activity=169571 dram_eff=0.7544
bk0: 4196a 63709i bk1: 4185a 64648i bk2: 4260a 61946i bk3: 4198a 59898i bk4: 4190a 64454i bk5: 4207a 60531i bk6: 4155a 62691i bk7: 4210a 65034i bk8: 4158a 63635i bk9: 4255a 66301i bk10: 4240a 58550i bk11: 4210a 59300i bk12: 4188a 62364i bk13: 4237a 58155i bk14: 4229a 53860i bk15: 4248a 59016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762596
Row_Buffer_Locality_read = 0.843630
Row_Buffer_Locality_write = 0.402008
Bank_Level_Parallism = 11.801366
Bank_Level_Parallism_Col = 8.650895
Bank_Level_Parallism_Ready = 3.465354
write_to_read_ratio_blp_rw_average = 0.574579
GrpLevelPara = 3.712291 

BW Util details:
bwutil = 0.710275 
total_CMD = 180102 
util_bw = 127922 
Wasted_Col = 38908 
Wasted_Row = 951 
Idle = 12321 

BW Util Bottlenecks: 
RCDc_limit = 38902 
RCDWRc_limit = 27693 
WTRc_limit = 48726 
RTWc_limit = 226651 
CCDLc_limit = 45670 
rwq = 0 
CCDLc_limit_alone = 22763 
WTRc_limit_alone = 43778 
RTWc_limit_alone = 208692 

Commands details: 
total_CMD = 180102 
n_nop = 41333 
Read = 67366 
Write = 0 
L2_Alloc = 0 
L2_WB = 60556 
n_act = 19587 
n_pre = 19571 
n_ref = 0 
n_req = 82505 
total_req = 127922 

Dual Bus Interface Util: 
issued_total_row = 39158 
issued_total_col = 127922 
Row_Bus_Util =  0.217421 
CoL_Bus_Util = 0.710275 
Either_Row_CoL_Bus_Util = 0.770502 
Issued_on_Two_Bus_Simul_Util = 0.157194 
issued_two_Eff = 0.204015 
queue_avg = 55.236000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.236
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41965 n_act=19378 n_pre=19362 n_ref_event=0 n_req=81611 n_rd=66462 n_rd_L2_A=0 n_write=0 n_wr_bk=60596 bw_util=0.7055
n_activity=169409 dram_eff=0.75
bk0: 4149a 64522i bk1: 4137a 66365i bk2: 4156a 65785i bk3: 4145a 64182i bk4: 4138a 67575i bk5: 4145a 62808i bk6: 4125a 69600i bk7: 4136a 65255i bk8: 4153a 65542i bk9: 4150a 69447i bk10: 4172a 63734i bk11: 4151a 66712i bk12: 4145a 58431i bk13: 4169a 61162i bk14: 4181a 59053i bk15: 4210a 61836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762556
Row_Buffer_Locality_read = 0.845054
Row_Buffer_Locality_write = 0.400620
Bank_Level_Parallism = 11.499889
Bank_Level_Parallism_Col = 8.426083
Bank_Level_Parallism_Ready = 3.433707
write_to_read_ratio_blp_rw_average = 0.566285
GrpLevelPara = 3.668653 

BW Util details:
bwutil = 0.705478 
total_CMD = 180102 
util_bw = 127058 
Wasted_Col = 39872 
Wasted_Row = 1005 
Idle = 12167 

BW Util Bottlenecks: 
RCDc_limit = 37408 
RCDWRc_limit = 28183 
WTRc_limit = 49686 
RTWc_limit = 211989 
CCDLc_limit = 43730 
rwq = 0 
CCDLc_limit_alone = 22564 
WTRc_limit_alone = 44409 
RTWc_limit_alone = 196100 

Commands details: 
total_CMD = 180102 
n_nop = 41965 
Read = 66462 
Write = 0 
L2_Alloc = 0 
L2_WB = 60596 
n_act = 19378 
n_pre = 19362 
n_ref = 0 
n_req = 81611 
total_req = 127058 

Dual Bus Interface Util: 
issued_total_row = 38740 
issued_total_col = 127058 
Row_Bus_Util =  0.215100 
CoL_Bus_Util = 0.705478 
Either_Row_CoL_Bus_Util = 0.766993 
Issued_on_Two_Bus_Simul_Util = 0.153585 
issued_two_Eff = 0.200243 
queue_avg = 51.910194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9102
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41934 n_act=19313 n_pre=19297 n_ref_event=0 n_req=81910 n_rd=66777 n_rd_L2_A=0 n_write=0 n_wr_bk=60532 bw_util=0.7069
n_activity=169312 dram_eff=0.7519
bk0: 4154a 67564i bk1: 4150a 67569i bk2: 4213a 65530i bk3: 4182a 62973i bk4: 4162a 66066i bk5: 4154a 63052i bk6: 4131a 63871i bk7: 4163a 64186i bk8: 4148a 64974i bk9: 4175a 66504i bk10: 4193a 64233i bk11: 4177a 61552i bk12: 4179a 62331i bk13: 4181a 61001i bk14: 4210a 58886i bk15: 4205a 60168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764217
Row_Buffer_Locality_read = 0.845950
Row_Buffer_Locality_write = 0.403555
Bank_Level_Parallism = 11.572302
Bank_Level_Parallism_Col = 8.496099
Bank_Level_Parallism_Ready = 3.444014
write_to_read_ratio_blp_rw_average = 0.574794
GrpLevelPara = 3.683941 

BW Util details:
bwutil = 0.706872 
total_CMD = 180102 
util_bw = 127309 
Wasted_Col = 39767 
Wasted_Row = 832 
Idle = 12194 

BW Util Bottlenecks: 
RCDc_limit = 38104 
RCDWRc_limit = 28027 
WTRc_limit = 48990 
RTWc_limit = 219214 
CCDLc_limit = 45163 
rwq = 0 
CCDLc_limit_alone = 23178 
WTRc_limit_alone = 43883 
RTWc_limit_alone = 202336 

Commands details: 
total_CMD = 180102 
n_nop = 41934 
Read = 66777 
Write = 0 
L2_Alloc = 0 
L2_WB = 60532 
n_act = 19313 
n_pre = 19297 
n_ref = 0 
n_req = 81910 
total_req = 127309 

Dual Bus Interface Util: 
issued_total_row = 38610 
issued_total_col = 127309 
Row_Bus_Util =  0.214379 
CoL_Bus_Util = 0.706872 
Either_Row_CoL_Bus_Util = 0.767165 
Issued_on_Two_Bus_Simul_Util = 0.154085 
issued_two_Eff = 0.200850 
queue_avg = 53.598228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.5982
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42206 n_act=19278 n_pre=19262 n_ref_event=0 n_req=81438 n_rd=66287 n_rd_L2_A=0 n_write=0 n_wr_bk=60604 bw_util=0.7046
n_activity=169135 dram_eff=0.7502
bk0: 4129a 66068i bk1: 4134a 67827i bk2: 4141a 62447i bk3: 4127a 61795i bk4: 4134a 66790i bk5: 4130a 62955i bk6: 4140a 65206i bk7: 4129a 66407i bk8: 4119a 65240i bk9: 4148a 69529i bk10: 4157a 61798i bk11: 4140a 58633i bk12: 4129a 64370i bk13: 4139a 59909i bk14: 4199a 56789i bk15: 4192a 59367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763280
Row_Buffer_Locality_read = 0.845249
Row_Buffer_Locality_write = 0.404660
Bank_Level_Parallism = 11.596469
Bank_Level_Parallism_Col = 8.528685
Bank_Level_Parallism_Ready = 3.451190
write_to_read_ratio_blp_rw_average = 0.572005
GrpLevelPara = 3.677393 

BW Util details:
bwutil = 0.704551 
total_CMD = 180102 
util_bw = 126891 
Wasted_Col = 40188 
Wasted_Row = 898 
Idle = 12125 

BW Util Bottlenecks: 
RCDc_limit = 37919 
RCDWRc_limit = 28409 
WTRc_limit = 50284 
RTWc_limit = 219691 
CCDLc_limit = 45633 
rwq = 0 
CCDLc_limit_alone = 23271 
WTRc_limit_alone = 44887 
RTWc_limit_alone = 202726 

Commands details: 
total_CMD = 180102 
n_nop = 42206 
Read = 66287 
Write = 0 
L2_Alloc = 0 
L2_WB = 60604 
n_act = 19278 
n_pre = 19262 
n_ref = 0 
n_req = 81438 
total_req = 126891 

Dual Bus Interface Util: 
issued_total_row = 38540 
issued_total_col = 126891 
Row_Bus_Util =  0.213990 
CoL_Bus_Util = 0.704551 
Either_Row_CoL_Bus_Util = 0.765655 
Issued_on_Two_Bus_Simul_Util = 0.152886 
issued_two_Eff = 0.199679 
queue_avg = 53.050560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0506
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42117 n_act=19278 n_pre=19262 n_ref_event=0 n_req=81450 n_rd=66276 n_rd_L2_A=0 n_write=0 n_wr_bk=60696 bw_util=0.705
n_activity=169358 dram_eff=0.7497
bk0: 4153a 66051i bk1: 4128a 64653i bk2: 4151a 63016i bk3: 4150a 62838i bk4: 4109a 68266i bk5: 4134a 63069i bk6: 4120a 66485i bk7: 4106a 67479i bk8: 4117a 65840i bk9: 4139a 67746i bk10: 4159a 62508i bk11: 4149a 61133i bk12: 4133a 60899i bk13: 4166a 62825i bk14: 4167a 57749i bk15: 4195a 60721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763315
Row_Buffer_Locality_read = 0.846294
Row_Buffer_Locality_write = 0.400883
Bank_Level_Parallism = 11.552649
Bank_Level_Parallism_Col = 8.502154
Bank_Level_Parallism_Ready = 3.434647
write_to_read_ratio_blp_rw_average = 0.572877
GrpLevelPara = 3.679614 

BW Util details:
bwutil = 0.705001 
total_CMD = 180102 
util_bw = 126972 
Wasted_Col = 40014 
Wasted_Row = 1097 
Idle = 12019 

BW Util Bottlenecks: 
RCDc_limit = 37512 
RCDWRc_limit = 28747 
WTRc_limit = 50619 
RTWc_limit = 215596 
CCDLc_limit = 45431 
rwq = 0 
CCDLc_limit_alone = 23262 
WTRc_limit_alone = 45398 
RTWc_limit_alone = 198648 

Commands details: 
total_CMD = 180102 
n_nop = 42117 
Read = 66276 
Write = 0 
L2_Alloc = 0 
L2_WB = 60696 
n_act = 19278 
n_pre = 19262 
n_ref = 0 
n_req = 81450 
total_req = 126972 

Dual Bus Interface Util: 
issued_total_row = 38540 
issued_total_col = 126972 
Row_Bus_Util =  0.213990 
CoL_Bus_Util = 0.705001 
Either_Row_CoL_Bus_Util = 0.766149 
Issued_on_Two_Bus_Simul_Util = 0.152841 
issued_two_Eff = 0.199493 
queue_avg = 52.497192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.4972
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 216215 -   mf: uid=23138149, sid4294967295:w4294967295, part=18, addr=0xc7c70d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (216115), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42032 n_act=19415 n_pre=19399 n_ref_event=0 n_req=81544 n_rd=66410 n_rd_L2_A=0 n_write=0 n_wr_bk=60536 bw_util=0.7049
n_activity=169448 dram_eff=0.7492
bk0: 4137a 65943i bk1: 4138a 69930i bk2: 4161a 64178i bk3: 4146a 64789i bk4: 4126a 68377i bk5: 4155a 68371i bk6: 4129a 64901i bk7: 4128a 63707i bk8: 4135a 65786i bk9: 4158a 70031i bk10: 4162a 63042i bk11: 4174a 61737i bk12: 4128a 61283i bk13: 4156a 61980i bk14: 4198a 56675i bk15: 4179a 58906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761908
Row_Buffer_Locality_read = 0.844526
Row_Buffer_Locality_write = 0.399366
Bank_Level_Parallism = 11.498558
Bank_Level_Parallism_Col = 8.431884
Bank_Level_Parallism_Ready = 3.399052
write_to_read_ratio_blp_rw_average = 0.571246
GrpLevelPara = 3.669949 

BW Util details:
bwutil = 0.704856 
total_CMD = 180102 
util_bw = 126946 
Wasted_Col = 40118 
Wasted_Row = 1091 
Idle = 11947 

BW Util Bottlenecks: 
RCDc_limit = 38127 
RCDWRc_limit = 28646 
WTRc_limit = 49825 
RTWc_limit = 214481 
CCDLc_limit = 44962 
rwq = 0 
CCDLc_limit_alone = 23438 
WTRc_limit_alone = 44804 
RTWc_limit_alone = 197978 

Commands details: 
total_CMD = 180102 
n_nop = 42032 
Read = 66410 
Write = 0 
L2_Alloc = 0 
L2_WB = 60536 
n_act = 19415 
n_pre = 19399 
n_ref = 0 
n_req = 81544 
total_req = 126946 

Dual Bus Interface Util: 
issued_total_row = 38814 
issued_total_col = 126946 
Row_Bus_Util =  0.215511 
CoL_Bus_Util = 0.704856 
Either_Row_CoL_Bus_Util = 0.766621 
Issued_on_Two_Bus_Simul_Util = 0.153746 
issued_two_Eff = 0.200550 
queue_avg = 52.312424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.3124
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42459 n_act=19185 n_pre=19169 n_ref_event=0 n_req=81403 n_rd=66271 n_rd_L2_A=0 n_write=0 n_wr_bk=60528 bw_util=0.704
n_activity=169251 dram_eff=0.7492
bk0: 4154a 66121i bk1: 4127a 64477i bk2: 4164a 67382i bk3: 4155a 61878i bk4: 4128a 68427i bk5: 4129a 64010i bk6: 4114a 67244i bk7: 4110a 67357i bk8: 4131a 65451i bk9: 4128a 69544i bk10: 4155a 64005i bk11: 4151a 61890i bk12: 4128a 59405i bk13: 4160a 61797i bk14: 4160a 58479i bk15: 4177a 58020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764321
Row_Buffer_Locality_read = 0.847430
Row_Buffer_Locality_write = 0.400344
Bank_Level_Parallism = 11.543056
Bank_Level_Parallism_Col = 8.507615
Bank_Level_Parallism_Ready = 3.458237
write_to_read_ratio_blp_rw_average = 0.575734
GrpLevelPara = 3.681479 

BW Util details:
bwutil = 0.704040 
total_CMD = 180102 
util_bw = 126799 
Wasted_Col = 40244 
Wasted_Row = 811 
Idle = 12248 

BW Util Bottlenecks: 
RCDc_limit = 37455 
RCDWRc_limit = 28566 
WTRc_limit = 48283 
RTWc_limit = 219615 
CCDLc_limit = 45267 
rwq = 0 
CCDLc_limit_alone = 23366 
WTRc_limit_alone = 43357 
RTWc_limit_alone = 202640 

Commands details: 
total_CMD = 180102 
n_nop = 42459 
Read = 66271 
Write = 0 
L2_Alloc = 0 
L2_WB = 60528 
n_act = 19185 
n_pre = 19169 
n_ref = 0 
n_req = 81403 
total_req = 126799 

Dual Bus Interface Util: 
issued_total_row = 38354 
issued_total_col = 126799 
Row_Bus_Util =  0.212957 
CoL_Bus_Util = 0.704040 
Either_Row_CoL_Bus_Util = 0.764250 
Issued_on_Two_Bus_Simul_Util = 0.152747 
issued_two_Eff = 0.199865 
queue_avg = 52.018112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.0181
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41231 n_act=19600 n_pre=19584 n_ref_event=0 n_req=82658 n_rd=67509 n_rd_L2_A=0 n_write=0 n_wr_bk=60596 bw_util=0.7113
n_activity=169306 dram_eff=0.7566
bk0: 4187a 62720i bk1: 4217a 59921i bk2: 4278a 58585i bk3: 4214a 59046i bk4: 4205a 65741i bk5: 4188a 60957i bk6: 4211a 61461i bk7: 4188a 61282i bk8: 4187a 61960i bk9: 4268a 63292i bk10: 4219a 60075i bk11: 4189a 60709i bk12: 4203a 58449i bk13: 4279a 58856i bk14: 4220a 56836i bk15: 4256a 57713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762878
Row_Buffer_Locality_read = 0.842688
Row_Buffer_Locality_write = 0.407222
Bank_Level_Parallism = 11.911417
Bank_Level_Parallism_Col = 8.747189
Bank_Level_Parallism_Ready = 3.513594
write_to_read_ratio_blp_rw_average = 0.568116
GrpLevelPara = 3.708439 

BW Util details:
bwutil = 0.711291 
total_CMD = 180102 
util_bw = 128105 
Wasted_Col = 38458 
Wasted_Row = 1065 
Idle = 12474 

BW Util Bottlenecks: 
RCDc_limit = 38418 
RCDWRc_limit = 27139 
WTRc_limit = 51336 
RTWc_limit = 218568 
CCDLc_limit = 45523 
rwq = 0 
CCDLc_limit_alone = 23119 
WTRc_limit_alone = 45897 
RTWc_limit_alone = 201603 

Commands details: 
total_CMD = 180102 
n_nop = 41231 
Read = 67509 
Write = 0 
L2_Alloc = 0 
L2_WB = 60596 
n_act = 19600 
n_pre = 19584 
n_ref = 0 
n_req = 82658 
total_req = 128105 

Dual Bus Interface Util: 
issued_total_row = 39184 
issued_total_col = 128105 
Row_Bus_Util =  0.217566 
CoL_Bus_Util = 0.711291 
Either_Row_CoL_Bus_Util = 0.771069 
Issued_on_Two_Bus_Simul_Util = 0.157788 
issued_two_Eff = 0.204636 
queue_avg = 56.037689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0377
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41494 n_act=19462 n_pre=19446 n_ref_event=0 n_req=82509 n_rd=67363 n_rd_L2_A=0 n_write=0 n_wr_bk=60584 bw_util=0.7104
n_activity=169175 dram_eff=0.7563
bk0: 4196a 62764i bk1: 4212a 63017i bk2: 4228a 63242i bk3: 4200a 61640i bk4: 4163a 64922i bk5: 4216a 60916i bk6: 4178a 60508i bk7: 4216a 63300i bk8: 4163a 63886i bk9: 4219a 67588i bk10: 4206a 61884i bk11: 4238a 59294i bk12: 4191a 60884i bk13: 4226a 61280i bk14: 4247a 54766i bk15: 4264a 55549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764123
Row_Buffer_Locality_read = 0.844603
Row_Buffer_Locality_write = 0.406180
Bank_Level_Parallism = 11.815962
Bank_Level_Parallism_Col = 8.683764
Bank_Level_Parallism_Ready = 3.495096
write_to_read_ratio_blp_rw_average = 0.572106
GrpLevelPara = 3.717345 

BW Util details:
bwutil = 0.710414 
total_CMD = 180102 
util_bw = 127947 
Wasted_Col = 38481 
Wasted_Row = 1032 
Idle = 12642 

BW Util Bottlenecks: 
RCDc_limit = 38488 
RCDWRc_limit = 27476 
WTRc_limit = 48986 
RTWc_limit = 221168 
CCDLc_limit = 45272 
rwq = 0 
CCDLc_limit_alone = 22533 
WTRc_limit_alone = 43860 
RTWc_limit_alone = 203555 

Commands details: 
total_CMD = 180102 
n_nop = 41494 
Read = 67363 
Write = 0 
L2_Alloc = 0 
L2_WB = 60584 
n_act = 19462 
n_pre = 19446 
n_ref = 0 
n_req = 82509 
total_req = 127947 

Dual Bus Interface Util: 
issued_total_row = 38908 
issued_total_col = 127947 
Row_Bus_Util =  0.216033 
CoL_Bus_Util = 0.710414 
Either_Row_CoL_Bus_Util = 0.769608 
Issued_on_Two_Bus_Simul_Util = 0.156839 
issued_two_Eff = 0.203791 
queue_avg = 55.389133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3891
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42148 n_act=19289 n_pre=19273 n_ref_event=0 n_req=81569 n_rd=66410 n_rd_L2_A=0 n_write=0 n_wr_bk=60636 bw_util=0.7054
n_activity=169755 dram_eff=0.7484
bk0: 4133a 67105i bk1: 4163a 65831i bk2: 4186a 63147i bk3: 4161a 64025i bk4: 4135a 65743i bk5: 4122a 63706i bk6: 4137a 65502i bk7: 4121a 66450i bk8: 4140a 63248i bk9: 4153a 69279i bk10: 4150a 64876i bk11: 4143a 64967i bk12: 4138a 61466i bk13: 4174a 62767i bk14: 4160a 57706i bk15: 4194a 61338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763525
Row_Buffer_Locality_read = 0.845852
Row_Buffer_Locality_write = 0.402863
Bank_Level_Parallism = 11.514688
Bank_Level_Parallism_Col = 8.474007
Bank_Level_Parallism_Ready = 3.441375
write_to_read_ratio_blp_rw_average = 0.571905
GrpLevelPara = 3.688486 

BW Util details:
bwutil = 0.705411 
total_CMD = 180102 
util_bw = 127046 
Wasted_Col = 40074 
Wasted_Row = 1017 
Idle = 11965 

BW Util Bottlenecks: 
RCDc_limit = 37772 
RCDWRc_limit = 28247 
WTRc_limit = 52616 
RTWc_limit = 215662 
CCDLc_limit = 44885 
rwq = 0 
CCDLc_limit_alone = 22729 
WTRc_limit_alone = 47033 
RTWc_limit_alone = 199089 

Commands details: 
total_CMD = 180102 
n_nop = 42148 
Read = 66410 
Write = 0 
L2_Alloc = 0 
L2_WB = 60636 
n_act = 19289 
n_pre = 19273 
n_ref = 0 
n_req = 81569 
total_req = 127046 

Dual Bus Interface Util: 
issued_total_row = 38562 
issued_total_col = 127046 
Row_Bus_Util =  0.214112 
CoL_Bus_Util = 0.705411 
Either_Row_CoL_Bus_Util = 0.765977 
Issued_on_Two_Bus_Simul_Util = 0.153546 
issued_two_Eff = 0.200458 
queue_avg = 52.536762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5368
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41922 n_act=19268 n_pre=19252 n_ref_event=0 n_req=81893 n_rd=66756 n_rd_L2_A=0 n_write=0 n_wr_bk=60548 bw_util=0.7068
n_activity=169229 dram_eff=0.7523
bk0: 4167a 65893i bk1: 4170a 67325i bk2: 4188a 63704i bk3: 4190a 61478i bk4: 4135a 68773i bk5: 4168a 65032i bk6: 4127a 65641i bk7: 4151a 65632i bk8: 4140a 65820i bk9: 4191a 69303i bk10: 4172a 64731i bk11: 4182a 62673i bk12: 4158a 60711i bk13: 4179a 63055i bk14: 4216a 60915i bk15: 4222a 58914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764717
Row_Buffer_Locality_read = 0.846291
Row_Buffer_Locality_write = 0.404968
Bank_Level_Parallism = 11.530883
Bank_Level_Parallism_Col = 8.460410
Bank_Level_Parallism_Ready = 3.423074
write_to_read_ratio_blp_rw_average = 0.568364
GrpLevelPara = 3.685436 

BW Util details:
bwutil = 0.706844 
total_CMD = 180102 
util_bw = 127304 
Wasted_Col = 39477 
Wasted_Row = 936 
Idle = 12385 

BW Util Bottlenecks: 
RCDc_limit = 37484 
RCDWRc_limit = 27900 
WTRc_limit = 51169 
RTWc_limit = 211714 
CCDLc_limit = 45440 
rwq = 0 
CCDLc_limit_alone = 23545 
WTRc_limit_alone = 45749 
RTWc_limit_alone = 195239 

Commands details: 
total_CMD = 180102 
n_nop = 41922 
Read = 66756 
Write = 0 
L2_Alloc = 0 
L2_WB = 60548 
n_act = 19268 
n_pre = 19252 
n_ref = 0 
n_req = 81893 
total_req = 127304 

Dual Bus Interface Util: 
issued_total_row = 38520 
issued_total_col = 127304 
Row_Bus_Util =  0.213879 
CoL_Bus_Util = 0.706844 
Either_Row_CoL_Bus_Util = 0.767232 
Issued_on_Two_Bus_Simul_Util = 0.153491 
issued_two_Eff = 0.200058 
queue_avg = 52.954182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.9542
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42060 n_act=19205 n_pre=19189 n_ref_event=0 n_req=81528 n_rd=66364 n_rd_L2_A=0 n_write=0 n_wr_bk=60656 bw_util=0.7053
n_activity=169453 dram_eff=0.7496
bk0: 4132a 69154i bk1: 4144a 67147i bk2: 4145a 62218i bk3: 4125a 63118i bk4: 4130a 66303i bk5: 4145a 64069i bk6: 4116a 66940i bk7: 4130a 64892i bk8: 4117a 65520i bk9: 4134a 70350i bk10: 4180a 66062i bk11: 4166a 63771i bk12: 4123a 62178i bk13: 4118a 62743i bk14: 4220a 58840i bk15: 4239a 61144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764437
Row_Buffer_Locality_read = 0.846784
Row_Buffer_Locality_write = 0.404049
Bank_Level_Parallism = 11.470932
Bank_Level_Parallism_Col = 8.440525
Bank_Level_Parallism_Ready = 3.452197
write_to_read_ratio_blp_rw_average = 0.570343
GrpLevelPara = 3.679749 

BW Util details:
bwutil = 0.705267 
total_CMD = 180102 
util_bw = 127020 
Wasted_Col = 40032 
Wasted_Row = 1087 
Idle = 11963 

BW Util Bottlenecks: 
RCDc_limit = 37568 
RCDWRc_limit = 28518 
WTRc_limit = 48750 
RTWc_limit = 213848 
CCDLc_limit = 44057 
rwq = 0 
CCDLc_limit_alone = 22597 
WTRc_limit_alone = 43770 
RTWc_limit_alone = 197368 

Commands details: 
total_CMD = 180102 
n_nop = 42060 
Read = 66364 
Write = 0 
L2_Alloc = 0 
L2_WB = 60656 
n_act = 19205 
n_pre = 19189 
n_ref = 0 
n_req = 81528 
total_req = 127020 

Dual Bus Interface Util: 
issued_total_row = 38394 
issued_total_col = 127020 
Row_Bus_Util =  0.213179 
CoL_Bus_Util = 0.705267 
Either_Row_CoL_Bus_Util = 0.766466 
Issued_on_Two_Bus_Simul_Util = 0.151981 
issued_two_Eff = 0.198287 
queue_avg = 52.691231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6912
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42238 n_act=19226 n_pre=19210 n_ref_event=0 n_req=81446 n_rd=66270 n_rd_L2_A=0 n_write=0 n_wr_bk=60704 bw_util=0.705
n_activity=169495 dram_eff=0.7491
bk0: 4150a 65022i bk1: 4154a 62831i bk2: 4130a 64212i bk3: 4150a 64513i bk4: 4134a 66125i bk5: 4137a 64695i bk6: 4113a 66146i bk7: 4103a 68863i bk8: 4113a 66176i bk9: 4113a 69036i bk10: 4167a 63267i bk11: 4154a 62496i bk12: 4120a 57687i bk13: 4143a 63317i bk14: 4176a 56231i bk15: 4213a 58006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763942
Row_Buffer_Locality_read = 0.846567
Row_Buffer_Locality_write = 0.403137
Bank_Level_Parallism = 11.569386
Bank_Level_Parallism_Col = 8.527129
Bank_Level_Parallism_Ready = 3.443760
write_to_read_ratio_blp_rw_average = 0.577340
GrpLevelPara = 3.686281 

BW Util details:
bwutil = 0.705012 
total_CMD = 180102 
util_bw = 126974 
Wasted_Col = 39978 
Wasted_Row = 1117 
Idle = 12033 

BW Util Bottlenecks: 
RCDc_limit = 37851 
RCDWRc_limit = 28266 
WTRc_limit = 47986 
RTWc_limit = 221057 
CCDLc_limit = 46294 
rwq = 0 
CCDLc_limit_alone = 23446 
WTRc_limit_alone = 42724 
RTWc_limit_alone = 203471 

Commands details: 
total_CMD = 180102 
n_nop = 42238 
Read = 66270 
Write = 0 
L2_Alloc = 0 
L2_WB = 60704 
n_act = 19226 
n_pre = 19210 
n_ref = 0 
n_req = 81446 
total_req = 126974 

Dual Bus Interface Util: 
issued_total_row = 38436 
issued_total_col = 126974 
Row_Bus_Util =  0.213412 
CoL_Bus_Util = 0.705012 
Either_Row_CoL_Bus_Util = 0.765477 
Issued_on_Two_Bus_Simul_Util = 0.152947 
issued_two_Eff = 0.199806 
queue_avg = 53.030071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0301
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42197 n_act=19138 n_pre=19122 n_ref_event=0 n_req=81552 n_rd=66411 n_rd_L2_A=0 n_write=0 n_wr_bk=60564 bw_util=0.705
n_activity=169462 dram_eff=0.7493
bk0: 4152a 67711i bk1: 4145a 66473i bk2: 4139a 65969i bk3: 4125a 68586i bk4: 4130a 69486i bk5: 4156a 66307i bk6: 4124a 68020i bk7: 4141a 69132i bk8: 4145a 65772i bk9: 4134a 69844i bk10: 4163a 64626i bk11: 4160a 63449i bk12: 4130a 62731i bk13: 4121a 62000i bk14: 4216a 58245i bk15: 4230a 60726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765328
Row_Buffer_Locality_read = 0.847736
Row_Buffer_Locality_write = 0.403870
Bank_Level_Parallism = 11.382315
Bank_Level_Parallism_Col = 8.381683
Bank_Level_Parallism_Ready = 3.432030
write_to_read_ratio_blp_rw_average = 0.568420
GrpLevelPara = 3.663852 

BW Util details:
bwutil = 0.705017 
total_CMD = 180102 
util_bw = 126975 
Wasted_Col = 40105 
Wasted_Row = 1085 
Idle = 11937 

BW Util Bottlenecks: 
RCDc_limit = 37024 
RCDWRc_limit = 28348 
WTRc_limit = 50988 
RTWc_limit = 209986 
CCDLc_limit = 43893 
rwq = 0 
CCDLc_limit_alone = 22755 
WTRc_limit_alone = 45949 
RTWc_limit_alone = 193887 

Commands details: 
total_CMD = 180102 
n_nop = 42197 
Read = 66411 
Write = 0 
L2_Alloc = 0 
L2_WB = 60564 
n_act = 19138 
n_pre = 19122 
n_ref = 0 
n_req = 81552 
total_req = 126975 

Dual Bus Interface Util: 
issued_total_row = 38260 
issued_total_col = 126975 
Row_Bus_Util =  0.212435 
CoL_Bus_Util = 0.705017 
Either_Row_CoL_Bus_Util = 0.765705 
Issued_on_Two_Bus_Simul_Util = 0.151747 
issued_two_Eff = 0.198180 
queue_avg = 51.471539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4715
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42258 n_act=19231 n_pre=19215 n_ref_event=0 n_req=81419 n_rd=66291 n_rd_L2_A=0 n_write=0 n_wr_bk=60512 bw_util=0.7041
n_activity=169536 dram_eff=0.7479
bk0: 4152a 66524i bk1: 4164a 67334i bk2: 4123a 64756i bk3: 4137a 60546i bk4: 4125a 65688i bk5: 4139a 65052i bk6: 4112a 67665i bk7: 4117a 65934i bk8: 4110a 66085i bk9: 4120a 71140i bk10: 4165a 64359i bk11: 4155a 64289i bk12: 4129a 60576i bk13: 4143a 64676i bk14: 4191a 60550i bk15: 4209a 57827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763802
Row_Buffer_Locality_read = 0.846887
Row_Buffer_Locality_write = 0.399722
Bank_Level_Parallism = 11.473095
Bank_Level_Parallism_Col = 8.434465
Bank_Level_Parallism_Ready = 3.440676
write_to_read_ratio_blp_rw_average = 0.571241
GrpLevelPara = 3.666338 

BW Util details:
bwutil = 0.704062 
total_CMD = 180102 
util_bw = 126803 
Wasted_Col = 40438 
Wasted_Row = 983 
Idle = 11878 

BW Util Bottlenecks: 
RCDc_limit = 37725 
RCDWRc_limit = 28244 
WTRc_limit = 50727 
RTWc_limit = 213555 
CCDLc_limit = 45610 
rwq = 0 
CCDLc_limit_alone = 23502 
WTRc_limit_alone = 45327 
RTWc_limit_alone = 196847 

Commands details: 
total_CMD = 180102 
n_nop = 42258 
Read = 66291 
Write = 0 
L2_Alloc = 0 
L2_WB = 60512 
n_act = 19231 
n_pre = 19215 
n_ref = 0 
n_req = 81419 
total_req = 126803 

Dual Bus Interface Util: 
issued_total_row = 38446 
issued_total_col = 126803 
Row_Bus_Util =  0.213468 
CoL_Bus_Util = 0.704062 
Either_Row_CoL_Bus_Util = 0.765366 
Issued_on_Two_Bus_Simul_Util = 0.152164 
issued_two_Eff = 0.198812 
queue_avg = 51.949772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9498
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41400 n_act=19463 n_pre=19447 n_ref_event=0 n_req=82516 n_rd=67359 n_rd_L2_A=0 n_write=0 n_wr_bk=60628 bw_util=0.7106
n_activity=169854 dram_eff=0.7535
bk0: 4219a 60821i bk1: 4218a 62715i bk2: 4196a 60814i bk3: 4207a 61962i bk4: 4206a 63889i bk5: 4240a 60014i bk6: 4161a 61888i bk7: 4163a 64752i bk8: 4174a 60287i bk9: 4192a 65029i bk10: 4232a 58590i bk11: 4188a 62446i bk12: 4154a 58904i bk13: 4236a 59272i bk14: 4230a 56443i bk15: 4343a 54758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764131
Row_Buffer_Locality_read = 0.843599
Row_Buffer_Locality_write = 0.410965
Bank_Level_Parallism = 11.846227
Bank_Level_Parallism_Col = 8.743206
Bank_Level_Parallism_Ready = 3.518154
write_to_read_ratio_blp_rw_average = 0.571237
GrpLevelPara = 3.709536 

BW Util details:
bwutil = 0.710636 
total_CMD = 180102 
util_bw = 127987 
Wasted_Col = 38820 
Wasted_Row = 1311 
Idle = 11984 

BW Util Bottlenecks: 
RCDc_limit = 38108 
RCDWRc_limit = 26795 
WTRc_limit = 49820 
RTWc_limit = 222082 
CCDLc_limit = 46018 
rwq = 0 
CCDLc_limit_alone = 23132 
WTRc_limit_alone = 44726 
RTWc_limit_alone = 204290 

Commands details: 
total_CMD = 180102 
n_nop = 41400 
Read = 67359 
Write = 0 
L2_Alloc = 0 
L2_WB = 60628 
n_act = 19463 
n_pre = 19447 
n_ref = 0 
n_req = 82516 
total_req = 127987 

Dual Bus Interface Util: 
issued_total_row = 38910 
issued_total_col = 127987 
Row_Bus_Util =  0.216044 
CoL_Bus_Util = 0.710636 
Either_Row_CoL_Bus_Util = 0.770130 
Issued_on_Two_Bus_Simul_Util = 0.156550 
issued_two_Eff = 0.203278 
queue_avg = 55.736912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7369
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41533 n_act=19163 n_pre=19147 n_ref_event=0 n_req=82508 n_rd=67360 n_rd_L2_A=0 n_write=0 n_wr_bk=60592 bw_util=0.7104
n_activity=169103 dram_eff=0.7567
bk0: 4215a 64812i bk1: 4204a 64818i bk2: 4181a 65273i bk3: 4197a 60397i bk4: 4190a 67833i bk5: 4215a 63882i bk6: 4166a 65970i bk7: 4210a 63367i bk8: 4170a 64358i bk9: 4223a 67780i bk10: 4247a 60465i bk11: 4216a 62245i bk12: 4178a 59722i bk13: 4169a 57775i bk14: 4287a 56824i bk15: 4292a 55155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767744
Row_Buffer_Locality_read = 0.846779
Row_Buffer_Locality_write = 0.416293
Bank_Level_Parallism = 11.709729
Bank_Level_Parallism_Col = 8.626719
Bank_Level_Parallism_Ready = 3.447558
write_to_read_ratio_blp_rw_average = 0.572487
GrpLevelPara = 3.701881 

BW Util details:
bwutil = 0.710442 
total_CMD = 180102 
util_bw = 127952 
Wasted_Col = 38623 
Wasted_Row = 1103 
Idle = 12424 

BW Util Bottlenecks: 
RCDc_limit = 37070 
RCDWRc_limit = 27135 
WTRc_limit = 47914 
RTWc_limit = 220198 
CCDLc_limit = 45353 
rwq = 0 
CCDLc_limit_alone = 23184 
WTRc_limit_alone = 43056 
RTWc_limit_alone = 202887 

Commands details: 
total_CMD = 180102 
n_nop = 41533 
Read = 67360 
Write = 0 
L2_Alloc = 0 
L2_WB = 60592 
n_act = 19163 
n_pre = 19147 
n_ref = 0 
n_req = 82508 
total_req = 127952 

Dual Bus Interface Util: 
issued_total_row = 38310 
issued_total_col = 127952 
Row_Bus_Util =  0.212713 
CoL_Bus_Util = 0.710442 
Either_Row_CoL_Bus_Util = 0.769392 
Issued_on_Two_Bus_Simul_Util = 0.153763 
issued_two_Eff = 0.199850 
queue_avg = 55.563152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5632
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42204 n_act=19177 n_pre=19161 n_ref_event=0 n_req=81520 n_rd=66361 n_rd_L2_A=0 n_write=0 n_wr_bk=60636 bw_util=0.7051
n_activity=169530 dram_eff=0.7491
bk0: 4157a 65319i bk1: 4166a 65830i bk2: 4126a 64778i bk3: 4149a 63170i bk4: 4156a 65532i bk5: 4150a 62721i bk6: 4116a 65839i bk7: 4124a 66555i bk8: 4135a 64575i bk9: 4112a 72030i bk10: 4152a 63643i bk11: 4157a 65742i bk12: 4113a 61189i bk13: 4158a 63891i bk14: 4174a 61961i bk15: 4216a 60285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764757
Row_Buffer_Locality_read = 0.846612
Row_Buffer_Locality_write = 0.406425
Bank_Level_Parallism = 11.486114
Bank_Level_Parallism_Col = 8.448776
Bank_Level_Parallism_Ready = 3.450530
write_to_read_ratio_blp_rw_average = 0.565687
GrpLevelPara = 3.666499 

BW Util details:
bwutil = 0.705139 
total_CMD = 180102 
util_bw = 126997 
Wasted_Col = 39976 
Wasted_Row = 1064 
Idle = 12065 

BW Util Bottlenecks: 
RCDc_limit = 37153 
RCDWRc_limit = 28482 
WTRc_limit = 53832 
RTWc_limit = 208861 
CCDLc_limit = 44779 
rwq = 0 
CCDLc_limit_alone = 23411 
WTRc_limit_alone = 48269 
RTWc_limit_alone = 193056 

Commands details: 
total_CMD = 180102 
n_nop = 42204 
Read = 66361 
Write = 0 
L2_Alloc = 0 
L2_WB = 60636 
n_act = 19177 
n_pre = 19161 
n_ref = 0 
n_req = 81520 
total_req = 126997 

Dual Bus Interface Util: 
issued_total_row = 38338 
issued_total_col = 126997 
Row_Bus_Util =  0.212868 
CoL_Bus_Util = 0.705139 
Either_Row_CoL_Bus_Util = 0.765666 
Issued_on_Two_Bus_Simul_Util = 0.152341 
issued_two_Eff = 0.198966 
queue_avg = 51.878357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8784
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41975 n_act=19120 n_pre=19104 n_ref_event=0 n_req=81800 n_rd=66648 n_rd_L2_A=0 n_write=0 n_wr_bk=60608 bw_util=0.7066
n_activity=169580 dram_eff=0.7504
bk0: 4166a 66882i bk1: 4159a 66512i bk2: 4161a 63029i bk3: 4143a 61279i bk4: 4155a 66814i bk5: 4150a 65310i bk6: 4136a 65885i bk7: 4159a 64779i bk8: 4134a 64749i bk9: 4164a 70236i bk10: 4169a 64580i bk11: 4195a 62467i bk12: 4138a 62757i bk13: 4145a 61602i bk14: 4230a 57757i bk15: 4244a 58692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766259
Row_Buffer_Locality_read = 0.846252
Row_Buffer_Locality_write = 0.414401
Bank_Level_Parallism = 11.541631
Bank_Level_Parallism_Col = 8.499051
Bank_Level_Parallism_Ready = 3.458674
write_to_read_ratio_blp_rw_average = 0.570497
GrpLevelPara = 3.674820 

BW Util details:
bwutil = 0.706577 
total_CMD = 180102 
util_bw = 127256 
Wasted_Col = 39794 
Wasted_Row = 1046 
Idle = 12006 

BW Util Bottlenecks: 
RCDc_limit = 37622 
RCDWRc_limit = 28035 
WTRc_limit = 50343 
RTWc_limit = 214179 
CCDLc_limit = 44407 
rwq = 0 
CCDLc_limit_alone = 23106 
WTRc_limit_alone = 45300 
RTWc_limit_alone = 197921 

Commands details: 
total_CMD = 180102 
n_nop = 41975 
Read = 66648 
Write = 0 
L2_Alloc = 0 
L2_WB = 60608 
n_act = 19120 
n_pre = 19104 
n_ref = 0 
n_req = 81800 
total_req = 127256 

Dual Bus Interface Util: 
issued_total_row = 38224 
issued_total_col = 127256 
Row_Bus_Util =  0.212235 
CoL_Bus_Util = 0.706577 
Either_Row_CoL_Bus_Util = 0.766938 
Issued_on_Two_Bus_Simul_Util = 0.151875 
issued_two_Eff = 0.198028 
queue_avg = 52.827579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.8276

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87044, Miss = 64788, Miss_rate = 0.744, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[1]: Access = 87044, Miss = 64803, Miss_rate = 0.744, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[2]: Access = 87044, Miss = 64655, Miss_rate = 0.743, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[3]: Access = 87044, Miss = 64814, Miss_rate = 0.745, Pending_hits = 1278, Reservation_fails = 0
L2_cache_bank[4]: Access = 87044, Miss = 64809, Miss_rate = 0.745, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[5]: Access = 87044, Miss = 64853, Miss_rate = 0.745, Pending_hits = 1228, Reservation_fails = 0
L2_cache_bank[6]: Access = 87044, Miss = 64783, Miss_rate = 0.744, Pending_hits = 1073, Reservation_fails = 0
L2_cache_bank[7]: Access = 87044, Miss = 64690, Miss_rate = 0.743, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[8]: Access = 87044, Miss = 65198, Miss_rate = 0.749, Pending_hits = 925, Reservation_fails = 0
L2_cache_bank[9]: Access = 87044, Miss = 65285, Miss_rate = 0.750, Pending_hits = 970, Reservation_fails = 0
L2_cache_bank[10]: Access = 87044, Miss = 65229, Miss_rate = 0.749, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[11]: Access = 87044, Miss = 65212, Miss_rate = 0.749, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[12]: Access = 87044, Miss = 64824, Miss_rate = 0.745, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[13]: Access = 87044, Miss = 64741, Miss_rate = 0.744, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[14]: Access = 87044, Miss = 65053, Miss_rate = 0.747, Pending_hits = 1236, Reservation_fails = 0
L2_cache_bank[15]: Access = 87044, Miss = 64980, Miss_rate = 0.747, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[16]: Access = 87064, Miss = 64811, Miss_rate = 0.744, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[17]: Access = 87060, Miss = 64841, Miss_rate = 0.745, Pending_hits = 1556, Reservation_fails = 0
L2_cache_bank[18]: Access = 87063, Miss = 64773, Miss_rate = 0.744, Pending_hits = 1308, Reservation_fails = 0
L2_cache_bank[19]: Access = 87060, Miss = 64728, Miss_rate = 0.743, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[20]: Access = 87063, Miss = 64800, Miss_rate = 0.744, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[21]: Access = 87060, Miss = 64915, Miss_rate = 0.746, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[22]: Access = 87064, Miss = 64706, Miss_rate = 0.743, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[23]: Access = 87060, Miss = 64779, Miss_rate = 0.744, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[24]: Access = 87064, Miss = 65128, Miss_rate = 0.748, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[25]: Access = 87060, Miss = 65111, Miss_rate = 0.748, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[26]: Access = 87063, Miss = 65344, Miss_rate = 0.751, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[27]: Access = 87060, Miss = 65270, Miss_rate = 0.750, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[28]: Access = 87063, Miss = 64867, Miss_rate = 0.745, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[29]: Access = 87060, Miss = 64843, Miss_rate = 0.745, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[30]: Access = 87064, Miss = 64970, Miss_rate = 0.746, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[31]: Access = 87060, Miss = 65055, Miss_rate = 0.747, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[32]: Access = 87060, Miss = 64776, Miss_rate = 0.744, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[33]: Access = 87063, Miss = 64759, Miss_rate = 0.744, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[34]: Access = 87060, Miss = 64783, Miss_rate = 0.744, Pending_hits = 1258, Reservation_fails = 0
L2_cache_bank[35]: Access = 87064, Miss = 64741, Miss_rate = 0.744, Pending_hits = 1233, Reservation_fails = 0
L2_cache_bank[36]: Access = 87060, Miss = 64813, Miss_rate = 0.744, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[37]: Access = 87064, Miss = 64845, Miss_rate = 0.745, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[38]: Access = 87060, Miss = 64763, Miss_rate = 0.744, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[39]: Access = 87063, Miss = 64756, Miss_rate = 0.744, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[40]: Access = 87060, Miss = 65395, Miss_rate = 0.751, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[41]: Access = 87063, Miss = 65362, Miss_rate = 0.751, Pending_hits = 990, Reservation_fails = 0
L2_cache_bank[42]: Access = 87060, Miss = 65339, Miss_rate = 0.751, Pending_hits = 1207, Reservation_fails = 0
L2_cache_bank[43]: Access = 87064, Miss = 65272, Miss_rate = 0.750, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[44]: Access = 87060, Miss = 64864, Miss_rate = 0.745, Pending_hits = 1185, Reservation_fails = 0
L2_cache_bank[45]: Access = 87064, Miss = 64794, Miss_rate = 0.744, Pending_hits = 1263, Reservation_fails = 0
L2_cache_bank[46]: Access = 87060, Miss = 64967, Miss_rate = 0.746, Pending_hits = 1193, Reservation_fails = 0
L2_cache_bank[47]: Access = 87063, Miss = 65037, Miss_rate = 0.747, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[48]: Access = 87044, Miss = 64780, Miss_rate = 0.744, Pending_hits = 1113, Reservation_fails = 0
L2_cache_bank[49]: Access = 87044, Miss = 64816, Miss_rate = 0.745, Pending_hits = 1284, Reservation_fails = 0
L2_cache_bank[50]: Access = 87044, Miss = 64745, Miss_rate = 0.744, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[51]: Access = 87044, Miss = 64757, Miss_rate = 0.744, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[52]: Access = 87044, Miss = 64777, Miss_rate = 0.744, Pending_hits = 1268, Reservation_fails = 0
L2_cache_bank[53]: Access = 87044, Miss = 64866, Miss_rate = 0.745, Pending_hits = 1044, Reservation_fails = 0
L2_cache_bank[54]: Access = 87044, Miss = 64733, Miss_rate = 0.744, Pending_hits = 1153, Reservation_fails = 0
L2_cache_bank[55]: Access = 87044, Miss = 64790, Miss_rate = 0.744, Pending_hits = 1116, Reservation_fails = 0
L2_cache_bank[56]: Access = 87044, Miss = 65266, Miss_rate = 0.750, Pending_hits = 1137, Reservation_fails = 0
L2_cache_bank[57]: Access = 87044, Miss = 65325, Miss_rate = 0.750, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[58]: Access = 87044, Miss = 65419, Miss_rate = 0.752, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[59]: Access = 87044, Miss = 65173, Miss_rate = 0.749, Pending_hits = 1289, Reservation_fails = 0
L2_cache_bank[60]: Access = 87044, Miss = 64802, Miss_rate = 0.744, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[61]: Access = 87044, Miss = 64791, Miss_rate = 0.744, Pending_hits = 1319, Reservation_fails = 0
L2_cache_bank[62]: Access = 87044, Miss = 64925, Miss_rate = 0.746, Pending_hits = 1239, Reservation_fails = 0
L2_cache_bank[63]: Access = 87044, Miss = 64955, Miss_rate = 0.746, Pending_hits = 1229, Reservation_fails = 0
L2_total_cache_accesses = 5571384
L2_total_cache_misses = 4155844
L2_total_cache_miss_rate = 0.7459
L2_total_cache_pending_hits = 81346
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1334194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1588200
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 505920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1517760
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3547704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2023680
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.165
L2_cache_fill_port_util = 0.154

icnt_total_pkts_mem_to_simt=5571384
icnt_total_pkts_simt_to_mem=5571384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5571384
Req_Network_cycles = 216123
Req_Network_injected_packets_per_cycle =      25.7788 
Req_Network_conflicts_per_cycle =      27.1524
Req_Network_conflicts_per_cycle_util =      28.4959
Req_Bank_Level_Parallism =      27.0542
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      28.6386
Req_Network_out_buffer_full_per_cycle =       0.2565
Req_Network_out_buffer_avg_util =      53.7121

Reply_Network_injected_packets_num = 5571384
Reply_Network_cycles = 216123
Reply_Network_injected_packets_per_cycle =       25.7788
Reply_Network_conflicts_per_cycle =        8.6868
Reply_Network_conflicts_per_cycle_util =       9.1206
Reply_Bank_Level_Parallism =      27.0662
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1700
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3222
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 31 sec (1171 sec)
gpgpu_simulation_rate = 494481 (inst/sec)
gpgpu_simulation_rate = 184 (cycle/sec)
gpgpu_silicon_slowdown = 6521739x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
IO        : 0.517139
Kernel    : 1162.000000
Copy      : 9.307623
Driver    : 1162.114677
Compute   : 0.005039
CPU/Kernel Overlap: 1162.000000
Timer Wall Time: 1171.945435
GPGPU-Sim: *** exit detected ***
