BEGIN:VCALENDAR
CALSCALE:GREGORIAN
VERSION:2.0
METHOD:PUBLISH
PRODID:explore_courses
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTEND;TZID=America/Los_Angeles:20170111T175000
LAST-MODIFIED:20170109T213832
UID:explore_courses72eaf1b5-99e9-45cf-a290-0e1e5004b9a3
DTSTAMP:20170109T213832
LOCATION:160-314
DESCRIPTION:Seminars by industry professionals in digital IC manufacturing test and silicon debug. Topics include yield and binsplit modeling, defect types and detection, debug hardware, physical analysis, and design for test/debug circuits. Case studies of silicon failures. Prerequisite: basic digital IC design (271 or 371).
STATUS:CONFIRMED
SEQUENCE:0
SUMMARY:EE392T SEM
DTSTART;TZID=America/Los_Angeles:20170111T163000
CREATED:20170109T213832
RRULE:FREQ=WEEKLY;INTERVAL=1;UNTIL=20170317T175000;BYDAY=WE
END:VEVENT
END:VCALENDAR