# Appending project transcript to file "C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/precision.log"
# Info: Activated implementation case_impl_1 in project case.
new_project -name "case" -folder "C:/prj/Example-4-10/case/PrecisionRTL" -createimpl_name "case_impl_1"
# 
# COMMAND: add_input_file ../case1.v
# 
add_input_file ../case1.v
# 
# COMMAND: setup_design -manufacturer Lattice -family LatticeEC -part LFEC20E -speed 3 -package FPBGA672
# 
# Info: Setting up the design to use synthesis library "lattice_ec.syn"
# Info: Setting Part to: "LFEC20E"
# Info: Setting Process to: "3"
# Info: Setting Package to: "FPBGA672"
setup_design -manufacturer Lattice -family LatticeEC -part LFEC20E -speed 3 -package FPBGA672
# 
# COMMAND: compile
# 
# Info: Reading file: 'C:/eda/ispTOOLS5_0/precision/pkgs/psr/techlibs/lattice_ec.syn'.
# Info: hdl-analyze, Release RTLC-Precision 2005a.10
# Info: 1002: Analyzing input file "C:/prj/Example-4-10/case/PrecisionRTL/../case1.v" ...
# Info: Top of Design has been set to: case1.
# Info: Current working directory: 'C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/'.
# Info: RTLC-Driver, Release RTLC-Precision 2005a.10
# Info: Last compiled on May 13 2005 21:07:55
# Info: 4512: Initializing...
# Info: 4504: Partitioning design .... 
# Info: RTLCompiler, Release RTLC-Precision 2005a.10
# Info: Last compiled on May 13 2005 21:12:47
# Info: 4512: Initializing...
# Info: 4522: Root Module case1: Pre-processing... 
# Info: 4523: Root Module case1: Compiling... 
# Info: 4842: Compilation successfully completed.
# Info: 4835: Total CPU time taken for compilation: 0.4 secs.  
# Info: 4856: Total lines of RTL compiled: 15.
# Info: Current working directory: 'C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/'.
# Info: Finished compiling design.
compile
# 
# COMMAND: synthesize
# 
# Info: Current working directory: 'C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/'.
# -- Optimizing design .work.case1.INTERFACE
# Info: report_timing: There are no timing constraints; no timing information available
# Info: report_timing: There are no timing constraints; no timing information available
# Info: report_timing: There are no timing constraints; no timing information available
# Info: Timing information and timing constraints are not present.
# -- Saving the design database in C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/case1.xdb
# Info: Writing file: 'C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/case1.edf'.
# Info: Writing file: 'C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/case1.prf'.
# Info: Finished synthesizing design.
# C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/precision_tech.sdc
synthesize
# 
# COMMAND: view_schematic .work.case1.INTERFACE_XRTL
# 
view_schematic .work.case1.INTERFACE_XRTL
# 
# COMMAND: view_schematic .work.case1.INTERFACE
# 
view_schematic .work.case1.INTERFACE
# 
# COMMAND: view_schematic .work.case1.INTERFACE_XRTL
# 
view_schematic .work.case1.INTERFACE_XRTL
# 
# COMMAND: view_schematic .work.case1.INTERFACE
# 
view_schematic .work.case1.INTERFACE
# 
# COMMAND: save_impl
# 
# Info: Saved implementation file: 'C:/prj/Example-4-10/case/PrecisionRTL/case_temp_1/case_impl_1.psi'.
# Info: Created directory: 'C:/prj/Example-4-10/case/PrecisionRTL/case_impl_1/'.
