TimeQuest Timing Analyzer report for the_project
Mon Oct 17 12:17:56 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1200mV 85C Model Metastability Report
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 0C Model Metastability Report
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast 1200mV 0C Model Metastability Report
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Clock Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; the_project                                       ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : CLOCK_50
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { CLOCK_50 }
+--------------------------------------------------------------------------------+



--------------------------------------
; Slow 1200mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


---------------------------------------
; Slow 1200mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : -3.000
End Point TNS : -26.130
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                          ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : 0.319
Actual Width   : 0.319
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o

Slack          : 0.333
Actual Width   : 0.333
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 0.333
Actual Width   : 0.333
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][0]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][10]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][11]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][16]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][17]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][1]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][2]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][3]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][8]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][9]|clk

Slack          : 0.407
Actual Width   : 0.627
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : 0.407
Actual Width   : 0.627
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : 0.407
Actual Width   : 0.627
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : 0.407
Actual Width   : 0.627
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : 0.408
Actual Width   : 0.628
Required Width : 0.220
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|i

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|i

Slack          : 0.662
Actual Width   : 0.662
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : 0.662
Actual Width   : 0.662
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : 0.662
Actual Width   : 0.662
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : 0.662
Actual Width   : 0.662
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][0]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][10]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][11]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][16]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][17]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][1]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][2]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][3]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][8]|clk

Slack          : 0.664
Actual Width   : 0.664
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][9]|clk

Slack          : 0.667
Actual Width   : 0.667
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 0.667
Actual Width   : 0.667
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk

Slack          : 0.681
Actual Width   : 0.681
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : 2.466
Fall            : 2.814
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : 2.102
Fall            : 2.439
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : 2.466
Fall            : 2.814
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : 1.888
Fall            : 2.256
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : 2.154
Fall            : 2.554
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : 1.222
Fall            : 1.585
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : 1.941
Fall            : 2.288
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : 1.907
Fall            : 2.252
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : 1.759
Fall            : 2.085
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : 1.992
Fall            : 2.378
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : 0.919
Fall            : 1.283
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : 2.156
Fall            : 2.487
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : 1.936
Fall            : 2.294
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : 1.132
Fall            : 1.494
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : 1.520
Fall            : 1.870
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : 1.506
Fall            : 1.865
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : 1.219
Fall            : 1.573
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : 2.224
Fall            : 2.628
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : 2.136
Fall            : 2.534
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : -0.509
Fall            : -0.859
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : -1.642
Fall            : -1.966
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : -1.991
Fall            : -2.325
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : -1.436
Fall            : -1.790
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : -1.692
Fall            : -2.076
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : -0.799
Fall            : -1.148
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : -1.489
Fall            : -1.823
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : -1.457
Fall            : -1.789
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : -1.314
Fall            : -1.628
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : -1.539
Fall            : -1.910
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : -0.509
Fall            : -0.859
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : -1.697
Fall            : -2.015
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : -1.485
Fall            : -1.829
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : -0.707
Fall            : -1.055
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : -1.080
Fall            : -1.417
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : -1.066
Fall            : -1.411
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : -0.791
Fall            : -1.132
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : -1.760
Fall            : -2.147
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : -1.675
Fall            : -2.057
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 13.540
Fall            : 13.230
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 10.309
Fall            : 10.327
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 12.342
Fall            : 12.270
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 13.540
Fall            : 13.230
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 8.733
Fall            : 8.649
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 8.927
Fall            : 8.902
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 11.256
Fall            : 11.364
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 10.186
Fall            : 10.269
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 9.261
Fall            : 9.217
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 8.886
Fall            : 8.840
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 8.182
Fall            : 8.085
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 7.680
Fall            : 7.594
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 8.043
Fall            : 7.948
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 7.717
Fall            : 7.641
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 8.617
Fall            : 8.640
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 9.261
Fall            : 9.217
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 7.924
Fall            : 7.978
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 7.624
Fall            : 7.588
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 7.353
Fall            : 7.287
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 7.670
Fall            : 7.583
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 7.679
Fall            : 7.610
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 7.667
Fall            : 7.580
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 7.695
Fall            : 7.622
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 7.924
Fall            : 7.978
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 10.480
Fall            : 9.990
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 9.140
Fall            : 9.047
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 9.662
Fall            : 9.583
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 10.480
Fall            : 9.990
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 7.877
Fall            : 7.700
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 8.065
Fall            : 7.923
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 8.025
Fall            : 7.918
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 7.907
Fall            : 8.029
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 8.620
Fall            : 8.289
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 8.320
Fall            : 7.979
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 8.620
Fall            : 8.289
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 7.696
Fall            : 7.506
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 7.747
Fall            : 7.496
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 7.249
Fall            : 7.184
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 6.665
Fall            : 6.567
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 6.771
Fall            : 6.882
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 7.830
Fall            : 7.761
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 9.479
Fall            : 9.511
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 11.481
Fall            : 11.430
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 12.587
Fall            : 12.331
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 7.830
Fall            : 7.761
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 8.175
Fall            : 8.092
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 10.482
Fall            : 10.483
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 9.296
Fall            : 9.414
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 6.953
Fall            : 6.885
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 8.148
Fall            : 8.082
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 7.433
Fall            : 7.355
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 6.953
Fall            : 6.885
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 7.296
Fall            : 7.224
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 7.048
Fall            : 7.059
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 7.965
Fall            : 8.079
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 8.597
Fall            : 8.581
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 6.642
Fall            : 6.594
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 6.940
Fall            : 6.884
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 6.642
Fall            : 6.594
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 6.946
Fall            : 6.876
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 6.950
Fall            : 6.898
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 6.995
Fall            : 6.996
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 7.029
Fall            : 7.043
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 7.260
Fall            : 7.341
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 7.140
Fall            : 6.980
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 8.405
Fall            : 8.298
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 8.868
Fall            : 8.794
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 9.740
Fall            : 9.259
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 7.140
Fall            : 6.980
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 7.400
Fall            : 7.233
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 7.424
Fall            : 7.252
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 7.212
Fall            : 7.382
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 6.440
Fall            : 6.342
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 7.915
Fall            : 7.652
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 8.203
Fall            : 7.950
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 7.337
Fall            : 7.162
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 7.368
Fall            : 7.192
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 6.795
Fall            : 6.694
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 6.440
Fall            : 6.342
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 6.538
Fall            : 6.649
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1200mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Slow 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : -3.000
End Point TNS : -26.130
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                           ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 0.328
Actual Width   : 0.328
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o

Slack          : 0.334
Actual Width   : 0.334
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 0.334
Actual Width   : 0.334
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][0]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][1]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][2]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][3]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : 0.339
Actual Width   : 0.339
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][10]|clk

Slack          : 0.339
Actual Width   : 0.339
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][11]|clk

Slack          : 0.339
Actual Width   : 0.339
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][16]|clk

Slack          : 0.339
Actual Width   : 0.339
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][17]|clk

Slack          : 0.339
Actual Width   : 0.339
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][8]|clk

Slack          : 0.339
Actual Width   : 0.339
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][9]|clk

Slack          : 0.402
Actual Width   : 0.620
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : 0.402
Actual Width   : 0.620
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : 0.403
Actual Width   : 0.621
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 0.404
Actual Width   : 0.622
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : 0.404
Actual Width   : 0.622
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : 0.404
Actual Width   : 0.622
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : 0.404
Actual Width   : 0.622
Required Width : 0.218
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|i

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|i

Slack          : 0.660
Actual Width   : 0.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][16]|clk

Slack          : 0.660
Actual Width   : 0.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][17]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][0]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][10]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][11]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][1]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][2]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][3]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][8]|clk

Slack          : 0.661
Actual Width   : 0.661
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][9]|clk

Slack          : 0.662
Actual Width   : 0.662
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : 0.662
Actual Width   : 0.662
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : 0.662
Actual Width   : 0.662
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : 0.662
Actual Width   : 0.662
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : 0.666
Actual Width   : 0.666
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 0.666
Actual Width   : 0.666
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk

Slack          : 0.672
Actual Width   : 0.672
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : 2.192
Fall            : 2.409
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : 1.862
Fall            : 2.066
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : 2.192
Fall            : 2.409
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : 1.662
Fall            : 1.900
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : 1.907
Fall            : 2.164
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : 1.040
Fall            : 1.308
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : 1.711
Fall            : 1.942
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : 1.684
Fall            : 1.910
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : 1.546
Fall            : 1.755
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : 1.758
Fall            : 2.020
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : 0.758
Fall            : 1.038
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : 1.920
Fall            : 2.121
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : 1.704
Fall            : 1.952
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : 0.953
Fall            : 1.219
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : 1.318
Fall            : 1.558
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : 1.297
Fall            : 1.556
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : 1.031
Fall            : 1.290
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : 1.979
Fall            : 2.231
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : 1.890
Fall            : 2.145
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : -0.396
Fall            : -0.663
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : -1.451
Fall            : -1.645
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : -1.768
Fall            : -1.974
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : -1.259
Fall            : -1.486
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : -1.495
Fall            : -1.739
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : -0.665
Fall            : -0.921
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : -1.309
Fall            : -1.529
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : -1.284
Fall            : -1.499
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : -1.151
Fall            : -1.350
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : -1.355
Fall            : -1.605
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : -0.396
Fall            : -0.663
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : -1.512
Fall            : -1.702
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : -1.304
Fall            : -1.540
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : -0.577
Fall            : -0.831
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : -0.928
Fall            : -1.156
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : -0.907
Fall            : -1.153
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : -0.652
Fall            : -0.898
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : -1.564
Fall            : -1.804
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : -1.478
Fall            : -1.721
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 12.474
Fall            : 11.884
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 9.396
Fall            : 9.261
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 11.207
Fall            : 10.965
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 12.474
Fall            : 11.884
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 7.887
Fall            : 7.773
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 8.110
Fall            : 8.000
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 10.202
Fall            : 10.149
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 9.160
Fall            : 9.328
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 8.247
Fall            : 8.264
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 8.032
Fall            : 7.942
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 7.397
Fall            : 7.249
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 6.921
Fall            : 6.809
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 7.261
Fall            : 7.133
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 6.954
Fall            : 6.853
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 7.699
Fall            : 7.683
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 8.247
Fall            : 8.264
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 7.109
Fall            : 7.202
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 6.868
Fall            : 6.803
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 6.614
Fall            : 6.531
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 6.912
Fall            : 6.798
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 6.915
Fall            : 6.823
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 6.904
Fall            : 6.796
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 6.938
Fall            : 6.831
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 7.109
Fall            : 7.202
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 9.457
Fall            : 8.872
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 8.303
Fall            : 8.125
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 8.759
Fall            : 8.613
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 9.457
Fall            : 8.872
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 7.137
Fall            : 6.929
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 7.330
Fall            : 7.133
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 7.289
Fall            : 7.130
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 7.117
Fall            : 7.297
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 7.849
Fall            : 7.454
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 7.563
Fall            : 7.178
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 7.849
Fall            : 7.454
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 7.002
Fall            : 6.762
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 7.049
Fall            : 6.757
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 6.572
Fall            : 6.464
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 6.034
Fall            : 5.913
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 6.094
Fall            : 6.245
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 7.061
Fall            : 6.958
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 8.628
Fall            : 8.508
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 10.411
Fall            : 10.190
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 11.590
Fall            : 11.055
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 7.061
Fall            : 6.958
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 7.394
Fall            : 7.266
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 9.470
Fall            : 9.352
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 8.353
Fall            : 8.556
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 6.255
Fall            : 6.156
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 7.354
Fall            : 7.245
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 6.711
Fall            : 6.577
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 6.255
Fall            : 6.156
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 6.581
Fall            : 6.465
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 6.357
Fall            : 6.316
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 7.111
Fall            : 7.168
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 7.644
Fall            : 7.687
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 5.964
Fall            : 5.893
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 6.241
Fall            : 6.155
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 5.964
Fall            : 5.893
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 6.248
Fall            : 6.147
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 6.250
Fall            : 6.167
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 6.302
Fall            : 6.258
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 6.337
Fall            : 6.301
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 6.504
Fall            : 6.624
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 6.459
Fall            : 6.263
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 7.626
Fall            : 7.434
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 8.027
Fall            : 7.889
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 8.773
Fall            : 8.198
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 6.459
Fall            : 6.263
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 6.722
Fall            : 6.503
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 6.741
Fall            : 6.520
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 6.484
Fall            : 6.707
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 5.815
Fall            : 5.695
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 7.179
Fall            : 6.858
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 7.454
Fall            : 7.124
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 6.657
Fall            : 6.432
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 6.688
Fall            : 6.457
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 6.143
Fall            : 6.010
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 5.815
Fall            : 5.695
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 5.868
Fall            : 6.017
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


--------------------------------------
; Fast 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Fast 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : -3.000
End Point TNS : -26.280
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                           ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][10]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][11]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][8]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][9]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][0]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][16]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][17]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][1]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][2]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][3]|clk

Slack          : -0.052
Actual Width   : -0.052
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o

Slack          : -0.039
Actual Width   : -0.039
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : -0.039
Actual Width   : -0.039
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|i

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|i

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : 0.831
Actual Width   : 1.047
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : 0.832
Actual Width   : 1.048
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : 0.832
Actual Width   : 1.048
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : 0.832
Actual Width   : 1.048
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : 0.832
Actual Width   : 1.048
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : 0.832
Actual Width   : 1.048
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : 0.832
Actual Width   : 1.048
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : 0.832
Actual Width   : 1.048
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : 0.832
Actual Width   : 1.048
Required Width : 0.216
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 1.038
Actual Width   : 1.038
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 1.038
Actual Width   : 1.038
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk

Slack          : 1.052
Actual Width   : 1.052
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o

Slack          : 1.052
Actual Width   : 1.052
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][0]|clk

Slack          : 1.052
Actual Width   : 1.052
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][16]|clk

Slack          : 1.052
Actual Width   : 1.052
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][17]|clk

Slack          : 1.052
Actual Width   : 1.052
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][1]|clk

Slack          : 1.052
Actual Width   : 1.052
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][2]|clk

Slack          : 1.052
Actual Width   : 1.052
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][3]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][10]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][11]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][8]|clk

Slack          : 1.053
Actual Width   : 1.053
Required Width : 0.000
Type           : High Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][9]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : 1.228
Fall            : 1.876
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : 1.035
Fall            : 1.653
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : 1.228
Fall            : 1.876
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : 0.941
Fall            : 1.561
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : 1.074
Fall            : 1.715
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : 0.634
Fall            : 1.200
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : 0.987
Fall            : 1.601
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : 0.979
Fall            : 1.585
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : 0.890
Fall            : 1.478
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : 1.012
Fall            : 1.645
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : 0.487
Fall            : 1.031
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : 1.089
Fall            : 1.710
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : 0.994
Fall            : 1.610
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : 0.552
Fall            : 1.116
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : 0.751
Fall            : 1.337
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : 0.735
Fall            : 1.328
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : 0.583
Fall            : 1.157
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : 1.120
Fall            : 1.768
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : 1.062
Fall            : 1.704
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : -0.280
Fall            : -0.819
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : -0.802
Fall            : -1.411
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : -0.986
Fall            : -1.626
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : -0.711
Fall            : -1.323
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : -0.839
Fall            : -1.471
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : -0.420
Fall            : -0.980
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : -0.759
Fall            : -1.365
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : -0.751
Fall            : -1.349
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : -0.665
Fall            : -1.246
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : -0.784
Fall            : -1.408
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : -0.280
Fall            : -0.819
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : -0.858
Fall            : -1.471
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : -0.766
Fall            : -1.374
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : -0.337
Fall            : -0.896
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : -0.529
Fall            : -1.108
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : -0.513
Fall            : -1.098
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : -0.367
Fall            : -0.934
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : -0.885
Fall            : -1.524
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : -0.829
Fall            : -1.462
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 6.871
Fall            : 7.207
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 5.327
Fall            : 5.549
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 6.575
Fall            : 6.846
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 6.871
Fall            : 7.207
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 4.531
Fall            : 4.618
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 4.602
Fall            : 4.767
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 5.997
Fall            : 6.311
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 5.496
Fall            : 5.293
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 5.086
Fall            : 4.974
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 4.580
Fall            : 4.715
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 4.217
Fall            : 4.285
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 3.970
Fall            : 4.008
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 4.158
Fall            : 4.214
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 3.992
Fall            : 4.034
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 4.672
Fall            : 4.728
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 5.086
Fall            : 4.974
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 4.197
Fall            : 4.114
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 3.930
Fall            : 3.997
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 3.803
Fall            : 3.828
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 3.966
Fall            : 4.003
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 3.961
Fall            : 4.011
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 3.951
Fall            : 3.989
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 3.972
Fall            : 4.020
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 4.197
Fall            : 4.114
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 5.941
Fall            : 5.707
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 4.711
Fall            : 4.856
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 4.990
Fall            : 5.151
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 5.941
Fall            : 5.707
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 4.147
Fall            : 4.121
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 4.262
Fall            : 4.263
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 4.237
Fall            : 4.264
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 4.245
Fall            : 4.227
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 4.470
Fall            : 4.458
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 4.312
Fall            : 4.280
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 4.470
Fall            : 4.458
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 4.073
Fall            : 4.059
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 4.101
Fall            : 4.058
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 3.817
Fall            : 3.839
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 3.551
Fall            : 3.535
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 3.642
Fall            : 3.647
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 4.059
Fall            : 4.165
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 4.891
Fall            : 5.126
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 6.122
Fall            : 6.407
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 6.378
Fall            : 6.736
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 4.059
Fall            : 4.165
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 4.227
Fall            : 4.344
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 5.624
Fall            : 5.853
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 5.033
Fall            : 4.846
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 3.593
Fall            : 3.653
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 4.202
Fall            : 4.333
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 3.829
Fall            : 3.917
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 3.593
Fall            : 3.653
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 3.773
Fall            : 3.855
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 3.645
Fall            : 3.749
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 4.336
Fall            : 4.453
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 4.756
Fall            : 4.648
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 3.439
Fall            : 3.486
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 3.581
Fall            : 3.649
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 3.439
Fall            : 3.486
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 3.590
Fall            : 3.649
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 3.589
Fall            : 3.659
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 3.605
Fall            : 3.700
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 3.631
Fall            : 3.737
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 3.866
Fall            : 3.788
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 3.764
Fall            : 3.763
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 4.336
Fall            : 4.477
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 4.580
Fall            : 4.753
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 5.554
Fall            : 5.338
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 3.764
Fall            : 3.763
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 3.915
Fall            : 3.914
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 3.925
Fall            : 3.926
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 3.891
Fall            : 3.889
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 3.435
Fall            : 3.416
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 4.101
Fall            : 4.115
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 4.254
Fall            : 4.287
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 3.885
Fall            : 3.882
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 3.902
Fall            : 3.905
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 3.592
Fall            : 3.589
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 3.435
Fall            : 3.416
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 3.519
Fall            : 3.526
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : N/A
Hold                : N/A
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -3.000

Clock               :  CLOCK_50
Setup               : N/A
Hold                : N/A
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -3.000

Clock               : Design-wide TNS
Setup               : 0.0
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : -26.28

Clock               :  CLOCK_50
Setup               : N/A
Hold                : N/A
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -26.280
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : 2.466
Fall            : 2.814
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : 2.102
Fall            : 2.439
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : 2.466
Fall            : 2.814
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : 1.888
Fall            : 2.256
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : 2.154
Fall            : 2.554
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : 1.222
Fall            : 1.585
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : 1.941
Fall            : 2.288
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : 1.907
Fall            : 2.252
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : 1.759
Fall            : 2.085
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : 1.992
Fall            : 2.378
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : 0.919
Fall            : 1.283
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : 2.156
Fall            : 2.487
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : 1.936
Fall            : 2.294
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : 1.132
Fall            : 1.494
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : 1.520
Fall            : 1.870
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : 1.506
Fall            : 1.865
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : 1.219
Fall            : 1.573
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : 2.224
Fall            : 2.628
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : 2.136
Fall            : 2.534
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : -0.280
Fall            : -0.663
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : -0.802
Fall            : -1.411
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : -0.986
Fall            : -1.626
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : -0.711
Fall            : -1.323
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : -0.839
Fall            : -1.471
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : -0.420
Fall            : -0.921
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : -0.759
Fall            : -1.365
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : -0.751
Fall            : -1.349
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : -0.665
Fall            : -1.246
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : -0.784
Fall            : -1.408
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : -0.280
Fall            : -0.663
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : -0.858
Fall            : -1.471
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : -0.766
Fall            : -1.374
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : -0.337
Fall            : -0.831
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : -0.529
Fall            : -1.108
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : -0.513
Fall            : -1.098
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : -0.367
Fall            : -0.898
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : -0.885
Fall            : -1.524
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : -0.829
Fall            : -1.462
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 13.540
Fall            : 13.230
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 10.309
Fall            : 10.327
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 12.342
Fall            : 12.270
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 13.540
Fall            : 13.230
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 8.733
Fall            : 8.649
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 8.927
Fall            : 8.902
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 11.256
Fall            : 11.364
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 10.186
Fall            : 10.269
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 9.261
Fall            : 9.217
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 8.886
Fall            : 8.840
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 8.182
Fall            : 8.085
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 7.680
Fall            : 7.594
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 8.043
Fall            : 7.948
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 7.717
Fall            : 7.641
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 8.617
Fall            : 8.640
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 9.261
Fall            : 9.217
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 7.924
Fall            : 7.978
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 7.624
Fall            : 7.588
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 7.353
Fall            : 7.287
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 7.670
Fall            : 7.583
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 7.679
Fall            : 7.610
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 7.667
Fall            : 7.580
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 7.695
Fall            : 7.622
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 7.924
Fall            : 7.978
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 10.480
Fall            : 9.990
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 9.140
Fall            : 9.047
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 9.662
Fall            : 9.583
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 10.480
Fall            : 9.990
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 7.877
Fall            : 7.700
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 8.065
Fall            : 7.923
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 8.025
Fall            : 7.918
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 7.907
Fall            : 8.029
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 8.620
Fall            : 8.289
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 8.320
Fall            : 7.979
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 8.620
Fall            : 8.289
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 7.696
Fall            : 7.506
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 7.747
Fall            : 7.496
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 7.249
Fall            : 7.184
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 6.665
Fall            : 6.567
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 6.771
Fall            : 6.882
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 4.059
Fall            : 4.165
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 4.891
Fall            : 5.126
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 6.122
Fall            : 6.407
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 6.378
Fall            : 6.736
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 4.059
Fall            : 4.165
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 4.227
Fall            : 4.344
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 5.624
Fall            : 5.853
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 5.033
Fall            : 4.846
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 3.593
Fall            : 3.653
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 4.202
Fall            : 4.333
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 3.829
Fall            : 3.917
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 3.593
Fall            : 3.653
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 3.773
Fall            : 3.855
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 3.645
Fall            : 3.749
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 4.336
Fall            : 4.453
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 4.756
Fall            : 4.648
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 3.439
Fall            : 3.486
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 3.581
Fall            : 3.649
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 3.439
Fall            : 3.486
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 3.590
Fall            : 3.649
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 3.589
Fall            : 3.659
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 3.605
Fall            : 3.700
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 3.631
Fall            : 3.737
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 3.866
Fall            : 3.788
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 3.764
Fall            : 3.763
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 4.336
Fall            : 4.477
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 4.580
Fall            : 4.753
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 5.554
Fall            : 5.338
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 3.764
Fall            : 3.763
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 3.915
Fall            : 3.914
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 3.925
Fall            : 3.926
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 3.891
Fall            : 3.889
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 3.435
Fall            : 3.416
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 4.101
Fall            : 4.115
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 4.254
Fall            : 4.287
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 3.885
Fall            : 3.882
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 3.902
Fall            : 3.905
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 3.592
Fall            : 3.589
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 3.435
Fall            : 3.416
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 3.519
Fall            : 3.526
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : HEX0[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_DCLK~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_nCEO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : SW[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : CLOCK_50
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : SW[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[16]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[17]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_ASDO_DATA1~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_FLASH_nCE_nCSO~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_DATA0~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : HEX0[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.09 V
Vol Min at FPGA Pin                  : -0.012 V
Ringback Voltage on Rise at FPGA Pin : 0.232 V
Ringback Voltage on Fall at FPGA Pin : 0.268 V
10-90 Rise Time at FPGA Pin          : 4.75e-09 s
90-10 Fall Time at FPGA Pin          : 3.5e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.09 V
Vol Min at Far-end                   : -0.012 V
Ringback Voltage on Rise at Far-end  : 0.232 V
Ringback Voltage on Fall at Far-end  : 0.268 V
10-90 Rise Time at Far-end           : 4.75e-09 s
90-10 Fall Time at Far-end           : 3.5e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.09 V
Vol Min at FPGA Pin                  : -0.012 V
Ringback Voltage on Rise at FPGA Pin : 0.232 V
Ringback Voltage on Fall at FPGA Pin : 0.268 V
10-90 Rise Time at FPGA Pin          : 4.75e-09 s
90-10 Fall Time at FPGA Pin          : 3.5e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.09 V
Vol Min at Far-end                   : -0.012 V
Ringback Voltage on Rise at Far-end  : 0.232 V
Ringback Voltage on Fall at Far-end  : 0.268 V
10-90 Rise Time at Far-end           : 4.75e-09 s
90-10 Fall Time at Far-end           : 3.5e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.09 V
Vol Min at FPGA Pin                  : -0.012 V
Ringback Voltage on Rise at FPGA Pin : 0.232 V
Ringback Voltage on Fall at FPGA Pin : 0.268 V
10-90 Rise Time at FPGA Pin          : 4.75e-09 s
90-10 Fall Time at FPGA Pin          : 3.5e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.09 V
Vol Min at Far-end                   : -0.012 V
Ringback Voltage on Rise at Far-end  : 0.232 V
Ringback Voltage on Fall at Far-end  : 0.268 V
10-90 Rise Time at Far-end           : 4.75e-09 s
90-10 Fall Time at Far-end           : 3.5e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 2.67e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0485 V
Ringback Voltage on Rise at FPGA Pin : 0.167 V
Ringback Voltage on Fall at FPGA Pin : 0.096 V
10-90 Rise Time at FPGA Pin          : 2.95e-10 s
90-10 Fall Time at FPGA Pin          : 2.73e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 2.67e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0485 V
Ringback Voltage on Rise at Far-end  : 0.167 V
Ringback Voltage on Fall at Far-end  : 0.096 V
10-90 Rise Time at Far-end           : 2.95e-10 s
90-10 Fall Time at Far-end           : 2.73e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.18e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00483 V
Ringback Voltage on Rise at FPGA Pin : 0.152 V
Ringback Voltage on Fall at FPGA Pin : 0.012 V
10-90 Rise Time at FPGA Pin          : 4.81e-10 s
90-10 Fall Time at FPGA Pin          : 6.29e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.18e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00483 V
Ringback Voltage on Rise at Far-end  : 0.152 V
Ringback Voltage on Fall at Far-end  : 0.012 V
10-90 Rise Time at Far-end           : 4.81e-10 s
90-10 Fall Time at Far-end           : 6.29e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : HEX0[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.08 V
Vol Min at FPGA Pin                  : -0.00581 V
Ringback Voltage on Rise at FPGA Pin : 0.138 V
Ringback Voltage on Fall at FPGA Pin : 0.22 V
10-90 Rise Time at FPGA Pin          : 5.55e-09 s
90-10 Fall Time at FPGA Pin          : 4.38e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.08 V
Vol Min at Far-end                   : -0.00581 V
Ringback Voltage on Rise at Far-end  : 0.138 V
Ringback Voltage on Fall at Far-end  : 0.22 V
10-90 Rise Time at Far-end           : 5.55e-09 s
90-10 Fall Time at Far-end           : 4.38e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.08 V
Vol Min at FPGA Pin                  : -0.00581 V
Ringback Voltage on Rise at FPGA Pin : 0.138 V
Ringback Voltage on Fall at FPGA Pin : 0.22 V
10-90 Rise Time at FPGA Pin          : 5.55e-09 s
90-10 Fall Time at FPGA Pin          : 4.38e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.08 V
Vol Min at Far-end                   : -0.00581 V
Ringback Voltage on Rise at Far-end  : 0.138 V
Ringback Voltage on Fall at Far-end  : 0.22 V
10-90 Rise Time at Far-end           : 5.55e-09 s
90-10 Fall Time at Far-end           : 4.38e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX5[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.08 V
Vol Min at FPGA Pin                  : -0.00581 V
Ringback Voltage on Rise at FPGA Pin : 0.138 V
Ringback Voltage on Fall at FPGA Pin : 0.22 V
10-90 Rise Time at FPGA Pin          : 5.55e-09 s
90-10 Fall Time at FPGA Pin          : 4.38e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.08 V
Vol Min at Far-end                   : -0.00581 V
Ringback Voltage on Rise at Far-end  : 0.138 V
Ringback Voltage on Fall at Far-end  : 0.22 V
10-90 Rise Time at Far-end           : 5.55e-09 s
90-10 Fall Time at Far-end           : 4.38e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX6[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.75e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.0109 V
Ringback Voltage on Rise at FPGA Pin : 0.084 V
Ringback Voltage on Fall at FPGA Pin : 0.027 V
10-90 Rise Time at FPGA Pin          : 4.31e-10 s
90-10 Fall Time at FPGA Pin          : 3.61e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.75e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.0109 V
Ringback Voltage on Rise at Far-end  : 0.084 V
Ringback Voltage on Fall at Far-end  : 0.027 V
10-90 Rise Time at Far-end           : 4.31e-10 s
90-10 Fall Time at Far-end           : 3.61e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.15e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00712 V
Ringback Voltage on Rise at FPGA Pin : 0.093 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 6.21e-10 s
90-10 Fall Time at FPGA Pin          : 7.9e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.15e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00712 V
Ringback Voltage on Rise at Far-end  : 0.093 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 6.21e-10 s
90-10 Fall Time at Far-end           : 7.9e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : HEX0[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.48 V
Vol Min at FPGA Pin                  : -0.0173 V
Ringback Voltage on Rise at FPGA Pin : 0.356 V
Ringback Voltage on Fall at FPGA Pin : 0.324 V
10-90 Rise Time at FPGA Pin          : 3.89e-09 s
90-10 Fall Time at FPGA Pin          : 3.06e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.48 V
Vol Min at Far-end                   : -0.0173 V
Ringback Voltage on Rise at Far-end  : 0.356 V
Ringback Voltage on Fall at Far-end  : 0.324 V
10-90 Rise Time at Far-end           : 3.89e-09 s
90-10 Fall Time at Far-end           : 3.06e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.48 V
Vol Min at FPGA Pin                  : -0.0173 V
Ringback Voltage on Rise at FPGA Pin : 0.356 V
Ringback Voltage on Fall at FPGA Pin : 0.324 V
10-90 Rise Time at FPGA Pin          : 3.89e-09 s
90-10 Fall Time at FPGA Pin          : 3.06e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.48 V
Vol Min at Far-end                   : -0.0173 V
Ringback Voltage on Rise at Far-end  : 0.356 V
Ringback Voltage on Fall at Far-end  : 0.324 V
10-90 Rise Time at Far-end           : 3.89e-09 s
90-10 Fall Time at Far-end           : 3.06e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.48 V
Vol Min at FPGA Pin                  : -0.0173 V
Ringback Voltage on Rise at FPGA Pin : 0.356 V
Ringback Voltage on Fall at FPGA Pin : 0.324 V
10-90 Rise Time at FPGA Pin          : 3.89e-09 s
90-10 Fall Time at FPGA Pin          : 3.06e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.48 V
Vol Min at Far-end                   : -0.0173 V
Ringback Voltage on Rise at Far-end  : 0.356 V
Ringback Voltage on Fall at Far-end  : 0.324 V
10-90 Rise Time at Far-end           : 3.89e-09 s
90-10 Fall Time at Far-end           : 3.06e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.22e-08 V
Voh Max at FPGA Pin                  : 2.74 V
Vol Min at FPGA Pin                  : -0.06 V
Ringback Voltage on Rise at FPGA Pin : 0.158 V
Ringback Voltage on Fall at FPGA Pin : 0.08 V
10-90 Rise Time at FPGA Pin          : 2.68e-10 s
90-10 Fall Time at FPGA Pin          : 2.19e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.22e-08 V
Voh Max at Far-end                   : 2.74 V
Vol Min at Far-end                   : -0.06 V
Ringback Voltage on Rise at Far-end  : 0.158 V
Ringback Voltage on Fall at Far-end  : 0.08 V
10-90 Rise Time at Far-end           : 2.68e-10 s
90-10 Fall Time at Far-end           : 2.19e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 3.54e-08 V
Voh Max at FPGA Pin                  : 2.7 V
Vol Min at FPGA Pin                  : -0.00943 V
Ringback Voltage on Rise at FPGA Pin : 0.276 V
Ringback Voltage on Fall at FPGA Pin : 0.035 V
10-90 Rise Time at FPGA Pin          : 3.19e-10 s
90-10 Fall Time at FPGA Pin          : 4.99e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 3.54e-08 V
Voh Max at Far-end                   : 2.7 V
Vol Min at Far-end                   : -0.00943 V
Ringback Voltage on Rise at Far-end  : 0.276 V
Ringback Voltage on Fall at Far-end  : 0.035 V
10-90 Rise Time at Far-end           : 3.19e-10 s
90-10 Fall Time at Far-end           : 4.99e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths                                                            ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 18
Hold     : 18

Property : Unconstrained Input Port Paths
Setup    : 18
Hold     : 18

Property : Unconstrained Output Ports
Setup    : 35
Hold     : 35

Property : Unconstrained Output Port Paths
Setup    : 124
Hold     : 124
+--------------------------------------------------------------------------------+



+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Oct 17 12:17:53 2016
Info: Command: quartus_sta the_project -c the_project
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'the_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.130 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.130 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.280 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 426 megabytes
    Info: Processing ended: Mon Oct 17 12:17:56 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


