19:47:00 INFO  : Registering command handlers for SDK TCF services
19:47:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\lab07a\lab07a.sdk\temp_xsdb_launch_script.tcl
19:47:05 INFO  : XSCT server has started successfully.
19:47:06 INFO  : Successfully done setting XSCT server connection channel  
19:47:06 INFO  : Successfully done setting SDK workspace  
19:47:06 INFO  : Processing command line option -hwspec C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper.hdf.
19:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
19:59:40 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:00:59 INFO  : 'fpga -state' command is executed.
20:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:59 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:00:59 INFO  : 'jtag frequency' command is executed.
20:00:59 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:59 INFO  : Context for 'APU' is selected.
20:00:59 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:59 INFO  : Context for 'APU' is selected.
20:00:59 INFO  : 'stop' command is executed.
20:01:01 INFO  : 'ps7_init' command is executed.
20:01:01 INFO  : 'ps7_post_config' command is executed.
20:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:01 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:01 INFO  : Memory regions updated for context APU
20:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:02 INFO  : 'con' command is executed.
20:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

20:01:02 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
20:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:08:46 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:08:54 INFO  : Disconnected from the channel tcfchan#1.
20:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:08:56 INFO  : 'fpga -state' command is executed.
20:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:56 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:08:56 INFO  : 'jtag frequency' command is executed.
20:08:56 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:56 INFO  : Context for 'APU' is selected.
20:09:00 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:01 INFO  : Context for 'APU' is selected.
20:09:01 INFO  : 'stop' command is executed.
20:09:02 INFO  : 'ps7_init' command is executed.
20:09:02 INFO  : 'ps7_post_config' command is executed.
20:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:02 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:02 INFO  : Memory regions updated for context APU
20:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:03 INFO  : 'con' command is executed.
20:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

20:09:03 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
20:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:09:57 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:10:03 INFO  : Disconnected from the channel tcfchan#2.
20:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:10:04 INFO  : 'fpga -state' command is executed.
20:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:05 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:10:05 INFO  : 'jtag frequency' command is executed.
20:10:05 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:05 INFO  : Context for 'APU' is selected.
20:10:10 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:10:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:11 INFO  : Context for 'APU' is selected.
20:10:11 INFO  : 'stop' command is executed.
20:10:14 INFO  : 'ps7_init' command is executed.
20:10:14 INFO  : 'ps7_post_config' command is executed.
20:10:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:17 ERROR : Memory write error at 0x100000. AP transaction timeout
20:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
----------------End of Script----------------

20:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:10:32 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:10:40 INFO  : 'fpga -state' command is executed.
20:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:59 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:10:59 INFO  : 'jtag frequency' command is executed.
20:10:59 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:00 INFO  : Context for 'APU' is selected.
20:11:00 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:00 INFO  : Context for 'APU' is selected.
20:11:00 INFO  : 'stop' command is executed.
20:11:01 INFO  : 'ps7_init' command is executed.
20:11:01 INFO  : 'ps7_post_config' command is executed.
20:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:02 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:02 INFO  : Memory regions updated for context APU
20:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:03 INFO  : 'con' command is executed.
20:11:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

20:11:03 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
20:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:18:29 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:35 INFO  : Disconnected from the channel tcfchan#3.
20:18:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:18:40 INFO  : 'fpga -state' command is executed.
20:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:59 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:18:59 INFO  : 'jtag frequency' command is executed.
20:18:59 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:59 INFO  : Context for 'APU' is selected.
20:19:06 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:06 INFO  : Context for 'APU' is selected.
20:19:07 INFO  : 'stop' command is executed.
20:19:10 INFO  : 'ps7_init' command is executed.
20:19:10 INFO  : 'ps7_post_config' command is executed.
20:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:13 ERROR : Memory write error at 0x100000. AP transaction timeout
20:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
----------------End of Script----------------

20:19:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:19:40 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:19:50 INFO  : 'fpga -state' command is executed.
20:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:11 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:20:11 INFO  : 'jtag frequency' command is executed.
20:20:11 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:11 INFO  : Context for 'APU' is selected.
20:20:11 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:11 INFO  : Context for 'APU' is selected.
20:20:12 INFO  : 'stop' command is executed.
20:20:14 INFO  : 'ps7_init' command is executed.
20:20:14 INFO  : 'ps7_post_config' command is executed.
20:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:16 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:16 INFO  : Memory regions updated for context APU
20:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:17 INFO  : 'con' command is executed.
20:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

20:20:17 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
20:23:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:23:48 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:23:55 INFO  : Disconnected from the channel tcfchan#4.
20:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:24:00 INFO  : 'fpga -state' command is executed.
20:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:21 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:24:21 INFO  : 'jtag frequency' command is executed.
20:24:21 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:21 INFO  : Context for 'APU' is selected.
20:24:30 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:31 INFO  : Context for 'APU' is selected.
20:24:31 INFO  : 'stop' command is executed.
20:24:33 INFO  : 'ps7_init' command is executed.
20:24:33 INFO  : 'ps7_post_config' command is executed.
20:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:35 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:35 INFO  : Memory regions updated for context APU
20:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:36 INFO  : 'con' command is executed.
20:24:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

20:24:36 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
20:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:27:57 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:28:05 INFO  : Disconnected from the channel tcfchan#5.
20:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:28:11 INFO  : 'fpga -state' command is executed.
20:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:32 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:28:32 INFO  : 'jtag frequency' command is executed.
20:28:32 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:32 INFO  : Context for 'APU' is selected.
20:28:42 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:43 INFO  : Context for 'APU' is selected.
20:28:44 INFO  : 'stop' command is executed.
20:28:48 INFO  : 'ps7_init' command is executed.
20:28:49 INFO  : 'ps7_post_config' command is executed.
20:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:51 ERROR : Memory write error at 0x100000. AP transaction timeout
20:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
----------------End of Script----------------

20:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:22 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' is cancelled.
20:30:42 INFO  : Issued abort command to xsdb.
20:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:33:19 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:38:55 INFO  : 'fpga -state' command is executed.
20:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:52 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:42:09 INFO  : 'jtag frequency' command is executed.
20:43:07 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:23 INFO  : Context for 'APU' is selected.
20:43:55 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:39 INFO  : Context for 'APU' is selected.
20:44:40 INFO  : 'stop' command is executed.
20:45:32 INFO  : 'ps7_init' command is executed.
20:45:32 INFO  : 'ps7_post_config' command is executed.
20:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:42 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:16 INFO  : Memory regions updated for context APU
20:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:04 INFO  : 'con' command is executed.
20:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

20:49:04 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
20:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:38:26 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:34 INFO  : Disconnected from the channel tcfchan#6.
20:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:38:40 INFO  : 'fpga -state' command is executed.
20:38:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:41 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:38:41 INFO  : 'jtag frequency' command is executed.
20:38:41 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:41 INFO  : Context for 'APU' is selected.
20:38:46 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:47 INFO  : Context for 'APU' is selected.
20:38:47 INFO  : 'stop' command is executed.
20:38:48 INFO  : 'ps7_init' command is executed.
20:38:48 INFO  : 'ps7_post_config' command is executed.
20:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:48 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:49 INFO  : Memory regions updated for context APU
20:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:50 INFO  : 'con' command is executed.
20:38:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

20:38:50 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
20:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:40:38 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:52 INFO  : Disconnected from the channel tcfchan#7.
20:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:41:05 INFO  : 'fpga -state' command is executed.
20:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:28 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:41:29 INFO  : 'jtag frequency' command is executed.
20:41:29 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:30 INFO  : Context for 'APU' is selected.
20:41:36 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:37 INFO  : Context for 'APU' is selected.
20:41:37 INFO  : 'stop' command is executed.
20:41:38 INFO  : 'ps7_init' command is executed.
20:41:38 INFO  : 'ps7_post_config' command is executed.
20:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:39 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:40 INFO  : Memory regions updated for context APU
20:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:40 INFO  : 'con' command is executed.
20:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

20:41:40 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
20:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:49:50 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:49:57 INFO  : Disconnected from the channel tcfchan#8.
20:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
20:50:08 INFO  : 'fpga -state' command is executed.
20:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:31 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
20:50:32 INFO  : 'jtag frequency' command is executed.
20:50:32 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:33 INFO  : Context for 'APU' is selected.
20:50:40 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:40 INFO  : Context for 'APU' is selected.
20:50:40 INFO  : 'stop' command is executed.
20:50:43 INFO  : 'ps7_init' command is executed.
20:50:43 INFO  : 'ps7_post_config' command is executed.
20:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:46 ERROR : Memory write error at 0x100000. AP transaction timeout
20:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
----------------End of Script----------------

20:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:33 INFO  : Registering command handlers for SDK TCF services
21:26:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\lab07a\lab07a.sdk\temp_xsdb_launch_script.tcl
21:26:40 INFO  : XSCT server has started successfully.
21:26:41 INFO  : Successfully done setting XSCT server connection channel  
21:26:41 INFO  : Successfully done setting SDK workspace  
21:26:41 INFO  : Processing command line option -hwspec C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper.hdf.
21:26:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:31:28 INFO  : Registering command handlers for SDK TCF services
21:31:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\lab07a\lab07a.sdk\temp_xsdb_launch_script.tcl
21:31:35 INFO  : XSCT server has started successfully.
21:31:35 INFO  : Successfully done setting XSCT server connection channel  
21:31:35 INFO  : Successfully done setting SDK workspace  
21:31:35 INFO  : Processing command line option -hwspec C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper.hdf.
21:31:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:24 ERROR : no targets found with "jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Running)
  4  xc7z010
21:33:05 INFO  : Registering command handlers for SDK TCF services
21:33:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\lab07a\lab07a.sdk\temp_xsdb_launch_script.tcl
21:33:11 INFO  : XSCT server has started successfully.
21:33:12 INFO  : Successfully done setting XSCT server connection channel  
21:33:12 INFO  : Successfully done setting SDK workspace  
21:33:12 INFO  : Processing command line option -hwspec C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper.hdf.
21:33:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
21:39:14 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:40:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
21:40:12 INFO  : 'fpga -state' command is executed.
21:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:31 INFO  : Jtag cable 'Digilent Zybo 210279759083A' is selected.
21:40:31 INFO  : 'jtag frequency' command is executed.
21:40:31 INFO  : Sourcing of 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:31 INFO  : Context for 'APU' is selected.
21:40:31 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:31 INFO  : Context for 'APU' is selected.
21:40:31 INFO  : 'stop' command is executed.
21:40:32 INFO  : 'ps7_init' command is executed.
21:40:32 INFO  : 'ps7_post_config' command is executed.
21:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:32 INFO  : The application 'C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
loadhw -hw C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
dow C:/Zynq_Book/lab07a/lab07a.sdk/fir_digital_filter/Debug/fir_digital_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:32 INFO  : Memory regions updated for context APU
21:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:33 INFO  : 'con' command is executed.
21:40:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759083A"} -index 0
con
----------------End of Script----------------

21:40:33 INFO  : Launch script is exported to file 'C:\Zynq_Book\lab07a\lab07a.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_digital_filter.elf_on_local.tcl'
22:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759083A" && level==0} -index 1' command is executed.
22:50:20 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/lab07a/lab07a.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
