// Seed: 4199215734
module module_0 ();
  logic id_1 = 1'b0;
  wire \id_2 ;
  wire [1 : 1] id_3;
  logic id_4 = -1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  module_0 modCall_1 ();
  logic [-1 : 1 'b0] id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout tri id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1;
endmodule
