{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653502107256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653502107310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 03:08:26 2022 " "Processing started: Thu May 26 03:08:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653502107310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502107310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg7 -c top_seg7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg7 -c top_seg7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502107310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653502113761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653502113761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file top_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg7 " "Found entity 1: top_seg7" {  } { { "top_seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/top_seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502148794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502148805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502148817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148817 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(9) " "Verilog HDL information at clk_dll.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/FPGA/seg_test/clk_dll.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653502148828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/FPGA/seg_test/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502148829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg7 " "Elaborating entity \"top_seg7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653502148936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:u0 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:u0\"" {  } { { "top_seg7.v" "u0" { Text "D:/main/digital_design/FPGA/seg_test/top_seg7.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502148941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(19) " "Verilog HDL assignment warning at clk_dll.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/FPGA/seg_test/clk_dll.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653502148943 "|top_seg7|clk_dll:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u1 " "Elaborating entity \"counter\" for hierarchy \"counter:u1\"" {  } { { "top_seg7.v" "u1" { Text "D:/main/digital_design/FPGA/seg_test/top_seg7.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502148946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt4.v(21) " "Verilog HDL assignment warning at cnt4.v(21): truncated value with size 32 to match size of target (4)" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653502148946 "|top_seg7|counter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u2 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u2\"" {  } { { "top_seg7.v" "u2" { Text "D:/main/digital_design/FPGA/seg_test/top_seg7.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502148949 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7.v(10) " "Verilog HDL Case Statement warning at seg7.v(10): incomplete case statement has no default case item" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653502148951 "|top_seg7|seg7:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg seg7.v(8) " "Verilog HDL Always Construct warning at seg7.v(8): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653502148951 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] seg7.v(8) " "Inferred latch for \"seg\[0\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148951 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] seg7.v(8) " "Inferred latch for \"seg\[1\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148951 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] seg7.v(8) " "Inferred latch for \"seg\[2\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148951 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] seg7.v(8) " "Inferred latch for \"seg\[3\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148951 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] seg7.v(8) " "Inferred latch for \"seg\[4\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148951 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] seg7.v(8) " "Inferred latch for \"seg\[5\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148952 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] seg7.v(8) " "Inferred latch for \"seg\[6\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502148952 "|top_seg7|seg7:u2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[0\] " "Latch seg7:u2\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:u1\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:u1\|q\[1\]" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653502150150 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653502150150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[1\] " "Latch seg7:u2\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:u1\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter:u1\|q\[2\]" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653502150150 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653502150150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[2\] " "Latch seg7:u2\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:u1\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter:u1\|q\[2\]" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653502150150 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653502150150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[3\] " "Latch seg7:u2\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:u1\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:u1\|q\[1\]" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653502150151 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653502150151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[4\] " "Latch seg7:u2\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:u1\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter:u1\|q\[2\]" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653502150151 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653502150151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[5\] " "Latch seg7:u2\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:u1\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:u1\|q\[1\]" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653502150151 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653502150151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[6\] " "Latch seg7:u2\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:u1\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:u1\|q\[1\]" {  } { { "cnt4.v" "" { Text "D:/main/digital_design/FPGA/seg_test/cnt4.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653502150151 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/FPGA/seg_test/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653502150151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653502150390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/main/digital_design/FPGA/seg_test/output_files/top_seg7.map.smsg " "Generated suppressed messages file D:/main/digital_design/FPGA/seg_test/output_files/top_seg7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502150969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653502151155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502151155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653502151217 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653502151217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653502151217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653502151217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653502151251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 03:09:11 2022 " "Processing ended: Thu May 26 03:09:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653502151251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653502151251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653502151251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502151251 ""}
