Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Reading design: Profibus_Handler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Profibus_Handler.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Profibus_Handler"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Profibus_Handler
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Profibus_Handler\VHDL_Implementation\Profibus_Handler\Profibus_Handler.vhd" into library work
Parsing entity <Profibus_Handler>.
Parsing architecture <Behavioral> of entity <profibus_handler>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Profibus_Handler> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Profibus_Handler>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Profibus_Handler\VHDL_Implementation\Profibus_Handler\Profibus_Handler.vhd".
        baud_rate = 19200
        master_adress = "00000001"
        max_Tdsr = 850
        slave_adress = "00000010"
        slave_PDU_size_in = 16
        slave_PDU_size_out = 16
WARNING:Xst:647 - Input <FCS_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'PDU_RAM_en_s', unconnected in block 'Profibus_Handler', is tied to its initial value (1).
    Found 8-bit register for signal <RAMin<1>>.
    Found 8-bit register for signal <RAMout<0>>.
    Found 8-bit register for signal <RAMout<1>>.
    Found 8-bit register for signal <RAMout<2>>.
    Found 8-bit register for signal <RAMout<3>>.
    Found 8-bit register for signal <RAMout<4>>.
    Found 8-bit register for signal <RAMout<5>>.
    Found 8-bit register for signal <RAMout<6>>.
    Found 8-bit register for signal <RAMout<7>>.
    Found 8-bit register for signal <RAMin<0>>.
    Found 2-bit register for signal <RAM_in_p.counter>.
    Found 5-bit register for signal <state>.
    Found 32-bit register for signal <FSM_process.timer>.
    Found 1-bit register for signal <detect_old>.
    Found 8-bit register for signal <PDU_s>.
    Found 8-bit register for signal <PDU_count_s>.
    Found 16-bit register for signal <output_bus>.
    Found 1-bit register for signal <FSM_process.timeout>.
    Found 8-bit register for signal <type_s>.
    Found 8-bit register for signal <DA_s>.
    Found 8-bit register for signal <SA_s>.
    Found 8-bit register for signal <FC_s>.
    Found 1-bit register for signal <send_telegram>.
    Found 8-bit register for signal <LE_s>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 95                                             |
    | Inputs             | 20                                             |
    | Outputs            | 22                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <RAM_in_p.counter[1]_GND_4_o_add_2_OUT> created at line 87.
    Found 32-bit adder for signal <FSM_process.timer[31]_GND_4_o_add_1039_OUT> created at line 128.
    Found 8-bit 3-to-1 multiplexer for signal <RAM_in_p.counter[1]_RAMin[3][7]_wide_mux_1_OUT> created at line 85.
    Found 2-bit comparator greater for signal <RAM_in_p.counter[1]_PWR_4_o_LessThan_1_o> created at line 84
    Found 32-bit comparator greater for signal <FSM_process.timer[31]_GND_4_o_LessThan_1039_o> created at line 125
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 189 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Profibus_Handler> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 1
# Registers                                            : 23
 1-bit register                                        : 3
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 17
# Comparators                                          : 2
 2-bit comparator greater                              : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <LE_s_7> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LE_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LE_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FC_s_7> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FC_s_1> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_5> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_3> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_2> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_0> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_7> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_5> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_3> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_2> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_1> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_5> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_3> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_2> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_1> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_7> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_5> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_3> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_2> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Profibus_Handler>.
The following registers are absorbed into counter <RAM_in_p.counter>: 1 register on signal <RAM_in_p.counter>.
Unit <Profibus_Handler> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 187
 Flip-Flops                                            : 187
# Comparators                                          : 2
 2-bit comparator greater                              : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <LE_s_7> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LE_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LE_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FC_s_7> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FC_s_1> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_5> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_3> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_2> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SA_s_1> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_5> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_3> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_2> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DA_s_0> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_7> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_5> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_3> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_2> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_s_1> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_7> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_6> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_5> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_4> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_3> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_count_s_2> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:5]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00000
 is_0     | 00001
 is_1     | 00010
 is_2     | 00011
 diag_0   | 00100
 diag_1   | 00101
 diag     | 00110
 param_0  | 00111
 param_1  | 01000
 param    | 01001
 conf_0   | 01010
 conf_1   | 01011
 conf     | 01100
 dxchgs_0 | 01101
 dxchgs_1 | 01110
 dxchgs   | 01111
 dxchgr_0 | 10000
 dxchgr   | 10001
----------------------
WARNING:Xst:1426 - The value init of the FF/Latch DA_s_1 hinder the constant cleaning in the block Profibus_Handler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch SA_s_0 hinder the constant cleaning in the block Profibus_Handler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch FC_s_6 hinder the constant cleaning in the block Profibus_Handler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch FC_s_3 hinder the constant cleaning in the block Profibus_Handler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch FC_s_0 hinder the constant cleaning in the block Profibus_Handler.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <type_s_0> in Unit <Profibus_Handler> is equivalent to the following 3 FFs/Latches, which will be removed : <DA_s_7> <SA_s_7> <FC_s_2> 
INFO:Xst:2261 - The FF/Latch <LE_s_0> in Unit <Profibus_Handler> is equivalent to the following FF/Latch, which will be removed : <LE_s_2> 
INFO:Xst:2261 - The FF/Latch <DA_s_1> in Unit <Profibus_Handler> is equivalent to the following 4 FFs/Latches, which will be removed : <SA_s_0> <FC_s_0> <FC_s_3> <FC_s_6> 

Optimizing unit <Profibus_Handler> ...
WARNING:Xst:1293 - FF/Latch <PDU_count_s_1> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_23> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_24> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_25> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_26> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_27> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_28> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_29> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_30> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_process.timer_31> has a constant value of 0 in block <Profibus_Handler>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Profibus_Handler, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Profibus_Handler.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 216
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 12
#      LUT3                        : 21
#      LUT4                        : 47
#      LUT5                        : 16
#      LUT6                        : 39
#      MUXCY                       : 29
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 146
#      FDC                         : 47
#      FDCE                        : 64
#      FDE                         : 35
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 150
#      IBUF                        : 76
#      OBUF                        : 74

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             146  out of  54576     0%  
 Number of Slice LUTs:                  161  out of  27288     0%  
    Number used as Logic:               161  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    249
   Number with an unused Flip Flop:     103  out of    249    41%  
   Number with an unused LUT:            88  out of    249    35%  
   Number of fully used LUT-FF pairs:    58  out of    249    23%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                         159
 Number of bonded IOBs:                 151  out of    218    69%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 146   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.286ns (Maximum Frequency: 189.166MHz)
   Minimum input arrival time before clock: 7.005ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.286ns (frequency: 189.166MHz)
  Total number of paths / destination ports: 2171 / 82
-------------------------------------------------------------------------
Delay:               5.286ns (Levels of Logic = 5)
  Source:            RAMout_3_7 (FF)
  Destination:       state_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RAMout_3_7 to state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.808  RAMout_3_7 (RAMout_3_7)
     LUT3:I0->O            1   0.205   0.580  GND_4_o_RAMout[3][7]_equal_1111_o<7>_SW0 (N13)
     LUT6:I5->O            2   0.205   0.961  GND_4_o_RAMout[3][7]_equal_1111_o<7> (GND_4_o_RAMout[3][7]_equal_1111_o)
     LUT6:I1->O            4   0.203   0.684  state_FSM_FFd2-In33 (state_FSM_FFd2-In33)
     LUT6:I5->O            1   0.205   0.684  state_FSM_FFd3-In5 (state_FSM_FFd3-In6)
     LUT6:I4->O            1   0.203   0.000  state_FSM_FFd3-In6 (state_FSM_FFd3-In)
     FDC:D                     0.102          state_FSM_FFd3
    ----------------------------------------
    Total                      5.286ns (1.570ns logic, 3.716ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1126 / 319
-------------------------------------------------------------------------
Offset:              7.005ns (Levels of Logic = 7)
  Source:            SA_r<6> (PAD)
  Destination:       state_FSM_FFd5 (FF)
  Destination Clock: clk rising

  Data Path: SA_r<6> to state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  SA_r_6_IBUF (SA_r_6_IBUF)
     LUT5:I0->O            3   0.203   0.651  GND_4_o_SA_r[7]_equal_1047_o<7>11 (GND_4_o_SA_r[7]_equal_1047_o<7>1)
     LUT4:I3->O            1   0.205   0.808  PWR_4_o_SA_r[7]_equal_1106_o<7>1 (PWR_4_o_SA_r[7]_equal_1106_o)
     LUT4:I1->O            1   0.205   0.808  state_FSM_FFd5-In5 (state_FSM_FFd5-In8)
     LUT6:I3->O            1   0.205   0.684  state_FSM_FFd5-In6 (state_FSM_FFd5-In9)
     LUT5:I3->O            1   0.203   0.580  state_FSM_FFd5-In8 (state_FSM_FFd5-In11)
     LUT6:I5->O            1   0.205   0.000  state_FSM_FFd5-In12 (state_FSM_FFd5-In)
     FDC:D                     0.102          state_FSM_FFd5
    ----------------------------------------
    Total                      7.005ns (2.550ns logic, 4.455ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            DA_s_1 (FF)
  Destination:       DA_s<1> (PAD)
  Source Clock:      clk rising

  Data Path: DA_s_1 to DA_s<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.714  DA_s_1 (DA_s_1)
     OBUF:I->O                 2.571          DA_s_1_OBUF (DA_s<1>)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.286|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.36 secs
 
--> 

Total memory usage is 4502000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   77 (   0 filtered)
Number of infos    :    3 (   0 filtered)

