Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:55:56 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.543     -256.607                     98                  523        0.175        0.000                      0                  523        3.000        0.000                       0                   319  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.543     -256.607                     98                  523        0.175        0.000                      0                  523        3.000        0.000                       0                   319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           98  Failing Endpoints,  Worst Slack       -6.543ns,  Total Violation     -256.607ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.543ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.568ns  (logic 8.839ns (65.146%)  route 4.729ns (34.854%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.284 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.618 r  mult0/out_carry__0/O[1]
                         net (fo=2, routed)           0.322    12.940    fsm0/out__3[4]
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.243 r  fsm0/out_carry__4_i_3/O
                         net (fo=1, routed)           0.338    13.581    add1/add1_left[21]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.101 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.101    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.218 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    add1/out_carry__5_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.541 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.541    BWrite00/add1_out[29]
    SLICE_X34Y63         FDRE                                         r  BWrite00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y63         FDRE                                         r  BWrite00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                 -6.543    

Slack (VIOLATED) :        -6.535ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.560ns  (logic 8.831ns (65.125%)  route 4.729ns (34.875%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.284 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.618 r  mult0/out_carry__0/O[1]
                         net (fo=2, routed)           0.322    12.940    fsm0/out__3[4]
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.243 r  fsm0/out_carry__4_i_3/O
                         net (fo=1, routed)           0.338    13.581    add1/add1_left[21]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.101 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.101    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.218 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    add1/out_carry__5_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.533 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.533    BWrite00/add1_out[31]
    SLICE_X34Y63         FDRE                                         r  BWrite00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y63         FDRE                                         r  BWrite00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                 -6.535    

Slack (VIOLATED) :        -6.459ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 8.755ns (64.929%)  route 4.729ns (35.071%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.284 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.618 r  mult0/out_carry__0/O[1]
                         net (fo=2, routed)           0.322    12.940    fsm0/out__3[4]
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.243 r  fsm0/out_carry__4_i_3/O
                         net (fo=1, routed)           0.338    13.581    add1/add1_left[21]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.101 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.101    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.218 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    add1/out_carry__5_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.457 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.457    BWrite00/add1_out[30]
    SLICE_X34Y63         FDRE                                         r  BWrite00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y63         FDRE                                         r  BWrite00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                 -6.459    

Slack (VIOLATED) :        -6.439ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.464ns  (logic 8.735ns (64.877%)  route 4.729ns (35.123%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.284 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.618 r  mult0/out_carry__0/O[1]
                         net (fo=2, routed)           0.322    12.940    fsm0/out__3[4]
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.243 r  fsm0/out_carry__4_i_3/O
                         net (fo=1, routed)           0.338    13.581    add1/add1_left[21]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.101 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.101    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.218 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    add1/out_carry__5_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.437 r  add1/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.437    BWrite00/add1_out[28]
    SLICE_X34Y63         FDRE                                         r  BWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y63         FDRE                                         r  BWrite00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                 -6.439    

Slack (VIOLATED) :        -6.426ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.451ns  (logic 8.722ns (64.843%)  route 4.729ns (35.157%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.284 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.618 r  mult0/out_carry__0/O[1]
                         net (fo=2, routed)           0.322    12.940    fsm0/out__3[4]
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.243 r  fsm0/out_carry__4_i_3/O
                         net (fo=1, routed)           0.338    13.581    add1/add1_left[21]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.101 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.101    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.424 r  add1/out_carry__5/O[1]
                         net (fo=1, routed)           0.000    14.424    BWrite00/add1_out[25]
    SLICE_X34Y62         FDRE                                         r  BWrite00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y62         FDRE                                         r  BWrite00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                 -6.426    

Slack (VIOLATED) :        -6.418ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 8.714ns (64.822%)  route 4.729ns (35.178%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.284 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.618 r  mult0/out_carry__0/O[1]
                         net (fo=2, routed)           0.322    12.940    fsm0/out__3[4]
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.243 r  fsm0/out_carry__4_i_3/O
                         net (fo=1, routed)           0.338    13.581    add1/add1_left[21]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.101 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.101    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.416 r  add1/out_carry__5/O[3]
                         net (fo=1, routed)           0.000    14.416    BWrite00/add1_out[27]
    SLICE_X34Y62         FDRE                                         r  BWrite00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y62         FDRE                                         r  BWrite00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                 -6.418    

Slack (VIOLATED) :        -6.342ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 8.638ns (64.622%)  route 4.729ns (35.378%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.284 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.618 r  mult0/out_carry__0/O[1]
                         net (fo=2, routed)           0.322    12.940    fsm0/out__3[4]
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.243 r  fsm0/out_carry__4_i_3/O
                         net (fo=1, routed)           0.338    13.581    add1/add1_left[21]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.101 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.101    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.340 r  add1/out_carry__5/O[2]
                         net (fo=1, routed)           0.000    14.340    BWrite00/add1_out[26]
    SLICE_X34Y62         FDRE                                         r  BWrite00/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y62         FDRE                                         r  BWrite00/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                 -6.342    

Slack (VIOLATED) :        -6.322ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.347ns  (logic 8.618ns (64.569%)  route 4.729ns (35.431%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.284 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.618 r  mult0/out_carry__0/O[1]
                         net (fo=2, routed)           0.322    12.940    fsm0/out__3[4]
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.243 r  fsm0/out_carry__4_i_3/O
                         net (fo=1, routed)           0.338    13.581    add1/add1_left[21]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.101 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.101    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.320 r  add1/out_carry__5/O[0]
                         net (fo=1, routed)           0.000    14.320    BWrite00/add1_out[24]
    SLICE_X34Y62         FDRE                                         r  BWrite00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y62         FDRE                                         r  BWrite00/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                 -6.322    

Slack (VIOLATED) :        -6.211ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 8.357ns (63.138%)  route 4.879ns (36.862%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.374 r  mult0/out_carry/O[3]
                         net (fo=2, routed)           0.474    12.849    fsm0/out__3[2]
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.306    13.155 r  fsm0/out_carry__3_i_1/O
                         net (fo=1, routed)           0.335    13.490    add1/add1_left[19]
    SLICE_X34Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.886 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.886    add1/out_carry__3_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.209 r  add1/out_carry__4/O[1]
                         net (fo=1, routed)           0.000    14.209    BWrite00/add1_out[21]
    SLICE_X34Y61         FDRE                                         r  BWrite00/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y61         FDRE                                         r  BWrite00/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.209    
  -------------------------------------------------------------------
                         slack                                 -6.211    

Slack (VIOLATED) :        -6.203ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.228ns  (logic 8.349ns (63.116%)  route 4.879ns (36.884%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.973     0.973    done_reg1/clk
    SLICE_X38Y60         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.692     2.183    fsm4/done_reg1_out
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.124     2.307 f  fsm4/out[0]_i_2__2/O
                         net (fo=5, routed)           0.462     2.770    fsm2/out_reg[0]_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124     2.894 f  fsm2/B_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.530     3.423    fsm1/out_reg[1]_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.547 f  fsm1/B_write_en_INST_0_i_1/O
                         net (fo=121, routed)         1.068     4.615    fsm0/B_write_en_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  fsm0/out__0_i_10__0/O
                         net (fo=1, routed)           0.403     5.142    mult0/mult0_left[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.178 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.180    mult0/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.698 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.610    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.734 r  mult0/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.734    mult0/out_carry_i_3__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.374 r  mult0/out_carry/O[3]
                         net (fo=2, routed)           0.474    12.849    fsm0/out__3[2]
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.306    13.155 r  fsm0/out_carry__3_i_1/O
                         net (fo=1, routed)           0.335    13.490    add1/add1_left[19]
    SLICE_X34Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.886 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.886    add1/out_carry__3_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.201 r  add1/out_carry__4/O[3]
                         net (fo=1, routed)           0.000    14.201    BWrite00/add1_out[23]
    SLICE_X34Y61         FDRE                                         r  BWrite00/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=318, unset)          0.924     7.924    BWrite00/clk
    SLICE_X34Y61         FDRE                                         r  BWrite00/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    BWrite00/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                 -6.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 B_i_j0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    B_i_j0/clk
    SLICE_X35Y59         FDRE                                         r  B_i_j0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  B_i_j0/out_reg[15]/Q
                         net (fo=1, routed)           0.080     0.631    mult0/out_reg[15]_2
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  mult0/out_carry__2_i_5/O
                         net (fo=1, routed)           0.000     0.676    add1/out_reg[15][3]
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add1/out_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.740    BWrite00/add1_out[15]
    SLICE_X34Y59         FDRE                                         r  BWrite00/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    BWrite00/clk
    SLICE_X34Y59         FDRE                                         r  BWrite00/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.134     0.566    BWrite00/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 B_i_j0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    B_i_j0/clk
    SLICE_X35Y56         FDRE                                         r  B_i_j0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  B_i_j0/out_reg[3]/Q
                         net (fo=1, routed)           0.080     0.631    mult0/out_reg[3]_2
    SLICE_X34Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  mult0/out_carry_i_5/O
                         net (fo=1, routed)           0.000     0.676    add1/S[3]
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add1/out_carry/O[3]
                         net (fo=1, routed)           0.000     0.740    BWrite00/add1_out[3]
    SLICE_X34Y56         FDRE                                         r  BWrite00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    BWrite00/clk
    SLICE_X34Y56         FDRE                                         r  BWrite00/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.134     0.566    BWrite00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 B_i_j0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    B_i_j0/clk
    SLICE_X35Y57         FDRE                                         r  B_i_j0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  B_i_j0/out_reg[7]/Q
                         net (fo=1, routed)           0.080     0.631    mult0/out_reg[7]_2
    SLICE_X34Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  mult0/out_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.676    add1/out_reg[7][3]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add1/out_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.740    BWrite00/add1_out[7]
    SLICE_X34Y57         FDRE                                         r  BWrite00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    BWrite00/clk
    SLICE_X34Y57         FDRE                                         r  BWrite00/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.134     0.566    BWrite00/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 B_i_j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    B_i_j0/clk
    SLICE_X35Y56         FDRE                                         r  B_i_j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  B_i_j0/out_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    mult0/out_reg[3]
    SLICE_X34Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult0/out_carry_i_8/O
                         net (fo=1, routed)           0.000     0.683    add1/S[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add1/out_carry/O[0]
                         net (fo=1, routed)           0.000     0.753    BWrite00/add1_out[0]
    SLICE_X34Y56         FDRE                                         r  BWrite00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    BWrite00/clk
    SLICE_X34Y56         FDRE                                         r  BWrite00/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.134     0.566    BWrite00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 B_i_j0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    B_i_j0/clk
    SLICE_X35Y59         FDRE                                         r  B_i_j0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  B_i_j0/out_reg[12]/Q
                         net (fo=1, routed)           0.087     0.638    mult0/out_reg[15]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult0/out_carry__2_i_8/O
                         net (fo=1, routed)           0.000     0.683    add1/out_reg[15][0]
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add1/out_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.753    BWrite00/add1_out[12]
    SLICE_X34Y59         FDRE                                         r  BWrite00/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    BWrite00/clk
    SLICE_X34Y59         FDRE                                         r  BWrite00/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.134     0.566    BWrite00/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 B_i_j0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    B_i_j0/clk
    SLICE_X35Y60         FDRE                                         r  B_i_j0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  B_i_j0/out_reg[16]/Q
                         net (fo=1, routed)           0.087     0.638    mult0/out_reg[19]_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult0/out_carry__3_i_8/O
                         net (fo=1, routed)           0.000     0.683    add1/out_reg[19][0]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add1/out_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.753    BWrite00/add1_out[16]
    SLICE_X34Y60         FDRE                                         r  BWrite00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    BWrite00/clk
    SLICE_X34Y60         FDRE                                         r  BWrite00/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.134     0.566    BWrite00/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 B_i_j0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    B_i_j0/clk
    SLICE_X35Y57         FDRE                                         r  B_i_j0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  B_i_j0/out_reg[4]/Q
                         net (fo=1, routed)           0.087     0.638    mult0/out_reg[7]
    SLICE_X34Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult0/out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.683    add1/out_reg[7][0]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add1/out_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.753    BWrite00/add1_out[4]
    SLICE_X34Y57         FDRE                                         r  BWrite00/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    BWrite00/clk
    SLICE_X34Y57         FDRE                                         r  BWrite00/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.134     0.566    BWrite00/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    done_reg0/clk
    SLICE_X39Y60         FDRE                                         r  done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  done_reg0/out_reg[0]/Q
                         net (fo=6, routed)           0.129     0.681    fsm3/done_reg0_out
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.726 r  fsm3/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.726    done_reg0/out_reg[0]_0
    SLICE_X39Y60         FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    done_reg0/clk
    SLICE_X39Y60         FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.091     0.523    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.145%)  route 0.134ns (41.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    fsm2/clk
    SLICE_X41Y60         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm2/out_reg[1]/Q
                         net (fo=109, routed)         0.134     0.685    fsm2/out_reg[1]_0[1]
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.730 r  fsm2/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.730    cond_computed0/out_reg[0]_0
    SLICE_X39Y60         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X39Y60         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 B_i_j0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.250ns (68.988%)  route 0.112ns (31.012%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.410     0.410    B_i_j0/clk
    SLICE_X35Y60         FDRE                                         r  B_i_j0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  B_i_j0/out_reg[19]/Q
                         net (fo=1, routed)           0.112     0.664    mult0/out_reg[19]_3
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.709 r  mult0/out_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.709    add1/out_reg[19][3]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.773 r  add1/out_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.773    BWrite00/add1_out[19]
    SLICE_X34Y60         FDRE                                         r  BWrite00/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=318, unset)          0.432     0.432    BWrite00/clk
    SLICE_X34Y60         FDRE                                         r  BWrite00/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.134     0.566    BWrite00/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X40Y61  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y62  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y62  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y64  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y63  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y63  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y64  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y66  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y57  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y57  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y61  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y62  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y62  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y64  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y63  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y63  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y64  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y66  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y61  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y62  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y62  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y64  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y63  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y63  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y64  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y66  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[18]/C



