// Seed: 1461262762
module module_0 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = id_0;
  assign id_1 = id_0 & 1 ? id_0 : 1;
  logic id_2;
  logic id_3;
endmodule
