# Reading Y:/SoftWare/Modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {run_behav_compile.tcl}
# ** Error: (vlib-35) Failed to create directory "work".
# 
# File exists. (errno = EEXIST)
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet usim Y:/SoftWare/Modelsim/pango_sim_test_lib/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet adc Y:/SoftWare/Modelsim/pango_sim_test_lib/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ddrc Y:/SoftWare/Modelsim/pango_sim_test_lib/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ddrphy Y:/SoftWare/Modelsim/pango_sim_test_lib/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet hsst_e2 Y:/SoftWare/Modelsim/pango_sim_test_lib/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet iolhr_dft Y:/SoftWare/Modelsim/pango_sim_test_lib/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ipal_e1 Y:/SoftWare/Modelsim/pango_sim_test_lib/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet pciegen2 Y:/SoftWare/Modelsim/pango_sim_test_lib/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:21 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/eth_udp_test.v -work work 
# -- Compiling module eth_udp_test
# 
# Top level modules:
# 	eth_udp_test
# End time: 16:46:21 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:21 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/ethernet_test.v -work work 
# -- Compiling module ethernet_test
# 
# Top level modules:
# 	ethernet_test
# End time: 16:46:21 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:21 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/icmp.v -work work 
# -- Compiling module icmp
# 
# Top level modules:
# 	icmp
# End time: 16:46:21 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:21 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/ip_layer.v -work work 
# -- Compiling module ip_layer
# 
# Top level modules:
# 	ip_layer
# End time: 16:46:21 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:22 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/ip_rx.v -work work 
# -- Compiling module ip_rx
# 
# Top level modules:
# 	ip_rx
# End time: 16:46:22 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:22 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/ip_tx.v -work work 
# -- Compiling module ip_tx
# 
# Top level modules:
# 	ip_tx
# End time: 16:46:22 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:22 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/ip_tx_mode.v -work work 
# -- Compiling module ip_tx_mode
# 
# Top level modules:
# 	ip_tx_mode
# End time: 16:46:22 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:22 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/udp_ip_mac_top.v -work work 
# -- Compiling module udp_ip_mac_top
# 
# Top level modules:
# 	udp_ip_mac_top
# End time: 16:46:22 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:22 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/udp_layer.v -work work 
# -- Compiling module udp_layer
# 
# Top level modules:
# 	udp_layer
# End time: 16:46:22 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:22 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/udp_tx.v -work work 
# -- Compiling module udp_tx
# 
# Top level modules:
# 	udp_tx
# End time: 16:46:22 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:22 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/rgmii_interface.v -work work 
# -- Compiling module rgmii_interface
# 
# Top level modules:
# 	rgmii_interface
# End time: 16:46:22 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:22 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/arp_mac_top.v -work work 
# -- Compiling module arp_mac_top
# 
# Top level modules:
# 	arp_mac_top
# End time: 16:46:22 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/arp_cache.v -work work 
# -- Compiling module arp_cache
# 
# Top level modules:
# 	arp_cache
# End time: 16:46:23 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/arp_rx.v -work work 
# -- Compiling module arp_rx
# 
# Top level modules:
# 	arp_rx
# End time: 16:46:23 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/arp_tx.v -work work 
# -- Compiling module arp_tx
# 
# Top level modules:
# 	arp_tx
# End time: 16:46:23 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/mac_layer.v -work work 
# -- Compiling module mac_layer
# 
# Top level modules:
# 	mac_layer
# End time: 16:46:23 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/mac_rx.v -work work 
# -- Compiling module mac_rx
# 
# Top level modules:
# 	mac_rx
# End time: 16:46:23 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/mac_tx.v -work work 
# -- Compiling module mac_tx
# 
# Top level modules:
# 	mac_tx
# End time: 16:46:23 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/mac_tx_mode.v -work work 
# -- Compiling module mac_tx_mode
# 
# Top level modules:
# 	mac_tx_mode
# End time: 16:46:23 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/crc32_gen.v -work work 
# -- Compiling module crc32_gen
# 
# Top level modules:
# 	crc32_gen
# End time: 16:46:23 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:23 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/check_sum.vh -work work 
# End time: 16:46:24 on Nov 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:24 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/udp_rx.v -work work 
# -- Compiling module udp_rx
# 
# Top level modules:
# 	udp_rx
# End time: 16:46:24 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:24 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/top.v -work work 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:46:24 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:24 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/adda.v -work work 
# -- Compiling module adda
# 
# Top level modules:
# 	adda
# End time: 16:46:24 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:24 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/adc_capture.v -work work 
# -- Compiling module adc_capture
# 
# Top level modules:
# 	adc_capture
# End time: 16:46:24 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:24 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/test_ddr.v -work work 
# -- Compiling module test_ddr
# 
# Top level modules:
# 	test_ddr
# End time: 16:46:24 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:24 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/source/ddr_ctrl.v -work work 
# -- Compiling module ddr_ctrl
# 
# Top level modules:
# 	ddr_ctrl
# End time: 16:46:24 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:24 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/icmp_rx_ram_8_256/rtl/ipml_sdpram_v1_6_icmp_rx_ram_8_256.v -work work 
# -- Compiling module ipml_sdpram_v1_6_icmp_rx_ram_8_256
# 
# Top level modules:
# 	ipml_sdpram_v1_6_icmp_rx_ram_8_256
# End time: 16:46:24 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:24 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/icmp_rx_ram_8_256/icmp_rx_ram_8_256.v -work work 
# -- Compiling module icmp_rx_ram_8_256
# 
# Top level modules:
# 	icmp_rx_ram_8_256
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:25 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/udp_shift_register/rtl/ipm_distributed_sdpram_v1_2_udp_shift_register.v -work work 
# -- Compiling module ipm_distributed_sdpram_v1_2_udp_shift_register
# 
# Top level modules:
# 	ipm_distributed_sdpram_v1_2_udp_shift_register
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:25 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/udp_shift_register/rtl/ipm_distributed_shiftregister_v1_3_udp_shift_register.v -work work 
# -- Compiling module ipm_distributed_shiftregister_v1_3_udp_shift_register
# 
# Top level modules:
# 	ipm_distributed_shiftregister_v1_3_udp_shift_register
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:25 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/udp_shift_register/udp_shift_register.v -work work 
# -- Compiling module udp_shift_register
# 
# Top level modules:
# 	udp_shift_register
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:25 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ref_clock/ref_clock.v -work work 
# -- Compiling module ref_clock
# 
# Top level modules:
# 	ref_clock
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:25 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ad_clock_125m/ad_clock_125m.v -work work 
# -- Compiling module ad_clock_125m
# 
# Top level modules:
# 	ad_clock_125m
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:25 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/fifo_buffer/rtl/ipml_fifo_ctrl_v1_3.v -work work 
# -- Compiling module ipml_fifo_ctrl_v1_3
# 
# Top level modules:
# 	ipml_fifo_ctrl_v1_3
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:25 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/fifo_buffer/rtl/ipml_sdpram_v1_6_fifo_buffer.v -work work 
# -- Compiling module ipml_sdpram_v1_6_fifo_buffer
# 
# Top level modules:
# 	ipml_sdpram_v1_6_fifo_buffer
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:25 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/fifo_buffer/rtl/ipml_fifo_v1_6_fifo_buffer.v -work work 
# -- Compiling module ipml_fifo_v1_6_fifo_buffer
# 
# Top level modules:
# 	ipml_fifo_v1_6_fifo_buffer
# End time: 16:46:25 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:26 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/fifo_buffer/fifo_buffer.v -work work 
# -- Compiling module fifo_buffer
# 
# Top level modules:
# 	fifo_buffer
# End time: 16:46:26 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:26 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/ddr_test.v -work work 
# -- Compiling module ddr_test
# 
# Top level modules:
# 	ddr_test
# End time: 16:46:26 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:26 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/ddr_test_ddrphy_top.v -work work 
# -- Compiling module ddr_test_ddrphy_top
# 
# Top level modules:
# 	ddr_test_ddrphy_top
# End time: 16:46:26 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:26 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v -work work 
# -- Compiling module ipsxb_rst_sync_v1_1
# 
# Top level modules:
# 	ipsxb_rst_sync_v1_1
# End time: 16:46:26 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:26 on Nov 02,2024
# vlog -reportprogress 300 E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp -work work 
# ** Error: E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(31): syntax error in protected region.
# 
# End time: 16:46:26 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: Y:/SoftWare/Modelsim/win64/vlog failed.
# Error in macro ./run_behav_compile.tcl line 57
# Y:/SoftWare/Modelsim/win64/vlog failed.
#     while executing
# "vlog   "E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp" -work work"
# do {run_behav_simulate.tcl}
# vsim -gui -do "do {run_behav_compile.tcl};do {run_behav_simulate.tcl}" -l run_behav_simulate.log 
# Start time: 16:46:26 on Nov 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Error: (vopt-13130) Failed to find design unit work.tb_ddr3_simu.
# 
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_behav_simulate.tcl PAUSED at line 6
# End time: 16:46:38 on Nov 02,2024, Elapsed time: 0:00:12
# Errors: 1, Warnings: 0
