# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../binary_to_BCD_converter.srcs/sources_1/new/binary_to_BCD_converter.v" \
"../../../../binary_to_BCD_converter.srcs/sim_1/new/binary_to-BCD_converter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
