`define BUS_ADDR_WIDTH 10
`define Enable 1
`define Disable 0

`define Enable_ 0
`define Disable_ 1

`define Read 1
`define Write 0

`define MEM_ADDR_WIDTH 8
`define DATA_WIDTH 8

`define BGRT0 0
`define BGRT1 1

`define Wait 0
`define Read1 1
`define Write1 2
`define Complete 3

`define Single 0
`define BURST_MEM_MEM 1
`define BURST_MEM_IO 2
`define BURST_IO_MEM 3
