# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do sad-v3_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {sad-v3_7_1200mv_0c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity topo
# -- Compiling architecture structure of topo
# 
vsim +altera -do sad-v3_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp {/=C:/Users/victo/OneDrive/Documentos/GitHub/sistemas-digitais/Relatorios/Relatorio 2/sad-v3/simulation/modelsim/sad-v3_vhd.sdo} work.topo
# vsim +altera -do sad-v3_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp {/=C:/Users/victo/OneDrive/Documentos/GitHub/sistemas-digitais/Relatorios/Relatorio 2/sad-v3/simulation/modelsim/sad-v3_vhd.sdo} work.topo 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneiii.cycloneiii_atom_pack(body)
# Loading cycloneiii.cycloneiii_components
# Loading work.topo(structure)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# usage: sdfcom [ options ] source-file output-file
# 
# Options:
# 
#   -mindelays          Use minimum timing from min:typ:max expressions
# 
#   -typdelays          Use typical timing from min:typ:max expressions (default)
# 
#   -maxdelays          Use maximum timing from min:typ:max expressions
# 
#   -delayscale <val>   Scale delays by the specified value
# 
#   -nocompress         Don't compress the resulting output file
# 
#   -suppress <msg(s)>  Suppress comma-separed list of error/warning messages
# 
# Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneiii.cycloneiii_io_ibuf(arch)
# Loading ieee.std_logic_arith(body)
# Loading cycloneiii.cycloneiii_io_obuf(arch)
# Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)
# Loading cycloneiii.cycloneiii_ena_reg(behave)
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /topo File: sad-v3_7_1200mv_0c_slow.vho
# do sad-v3_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {sad-v3_7_1200mv_0c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity topo
# -- Compiling architecture structure of topo
# 
add wave  \
sim:/topo/ck \
sim:/topo/iniciar \
sim:/topo/reset \
sim:/topo/mem_A \
sim:/topo/mem_B \
sim:/topo/pronto \
sim:/topo/ler \
sim:/topo/end_mem \
sim:/topo/SAD
do {C:/Users/victo/OneDrive/Documentos/GitHub/sistemas-digitais/Relatorios/Relatorio 2/sad-v3/estimulos.do}
run
run
