ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_sysint.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Cy_SysInt_SetVector,"ax",%progbits
  21              		.align	2
  22              		.global	Cy_SysInt_SetVector
  23              		.thumb
  24              		.thumb_func
  25              		.type	Cy_SysInt_SetVector, %function
  26              	Cy_SysInt_SetVector:
  27              	.LFB136:
  28              		.file 1 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \file  cy_sysint.c
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Provides an API implementation of the SysInt driver.
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #include "cy_sysint.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_Init
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Initializes the referenced interrupt by setting the priority and the
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt vector.
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Use the CMSIS core function NVIC_EnableIRQ(config.intrSrc) to enable the interrupt.
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param config
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt configuration structure
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 2


  30:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Initialization status  
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note The interrupt vector will be relocated only if the vector table was
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * moved to __ramVectors in SRAM. Otherwise it is ignored.
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_Init
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_sysint_status_t Cy_SysInt_Init(const cy_stc_sysint_t* config, cy_israddress userIsr)
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if(NULL != config)
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L3(CY_SYSINT_IS_PRIORITY_VALID(config->intrPriority));
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #if (CY_CPU_CORTEX_M0P)
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             if (config->intrSrc > SysTick_IRQn)
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 Cy_SysInt_SetInterruptSource(config->intrSrc, config->cm0pSrc);
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             else
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 status = CY_SYSINT_BAD_PARAM;
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         NVIC_SetPriority(config->intrSrc, config->intrPriority);
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         /* Set the new vector only if it was moved to __ramVectors */
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if (SCB->VTOR == (uint32_t)&__ramVectors)
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         status = CY_SYSINT_BAD_PARAM;
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return(status);
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if (CY_CPU_CORTEX_M0P) || defined (CY_DOXYGEN)
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetInterruptSource
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Configures the interrupt selection for the specified NVIC channel.
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 3


  87:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * To disconnect the interrupt source from the NVIC channel
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * use the \ref Cy_SysInt_DisconnectInterruptSource.
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt to be routed to the NVIC channel.
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_SetInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {    
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos = (uint32_t)((uint32_t)IRQn - (uint32_t)(regPos << CY_SYSINT_CM0P
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CY_REG32_CLR_SET(CPUSS_CM0_INT_CTL[regPos], bitfield, devIntrSrc);
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_CPUSS_DISCONNECTED_IRQN != devIntrSrc); /* Disconnection feature doesn't wo
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] = _VAL2FLD(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, IR
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                                                       | CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_M
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_DisconnectInterruptSource
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Disconnect the interrupt source from the specified NVIC channel.
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver2.
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt routed to the NVIC channel.
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver1.
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_DisconnectInterruptSource
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 4


 144:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_DisconnectInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         Cy_SysInt_SetInterruptSource(IRQn, CY_CPUSS_DISCONNECTED_IRQN);
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] &= (uint32_t)~ CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VAL
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptSource
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the interrupt source of the NVIC channel.
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that the interrupt source is disconnected.  
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver1. For all
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * other devices, use the Cy_SysInt_GetNvicConnection() function.
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptSource(IRQn_Type IRQn)
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos  = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos  = ((uint32_t)IRQn - (regPos <<  CY_SYSINT_CM0P_MUX_SHIFT)) <<  C
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = _FLD2VAL(bitfield, CPUSS_CM0_INT_CTL[regPos]);
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((cy_en_intr_t)tempReg);
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 5


 201:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetNvicConnection
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the NVIC channel to which the interrupt source is connected.
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt that is potentially connected to the NVIC channel.
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core. A returned value of
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "unconnected_IRQn" indicates that the interrupt source is disabled.
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** IRQn_Type Cy_SysInt_GetNvicConnection(cy_en_intr_t devIntrSrc)
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID, 
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, CPUSS_CM0_SYSTEM_INT_CTL[devInt
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((IRQn_Type)tempReg);
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptActive
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the highest priority active interrupt for the selected NVIC channel.
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * The priority of the interrupt in a given channel is determined by the index
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * value of the interrupt in the cy_en_intr_t enum. The lower the index, the 
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * higher the priority. E.g. Consider a case where an interrupt source with value
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * 29 and an interrupt source with value 46 both source the same NVIC channel. If
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * both are active (triggered) at the same time, calling Cy_SysInt_GetInterruptActive()
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * will return 29 as the active interrupt.
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that there are no active (pending) interrupts 
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * on this NVIC channel.  
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 6


 258:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_GetInterruptActive
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptActive(IRQn_Type IRQn)
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t locIdx = (uint32_t)IRQn & CY_SYSINT_INT_STATUS_MSK;
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID, 
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX, CPUSS_CM0_INT_STATUS[locIdx]);
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return (cy_en_intr_t)tempReg;
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetVector
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Changes the ISR vector for the interrupt.
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR to set in the interrupt vector table
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Previous address of the ISR in the interrupt vector table
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function sets the interrupt vector for the interrupt
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 304:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_SetVector(IRQn_Type IRQn, cy_israddress userIsr)
 305:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  29              		.loc 1 305 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 38B5     		push	{r3, r4, r5, lr}
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 7


  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
 306:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 307:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 308:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Set the new vector only if it was moved to __ramVectors */
 309:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
  40              		.loc 1 309 0
  41 0002 0D4B     		ldr	r3, .L6
  42 0004 9A68     		ldr	r2, [r3, #8]
  43 0006 0D4B     		ldr	r3, .L6+4
  44 0008 9A42     		cmp	r2, r3
  45 000a 0FD1     		bne	.L2
  46 000c 0D46     		mov	r5, r1
  47 000e 0446     		mov	r4, r0
 310:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 311:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
  48              		.loc 1 311 0
  49 0010 21B9     		cbnz	r1, .L3
  50              		.loc 1 311 0 is_stmt 0 discriminator 1
  51 0012 40F23711 		movw	r1, #311
  52              	.LVL1:
  53 0016 0A48     		ldr	r0, .L6+8
  54              	.LVL2:
  55 0018 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
  56              	.LVL3:
  57              	.L3:
 312:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
  58              		.loc 1 313 0 is_stmt 1
  59 001c 04F11003 		add	r3, r4, #16
  60 0020 064A     		ldr	r2, .L6+4
  61 0022 52F82300 		ldr	r0, [r2, r3, lsl #2]
  62              	.LVL4:
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + IRQn] = userIsr;
  63              		.loc 1 314 0
  64 0026 42F82350 		str	r5, [r2, r3, lsl #2]
  65 002a 38BD     		pop	{r3, r4, r5, pc}
  66              	.LVL5:
  67              	.L2:
 315:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 316:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 317:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 318:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
  68              		.loc 1 318 0
  69 002c 1030     		adds	r0, r0, #16
  70              	.LVL6:
  71 002e 054B     		ldr	r3, .L6+12
  72 0030 53F82000 		ldr	r0, [r3, r0, lsl #2]
  73              	.LVL7:
 319:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 320:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 321:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return prevIsr;
 322:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  74              		.loc 1 322 0
  75 0034 38BD     		pop	{r3, r4, r5, pc}
  76              	.L7:
  77 0036 00BF     		.align	2
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 8


  78              	.L6:
  79 0038 00ED00E0 		.word	-536810240
  80 003c 00000000 		.word	__ramVectors
  81 0040 00000000 		.word	.LC0
  82 0044 00000000 		.word	__Vectors
  83              		.cfi_endproc
  84              	.LFE136:
  85              		.size	Cy_SysInt_SetVector, .-Cy_SysInt_SetVector
  86              		.section	.text.Cy_SysInt_Init,"ax",%progbits
  87              		.align	2
  88              		.global	Cy_SysInt_Init
  89              		.thumb
  90              		.thumb_func
  91              		.type	Cy_SysInt_Init, %function
  92              	Cy_SysInt_Init:
  93              	.LFB135:
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  94              		.loc 1 45 0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              	.LVL8:
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  99              		.loc 1 48 0
 100 0000 48B3     		cbz	r0, .L13
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
 101              		.loc 1 45 0
 102 0002 38B5     		push	{r3, r4, r5, lr}
 103              		.cfi_def_cfa_offset 16
 104              		.cfi_offset 3, -16
 105              		.cfi_offset 4, -12
 106              		.cfi_offset 5, -8
 107              		.cfi_offset 14, -4
 108 0004 0446     		mov	r4, r0
 109 0006 0D46     		mov	r5, r1
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 110              		.loc 1 50 0
 111 0008 4368     		ldr	r3, [r0, #4]
 112 000a 072B     		cmp	r3, #7
 113 000c 03D9     		bls	.L10
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 114              		.loc 1 50 0 is_stmt 0 discriminator 1
 115 000e 3221     		movs	r1, #50
 116              	.LVL9:
 117 0010 1348     		ldr	r0, .L16
 118              	.LVL10:
 119 0012 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 120              	.LVL11:
 121              	.L10:
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 122              		.loc 1 63 0 is_stmt 1
 123 0016 B4F90030 		ldrsh	r3, [r4]
 124 001a 6268     		ldr	r2, [r4, #4]
 125              	.LVL12:
 126              	.LBB4:
 127              	.LBB5:
 128              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 9


   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 10


  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 11


 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 12


 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 13


 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 14


 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 15


 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 16


 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 17


 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 18


 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 19


 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 20


 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 21


 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 22


 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 23


 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 24


 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 25


 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 26


 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 27


1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 28


1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 29


1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 30


1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 31


1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 32


1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 33


1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 34


1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 35


1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 36


1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 37


1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 38


1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 39


1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 40


1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
1777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
1798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 129              		.loc 2 1807 0
 130 001c 002B     		cmp	r3, #0
 131 001e 08DB     		blt	.L11
1808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 132              		.loc 2 1809 0
 133 0020 5201     		lsls	r2, r2, #5
 134              	.LVL13:
 135 0022 D2B2     		uxtb	r2, r2
 136 0024 03F16043 		add	r3, r3, #-536870912
 137              	.LVL14:
 138 0028 03F56143 		add	r3, r3, #57600
 139              	.LVL15:
 140 002c 83F80023 		strb	r2, [r3, #768]
 141              	.LVL16:
 142 0030 05E0     		b	.L12
 143              	.LVL17:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 41


 144              	.L11:
1810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 145              		.loc 2 1813 0
 146 0032 03F00F03 		and	r3, r3, #15
 147              	.LVL18:
 148 0036 5201     		lsls	r2, r2, #5
 149              	.LVL19:
 150 0038 D2B2     		uxtb	r2, r2
 151 003a 0A49     		ldr	r1, .L16+4
 152 003c CA54     		strb	r2, [r1, r3]
 153              	.LVL20:
 154              	.L12:
 155              	.LBE5:
 156              	.LBE4:
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 157              		.loc 1 66 0
 158 003e 0A4B     		ldr	r3, .L16+8
 159 0040 9A68     		ldr	r2, [r3, #8]
 160 0042 0A4B     		ldr	r3, .L16+12
 161 0044 9A42     		cmp	r2, r3
 162 0046 08D1     		bne	.L14
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 163              		.loc 1 68 0
 164 0048 2946     		mov	r1, r5
 165 004a B4F90000 		ldrsh	r0, [r4]
 166 004e FFF7FEFF 		bl	Cy_SysInt_SetVector
 167              	.LVL21:
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 168              		.loc 1 46 0
 169 0052 0020     		movs	r0, #0
 170 0054 38BD     		pop	{r3, r4, r5, pc}
 171              	.LVL22:
 172              	.L13:
 173              		.cfi_def_cfa_offset 0
 174              		.cfi_restore 3
 175              		.cfi_restore 4
 176              		.cfi_restore 5
 177              		.cfi_restore 14
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 178              		.loc 1 73 0
 179 0056 0648     		ldr	r0, .L16+16
 180              	.LVL23:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 181              		.loc 1 77 0
 182 0058 7047     		bx	lr
 183              	.LVL24:
 184              	.L14:
 185              		.cfi_def_cfa_offset 16
 186              		.cfi_offset 3, -16
 187              		.cfi_offset 4, -12
 188              		.cfi_offset 5, -8
 189              		.cfi_offset 14, -4
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 190              		.loc 1 46 0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 42


 191 005a 0020     		movs	r0, #0
 192              	.LVL25:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 193              		.loc 1 77 0
 194 005c 38BD     		pop	{r3, r4, r5, pc}
 195              	.LVL26:
 196              	.L17:
 197 005e 00BF     		.align	2
 198              	.L16:
 199 0060 00000000 		.word	.LC0
 200 0064 14ED00E0 		.word	-536810220
 201 0068 00ED00E0 		.word	-536810240
 202 006c 00000000 		.word	__ramVectors
 203 0070 01005600 		.word	5636097
 204              		.cfi_endproc
 205              	.LFE135:
 206              		.size	Cy_SysInt_Init, .-Cy_SysInt_Init
 207              		.section	.text.Cy_SysInt_GetVector,"ax",%progbits
 208              		.align	2
 209              		.global	Cy_SysInt_GetVector
 210              		.thumb
 211              		.thumb_func
 212              		.type	Cy_SysInt_GetVector, %function
 213              	Cy_SysInt_GetVector:
 214              	.LFB137:
 323:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 324:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 325:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 326:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetVector
 327:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 328:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 329:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the address of the current ISR vector for the interrupt.
 330:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 331:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 332:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 333:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 334:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 335:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 336:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 337:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 338:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 339:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR in the interrupt vector table
 340:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 341:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function returns the interrupt vector for the interrupt 
 342:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 343:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 344:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 345:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 346:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 347:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 348:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_GetVector(IRQn_Type IRQn)
 349:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 215              		.loc 1 349 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 43


 220              	.LVL27:
 350:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress currIsr;
 351:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 352:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Return the SRAM ISR address only if it was moved to __ramVectors */
 353:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 221              		.loc 1 353 0
 222 0000 064B     		ldr	r3, .L21
 223 0002 9A68     		ldr	r2, [r3, #8]
 224 0004 064B     		ldr	r3, .L21+4
 225 0006 9A42     		cmp	r2, r3
 226 0008 03D1     		bne	.L19
 354:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 355:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
 227              		.loc 1 355 0
 228 000a 1030     		adds	r0, r0, #16
 229              	.LVL28:
 230 000c 53F82000 		ldr	r0, [r3, r0, lsl #2]
 231              	.LVL29:
 232 0010 7047     		bx	lr
 233              	.LVL30:
 234              	.L19:
 356:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 357:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 358:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 359:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
 235              		.loc 1 359 0
 236 0012 1030     		adds	r0, r0, #16
 237              	.LVL31:
 238 0014 034B     		ldr	r3, .L21+8
 239 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 240              	.LVL32:
 360:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 361:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 362:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return currIsr;
 363:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 241              		.loc 1 363 0
 242 001a 7047     		bx	lr
 243              	.L22:
 244              		.align	2
 245              	.L21:
 246 001c 00ED00E0 		.word	-536810240
 247 0020 00000000 		.word	__ramVectors
 248 0024 00000000 		.word	__Vectors
 249              		.cfi_endproc
 250              	.LFE137:
 251              		.size	Cy_SysInt_GetVector, .-Cy_SysInt_GetVector
 252              		.section	.rodata.str1.4,"aMS",%progbits,1
 253              		.align	2
 254              	.LC0:
 255 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 255      72617465 
 255      645F536F 
 255      75726365 
 255      5C50536F 
 256 002e 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 256      6E745C63 
 256      795F7379 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 44


 256      73696E74 
 256      2E6300
 257              		.text
 258              	.Letext0:
 259              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\4.4\\psoc creator\\import\\gnu\\arm\
 260              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\4.4\\psoc creator\\import\\gnu\\arm\
 261              		.file 5 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 262              		.file 6 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 263              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 264              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.h"
 265              		.section	.debug_info,"",%progbits
 266              	.Ldebug_info0:
 267 0000 0D0E0000 		.4byte	0xe0d
 268 0004 0400     		.2byte	0x4
 269 0006 00000000 		.4byte	.Ldebug_abbrev0
 270 000a 04       		.byte	0x4
 271 000b 01       		.uleb128 0x1
 272 000c 22040000 		.4byte	.LASF320
 273 0010 0C       		.byte	0xc
 274 0011 4E030000 		.4byte	.LASF321
 275 0015 CD0D0000 		.4byte	.LASF322
 276 0019 00000000 		.4byte	.Ldebug_ranges0+0
 277 001d 00000000 		.4byte	0
 278 0021 00000000 		.4byte	.Ldebug_line0
 279 0025 02       		.uleb128 0x2
 280 0026 04       		.byte	0x4
 281 0027 05       		.byte	0x5
 282 0028 696E7400 		.ascii	"int\000"
 283 002c 03       		.uleb128 0x3
 284 002d 04       		.byte	0x4
 285 002e 07       		.byte	0x7
 286 002f C9010000 		.4byte	.LASF0
 287 0033 03       		.uleb128 0x3
 288 0034 08       		.byte	0x8
 289 0035 05       		.byte	0x5
 290 0036 F70C0000 		.4byte	.LASF1
 291 003a 03       		.uleb128 0x3
 292 003b 08       		.byte	0x8
 293 003c 04       		.byte	0x4
 294 003d 57100000 		.4byte	.LASF2
 295 0041 03       		.uleb128 0x3
 296 0042 01       		.byte	0x1
 297 0043 06       		.byte	0x6
 298 0044 54170000 		.4byte	.LASF3
 299 0048 04       		.uleb128 0x4
 300 0049 CF160000 		.4byte	.LASF5
 301 004d 03       		.byte	0x3
 302 004e 1D       		.byte	0x1d
 303 004f 53000000 		.4byte	0x53
 304 0053 03       		.uleb128 0x3
 305 0054 01       		.byte	0x1
 306 0055 08       		.byte	0x8
 307 0056 04160000 		.4byte	.LASF4
 308 005a 04       		.uleb128 0x4
 309 005b 9F0D0000 		.4byte	.LASF6
 310 005f 03       		.byte	0x3
 311 0060 29       		.byte	0x29
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 45


 312 0061 65000000 		.4byte	0x65
 313 0065 03       		.uleb128 0x3
 314 0066 02       		.byte	0x2
 315 0067 05       		.byte	0x5
 316 0068 E7020000 		.4byte	.LASF7
 317 006c 04       		.uleb128 0x4
 318 006d 86070000 		.4byte	.LASF8
 319 0071 03       		.byte	0x3
 320 0072 2B       		.byte	0x2b
 321 0073 77000000 		.4byte	0x77
 322 0077 03       		.uleb128 0x3
 323 0078 02       		.byte	0x2
 324 0079 07       		.byte	0x7
 325 007a 44100000 		.4byte	.LASF9
 326 007e 04       		.uleb128 0x4
 327 007f 36020000 		.4byte	.LASF10
 328 0083 03       		.byte	0x3
 329 0084 3F       		.byte	0x3f
 330 0085 89000000 		.4byte	0x89
 331 0089 03       		.uleb128 0x3
 332 008a 04       		.byte	0x4
 333 008b 05       		.byte	0x5
 334 008c D0110000 		.4byte	.LASF11
 335 0090 04       		.uleb128 0x4
 336 0091 12160000 		.4byte	.LASF12
 337 0095 03       		.byte	0x3
 338 0096 41       		.byte	0x41
 339 0097 9B000000 		.4byte	0x9b
 340 009b 03       		.uleb128 0x3
 341 009c 04       		.byte	0x4
 342 009d 07       		.byte	0x7
 343 009e DE140000 		.4byte	.LASF13
 344 00a2 03       		.uleb128 0x3
 345 00a3 08       		.byte	0x8
 346 00a4 07       		.byte	0x7
 347 00a5 E7060000 		.4byte	.LASF14
 348 00a9 04       		.uleb128 0x4
 349 00aa 570C0000 		.4byte	.LASF15
 350 00ae 04       		.byte	0x4
 351 00af 18       		.byte	0x18
 352 00b0 48000000 		.4byte	0x48
 353 00b4 04       		.uleb128 0x4
 354 00b5 EB040000 		.4byte	.LASF16
 355 00b9 04       		.byte	0x4
 356 00ba 20       		.byte	0x20
 357 00bb 5A000000 		.4byte	0x5a
 358 00bf 04       		.uleb128 0x4
 359 00c0 63100000 		.4byte	.LASF17
 360 00c4 04       		.byte	0x4
 361 00c5 24       		.byte	0x24
 362 00c6 6C000000 		.4byte	0x6c
 363 00ca 04       		.uleb128 0x4
 364 00cb 32150000 		.4byte	.LASF18
 365 00cf 04       		.byte	0x4
 366 00d0 2C       		.byte	0x2c
 367 00d1 7E000000 		.4byte	0x7e
 368 00d5 04       		.uleb128 0x4
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 46


 369 00d6 90050000 		.4byte	.LASF19
 370 00da 04       		.byte	0x4
 371 00db 30       		.byte	0x30
 372 00dc 90000000 		.4byte	0x90
 373 00e0 05       		.uleb128 0x5
 374 00e1 D5000000 		.4byte	0xd5
 375 00e5 06       		.uleb128 0x6
 376 00e6 E0000000 		.4byte	0xe0
 377 00ea 03       		.uleb128 0x3
 378 00eb 04       		.byte	0x4
 379 00ec 07       		.byte	0x7
 380 00ed 3C110000 		.4byte	.LASF20
 381 00f1 07       		.uleb128 0x7
 382 00f2 E5000000 		.4byte	0xe5
 383 00f6 01010000 		.4byte	0x101
 384 00fa 08       		.uleb128 0x8
 385 00fb EA000000 		.4byte	0xea
 386 00ff 03       		.byte	0x3
 387 0100 00       		.byte	0
 388 0101 07       		.uleb128 0x7
 389 0102 E5000000 		.4byte	0xe5
 390 0106 11010000 		.4byte	0x111
 391 010a 08       		.uleb128 0x8
 392 010b EA000000 		.4byte	0xea
 393 010f 04       		.byte	0x4
 394 0110 00       		.byte	0
 395 0111 07       		.uleb128 0x7
 396 0112 E0000000 		.4byte	0xe0
 397 0116 21010000 		.4byte	0x121
 398 011a 08       		.uleb128 0x8
 399 011b EA000000 		.4byte	0xea
 400 011f 07       		.byte	0x7
 401 0120 00       		.byte	0
 402 0121 07       		.uleb128 0x7
 403 0122 E5000000 		.4byte	0xe5
 404 0126 31010000 		.4byte	0x131
 405 012a 08       		.uleb128 0x8
 406 012b EA000000 		.4byte	0xea
 407 012f 01       		.byte	0x1
 408 0130 00       		.byte	0
 409 0131 05       		.uleb128 0x5
 410 0132 A9000000 		.4byte	0xa9
 411 0136 09       		.uleb128 0x9
 412 0137 B8       		.byte	0xb8
 413 0138 05       		.byte	0x5
 414 0139 34       		.byte	0x34
 415 013a 47050000 		.4byte	0x547
 416 013e 0A       		.uleb128 0xa
 417 013f 68020000 		.4byte	.LASF21
 418 0143 05       		.byte	0x5
 419 0144 37       		.byte	0x37
 420 0145 D5000000 		.4byte	0xd5
 421 0149 00       		.byte	0
 422 014a 0A       		.uleb128 0xa
 423 014b 69060000 		.4byte	.LASF22
 424 014f 05       		.byte	0x5
 425 0150 38       		.byte	0x38
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 47


 426 0151 D5000000 		.4byte	0xd5
 427 0155 04       		.byte	0x4
 428 0156 0A       		.uleb128 0xa
 429 0157 81010000 		.4byte	.LASF23
 430 015b 05       		.byte	0x5
 431 015c 39       		.byte	0x39
 432 015d D5000000 		.4byte	0xd5
 433 0161 08       		.byte	0x8
 434 0162 0A       		.uleb128 0xa
 435 0163 7A150000 		.4byte	.LASF24
 436 0167 05       		.byte	0x5
 437 0168 3A       		.byte	0x3a
 438 0169 D5000000 		.4byte	0xd5
 439 016d 0C       		.byte	0xc
 440 016e 0A       		.uleb128 0xa
 441 016f 6B120000 		.4byte	.LASF25
 442 0173 05       		.byte	0x5
 443 0174 3B       		.byte	0x3b
 444 0175 D5000000 		.4byte	0xd5
 445 0179 10       		.byte	0x10
 446 017a 0A       		.uleb128 0xa
 447 017b B50D0000 		.4byte	.LASF26
 448 017f 05       		.byte	0x5
 449 0180 3C       		.byte	0x3c
 450 0181 D5000000 		.4byte	0xd5
 451 0185 14       		.byte	0x14
 452 0186 0A       		.uleb128 0xa
 453 0187 4C090000 		.4byte	.LASF27
 454 018b 05       		.byte	0x5
 455 018c 3D       		.byte	0x3d
 456 018d D5000000 		.4byte	0xd5
 457 0191 18       		.byte	0x18
 458 0192 0A       		.uleb128 0xa
 459 0193 2F180000 		.4byte	.LASF28
 460 0197 05       		.byte	0x5
 461 0198 3E       		.byte	0x3e
 462 0199 D5000000 		.4byte	0xd5
 463 019d 1C       		.byte	0x1c
 464 019e 0A       		.uleb128 0xa
 465 019f 050D0000 		.4byte	.LASF29
 466 01a3 05       		.byte	0x5
 467 01a4 3F       		.byte	0x3f
 468 01a5 D5000000 		.4byte	0xd5
 469 01a9 20       		.byte	0x20
 470 01aa 0A       		.uleb128 0xa
 471 01ab 1C0D0000 		.4byte	.LASF30
 472 01af 05       		.byte	0x5
 473 01b0 40       		.byte	0x40
 474 01b1 D5000000 		.4byte	0xd5
 475 01b5 24       		.byte	0x24
 476 01b6 0A       		.uleb128 0xa
 477 01b7 F6110000 		.4byte	.LASF31
 478 01bb 05       		.byte	0x5
 479 01bc 43       		.byte	0x43
 480 01bd A9000000 		.4byte	0xa9
 481 01c1 28       		.byte	0x28
 482 01c2 0A       		.uleb128 0xa
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 48


 483 01c3 2B060000 		.4byte	.LASF32
 484 01c7 05       		.byte	0x5
 485 01c8 44       		.byte	0x44
 486 01c9 A9000000 		.4byte	0xa9
 487 01cd 29       		.byte	0x29
 488 01ce 0A       		.uleb128 0xa
 489 01cf EE100000 		.4byte	.LASF33
 490 01d3 05       		.byte	0x5
 491 01d4 45       		.byte	0x45
 492 01d5 A9000000 		.4byte	0xa9
 493 01d9 2A       		.byte	0x2a
 494 01da 0A       		.uleb128 0xa
 495 01db 4B120000 		.4byte	.LASF34
 496 01df 05       		.byte	0x5
 497 01e0 46       		.byte	0x46
 498 01e1 A9000000 		.4byte	0xa9
 499 01e5 2B       		.byte	0x2b
 500 01e6 0A       		.uleb128 0xa
 501 01e7 10120000 		.4byte	.LASF35
 502 01eb 05       		.byte	0x5
 503 01ec 47       		.byte	0x47
 504 01ed A9000000 		.4byte	0xa9
 505 01f1 2C       		.byte	0x2c
 506 01f2 0A       		.uleb128 0xa
 507 01f3 A2140000 		.4byte	.LASF36
 508 01f7 05       		.byte	0x5
 509 01f8 48       		.byte	0x48
 510 01f9 A9000000 		.4byte	0xa9
 511 01fd 2D       		.byte	0x2d
 512 01fe 0A       		.uleb128 0xa
 513 01ff 05190000 		.4byte	.LASF37
 514 0203 05       		.byte	0x5
 515 0204 49       		.byte	0x49
 516 0205 A9000000 		.4byte	0xa9
 517 0209 2E       		.byte	0x2e
 518 020a 0A       		.uleb128 0xa
 519 020b FE170000 		.4byte	.LASF38
 520 020f 05       		.byte	0x5
 521 0210 4A       		.byte	0x4a
 522 0211 A9000000 		.4byte	0xa9
 523 0215 2F       		.byte	0x2f
 524 0216 0A       		.uleb128 0xa
 525 0217 FC130000 		.4byte	.LASF39
 526 021b 05       		.byte	0x5
 527 021c 4B       		.byte	0x4b
 528 021d A9000000 		.4byte	0xa9
 529 0221 30       		.byte	0x30
 530 0222 0A       		.uleb128 0xa
 531 0223 D70E0000 		.4byte	.LASF40
 532 0227 05       		.byte	0x5
 533 0228 4E       		.byte	0x4e
 534 0229 A9000000 		.4byte	0xa9
 535 022d 31       		.byte	0x31
 536 022e 0A       		.uleb128 0xa
 537 022f 8E170000 		.4byte	.LASF41
 538 0233 05       		.byte	0x5
 539 0234 4F       		.byte	0x4f
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 49


 540 0235 A9000000 		.4byte	0xa9
 541 0239 32       		.byte	0x32
 542 023a 0A       		.uleb128 0xa
 543 023b 610E0000 		.4byte	.LASF42
 544 023f 05       		.byte	0x5
 545 0240 50       		.byte	0x50
 546 0241 A9000000 		.4byte	0xa9
 547 0245 33       		.byte	0x33
 548 0246 0A       		.uleb128 0xa
 549 0247 CA0A0000 		.4byte	.LASF43
 550 024b 05       		.byte	0x5
 551 024c 51       		.byte	0x51
 552 024d A9000000 		.4byte	0xa9
 553 0251 34       		.byte	0x34
 554 0252 0A       		.uleb128 0xa
 555 0253 44070000 		.4byte	.LASF44
 556 0257 05       		.byte	0x5
 557 0258 52       		.byte	0x52
 558 0259 B4000000 		.4byte	0xb4
 559 025d 36       		.byte	0x36
 560 025e 0A       		.uleb128 0xa
 561 025f 72020000 		.4byte	.LASF45
 562 0263 05       		.byte	0x5
 563 0264 53       		.byte	0x53
 564 0265 B4000000 		.4byte	0xb4
 565 0269 38       		.byte	0x38
 566 026a 0A       		.uleb128 0xa
 567 026b B5020000 		.4byte	.LASF46
 568 026f 05       		.byte	0x5
 569 0270 54       		.byte	0x54
 570 0271 B4000000 		.4byte	0xb4
 571 0275 3A       		.byte	0x3a
 572 0276 0A       		.uleb128 0xa
 573 0277 59020000 		.4byte	.LASF47
 574 027b 05       		.byte	0x5
 575 027c 55       		.byte	0x55
 576 027d A9000000 		.4byte	0xa9
 577 0281 3C       		.byte	0x3c
 578 0282 0A       		.uleb128 0xa
 579 0283 73080000 		.4byte	.LASF48
 580 0287 05       		.byte	0x5
 581 0288 56       		.byte	0x56
 582 0289 A9000000 		.4byte	0xa9
 583 028d 3D       		.byte	0x3d
 584 028e 0A       		.uleb128 0xa
 585 028f 0F090000 		.4byte	.LASF49
 586 0293 05       		.byte	0x5
 587 0294 57       		.byte	0x57
 588 0295 A9000000 		.4byte	0xa9
 589 0299 3E       		.byte	0x3e
 590 029a 0A       		.uleb128 0xa
 591 029b A90D0000 		.4byte	.LASF50
 592 029f 05       		.byte	0x5
 593 02a0 58       		.byte	0x58
 594 02a1 A9000000 		.4byte	0xa9
 595 02a5 3F       		.byte	0x3f
 596 02a6 0A       		.uleb128 0xa
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 50


 597 02a7 F3010000 		.4byte	.LASF51
 598 02ab 05       		.byte	0x5
 599 02ac 59       		.byte	0x59
 600 02ad A9000000 		.4byte	0xa9
 601 02b1 40       		.byte	0x40
 602 02b2 0A       		.uleb128 0xa
 603 02b3 E7130000 		.4byte	.LASF52
 604 02b7 05       		.byte	0x5
 605 02b8 5A       		.byte	0x5a
 606 02b9 A9000000 		.4byte	0xa9
 607 02bd 41       		.byte	0x41
 608 02be 0A       		.uleb128 0xa
 609 02bf 1D170000 		.4byte	.LASF53
 610 02c3 05       		.byte	0x5
 611 02c4 5B       		.byte	0x5b
 612 02c5 A9000000 		.4byte	0xa9
 613 02c9 42       		.byte	0x42
 614 02ca 0A       		.uleb128 0xa
 615 02cb 230A0000 		.4byte	.LASF54
 616 02cf 05       		.byte	0x5
 617 02d0 5C       		.byte	0x5c
 618 02d1 A9000000 		.4byte	0xa9
 619 02d5 43       		.byte	0x43
 620 02d6 0A       		.uleb128 0xa
 621 02d7 890B0000 		.4byte	.LASF55
 622 02db 05       		.byte	0x5
 623 02dc 5D       		.byte	0x5d
 624 02dd A9000000 		.4byte	0xa9
 625 02e1 44       		.byte	0x44
 626 02e2 0A       		.uleb128 0xa
 627 02e3 59120000 		.4byte	.LASF56
 628 02e7 05       		.byte	0x5
 629 02e8 5E       		.byte	0x5e
 630 02e9 D5000000 		.4byte	0xd5
 631 02ed 48       		.byte	0x48
 632 02ee 0A       		.uleb128 0xa
 633 02ef A5030000 		.4byte	.LASF57
 634 02f3 05       		.byte	0x5
 635 02f4 5F       		.byte	0x5f
 636 02f5 D5000000 		.4byte	0xd5
 637 02f9 4C       		.byte	0x4c
 638 02fa 0A       		.uleb128 0xa
 639 02fb FB160000 		.4byte	.LASF58
 640 02ff 05       		.byte	0x5
 641 0300 60       		.byte	0x60
 642 0301 A9000000 		.4byte	0xa9
 643 0305 50       		.byte	0x50
 644 0306 0A       		.uleb128 0xa
 645 0307 E7080000 		.4byte	.LASF59
 646 030b 05       		.byte	0x5
 647 030c 61       		.byte	0x61
 648 030d A9000000 		.4byte	0xa9
 649 0311 51       		.byte	0x51
 650 0312 0A       		.uleb128 0xa
 651 0313 D7060000 		.4byte	.LASF60
 652 0317 05       		.byte	0x5
 653 0318 62       		.byte	0x62
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 51


 654 0319 A9000000 		.4byte	0xa9
 655 031d 52       		.byte	0x52
 656 031e 0A       		.uleb128 0xa
 657 031f 39060000 		.4byte	.LASF61
 658 0323 05       		.byte	0x5
 659 0324 63       		.byte	0x63
 660 0325 A9000000 		.4byte	0xa9
 661 0329 53       		.byte	0x53
 662 032a 0A       		.uleb128 0xa
 663 032b 62160000 		.4byte	.LASF62
 664 032f 05       		.byte	0x5
 665 0330 64       		.byte	0x64
 666 0331 A9000000 		.4byte	0xa9
 667 0335 54       		.byte	0x54
 668 0336 0A       		.uleb128 0xa
 669 0337 1D090000 		.4byte	.LASF63
 670 033b 05       		.byte	0x5
 671 033c 65       		.byte	0x65
 672 033d A9000000 		.4byte	0xa9
 673 0341 55       		.byte	0x55
 674 0342 0A       		.uleb128 0xa
 675 0343 00000000 		.4byte	.LASF64
 676 0347 05       		.byte	0x5
 677 0348 66       		.byte	0x66
 678 0349 A9000000 		.4byte	0xa9
 679 034d 56       		.byte	0x56
 680 034e 0A       		.uleb128 0xa
 681 034f 38180000 		.4byte	.LASF65
 682 0353 05       		.byte	0x5
 683 0354 67       		.byte	0x67
 684 0355 A9000000 		.4byte	0xa9
 685 0359 57       		.byte	0x57
 686 035a 0A       		.uleb128 0xa
 687 035b 55080000 		.4byte	.LASF66
 688 035f 05       		.byte	0x5
 689 0360 68       		.byte	0x68
 690 0361 A9000000 		.4byte	0xa9
 691 0365 58       		.byte	0x58
 692 0366 0A       		.uleb128 0xa
 693 0367 85180000 		.4byte	.LASF67
 694 036b 05       		.byte	0x5
 695 036c 69       		.byte	0x69
 696 036d A9000000 		.4byte	0xa9
 697 0371 59       		.byte	0x59
 698 0372 0A       		.uleb128 0xa
 699 0373 8E160000 		.4byte	.LASF68
 700 0377 05       		.byte	0x5
 701 0378 6E       		.byte	0x6e
 702 0379 BF000000 		.4byte	0xbf
 703 037d 5A       		.byte	0x5a
 704 037e 0A       		.uleb128 0xa
 705 037f AE010000 		.4byte	.LASF69
 706 0383 05       		.byte	0x5
 707 0384 6F       		.byte	0x6f
 708 0385 BF000000 		.4byte	0xbf
 709 0389 5C       		.byte	0x5c
 710 038a 0A       		.uleb128 0xa
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 52


 711 038b 0D0D0000 		.4byte	.LASF70
 712 038f 05       		.byte	0x5
 713 0390 70       		.byte	0x70
 714 0391 A9000000 		.4byte	0xa9
 715 0395 5E       		.byte	0x5e
 716 0396 0A       		.uleb128 0xa
 717 0397 D8100000 		.4byte	.LASF71
 718 039b 05       		.byte	0x5
 719 039c 71       		.byte	0x71
 720 039d A9000000 		.4byte	0xa9
 721 03a1 5F       		.byte	0x5f
 722 03a2 0A       		.uleb128 0xa
 723 03a3 2E0A0000 		.4byte	.LASF72
 724 03a7 05       		.byte	0x5
 725 03a8 72       		.byte	0x72
 726 03a9 A9000000 		.4byte	0xa9
 727 03ad 60       		.byte	0x60
 728 03ae 0A       		.uleb128 0xa
 729 03af 2F0C0000 		.4byte	.LASF73
 730 03b3 05       		.byte	0x5
 731 03b4 73       		.byte	0x73
 732 03b5 D5000000 		.4byte	0xd5
 733 03b9 64       		.byte	0x64
 734 03ba 0A       		.uleb128 0xa
 735 03bb F9080000 		.4byte	.LASF74
 736 03bf 05       		.byte	0x5
 737 03c0 76       		.byte	0x76
 738 03c1 BF000000 		.4byte	0xbf
 739 03c5 68       		.byte	0x68
 740 03c6 0A       		.uleb128 0xa
 741 03c7 71100000 		.4byte	.LASF75
 742 03cb 05       		.byte	0x5
 743 03cc 77       		.byte	0x77
 744 03cd BF000000 		.4byte	0xbf
 745 03d1 6A       		.byte	0x6a
 746 03d2 0A       		.uleb128 0xa
 747 03d3 3C0E0000 		.4byte	.LASF76
 748 03d7 05       		.byte	0x5
 749 03d8 78       		.byte	0x78
 750 03d9 BF000000 		.4byte	0xbf
 751 03dd 6C       		.byte	0x6c
 752 03de 0A       		.uleb128 0xa
 753 03df 27030000 		.4byte	.LASF77
 754 03e3 05       		.byte	0x5
 755 03e4 79       		.byte	0x79
 756 03e5 BF000000 		.4byte	0xbf
 757 03e9 6E       		.byte	0x6e
 758 03ea 0A       		.uleb128 0xa
 759 03eb 890C0000 		.4byte	.LASF78
 760 03ef 05       		.byte	0x5
 761 03f0 7B       		.byte	0x7b
 762 03f1 A9000000 		.4byte	0xa9
 763 03f5 70       		.byte	0x70
 764 03f6 0A       		.uleb128 0xa
 765 03f7 F3040000 		.4byte	.LASF79
 766 03fb 05       		.byte	0x5
 767 03fc 7C       		.byte	0x7c
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 53


 768 03fd A9000000 		.4byte	0xa9
 769 0401 71       		.byte	0x71
 770 0402 0A       		.uleb128 0xa
 771 0403 8F030000 		.4byte	.LASF80
 772 0407 05       		.byte	0x5
 773 0408 7D       		.byte	0x7d
 774 0409 A9000000 		.4byte	0xa9
 775 040d 72       		.byte	0x72
 776 040e 0A       		.uleb128 0xa
 777 040f 00020000 		.4byte	.LASF81
 778 0413 05       		.byte	0x5
 779 0414 7E       		.byte	0x7e
 780 0415 A9000000 		.4byte	0xa9
 781 0419 73       		.byte	0x73
 782 041a 0A       		.uleb128 0xa
 783 041b 64110000 		.4byte	.LASF82
 784 041f 05       		.byte	0x5
 785 0420 80       		.byte	0x80
 786 0421 BF000000 		.4byte	0xbf
 787 0425 74       		.byte	0x74
 788 0426 0A       		.uleb128 0xa
 789 0427 17100000 		.4byte	.LASF83
 790 042b 05       		.byte	0x5
 791 042c 81       		.byte	0x81
 792 042d BF000000 		.4byte	0xbf
 793 0431 76       		.byte	0x76
 794 0432 0A       		.uleb128 0xa
 795 0433 470B0000 		.4byte	.LASF84
 796 0437 05       		.byte	0x5
 797 0438 82       		.byte	0x82
 798 0439 BF000000 		.4byte	0xbf
 799 043d 78       		.byte	0x78
 800 043e 0A       		.uleb128 0xa
 801 043f FE060000 		.4byte	.LASF85
 802 0443 05       		.byte	0x5
 803 0444 83       		.byte	0x83
 804 0445 BF000000 		.4byte	0xbf
 805 0449 7A       		.byte	0x7a
 806 044a 0A       		.uleb128 0xa
 807 044b BE0C0000 		.4byte	.LASF86
 808 044f 05       		.byte	0x5
 809 0450 86       		.byte	0x86
 810 0451 A9000000 		.4byte	0xa9
 811 0455 7C       		.byte	0x7c
 812 0456 0A       		.uleb128 0xa
 813 0457 0C170000 		.4byte	.LASF87
 814 045b 05       		.byte	0x5
 815 045c 87       		.byte	0x87
 816 045d A9000000 		.4byte	0xa9
 817 0461 7D       		.byte	0x7d
 818 0462 0A       		.uleb128 0xa
 819 0463 90060000 		.4byte	.LASF88
 820 0467 05       		.byte	0x5
 821 0468 88       		.byte	0x88
 822 0469 A9000000 		.4byte	0xa9
 823 046d 7E       		.byte	0x7e
 824 046e 0A       		.uleb128 0xa
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 54


 825 046f EC050000 		.4byte	.LASF89
 826 0473 05       		.byte	0x5
 827 0474 89       		.byte	0x89
 828 0475 A9000000 		.4byte	0xa9
 829 0479 7F       		.byte	0x7f
 830 047a 0A       		.uleb128 0xa
 831 047b 13070000 		.4byte	.LASF90
 832 047f 05       		.byte	0x5
 833 0480 8A       		.byte	0x8a
 834 0481 A9000000 		.4byte	0xa9
 835 0485 80       		.byte	0x80
 836 0486 0A       		.uleb128 0xa
 837 0487 AF000000 		.4byte	.LASF91
 838 048b 05       		.byte	0x5
 839 048c 8D       		.byte	0x8d
 840 048d D5000000 		.4byte	0xd5
 841 0491 84       		.byte	0x84
 842 0492 0A       		.uleb128 0xa
 843 0493 250E0000 		.4byte	.LASF92
 844 0497 05       		.byte	0x5
 845 0498 8E       		.byte	0x8e
 846 0499 D5000000 		.4byte	0xd5
 847 049d 88       		.byte	0x88
 848 049e 0A       		.uleb128 0xa
 849 049f E20E0000 		.4byte	.LASF93
 850 04a3 05       		.byte	0x5
 851 04a4 8F       		.byte	0x8f
 852 04a5 D5000000 		.4byte	0xd5
 853 04a9 8C       		.byte	0x8c
 854 04aa 0A       		.uleb128 0xa
 855 04ab 82150000 		.4byte	.LASF94
 856 04af 05       		.byte	0x5
 857 04b0 90       		.byte	0x90
 858 04b1 D5000000 		.4byte	0xd5
 859 04b5 90       		.byte	0x90
 860 04b6 0A       		.uleb128 0xa
 861 04b7 58130000 		.4byte	.LASF95
 862 04bb 05       		.byte	0x5
 863 04bc 91       		.byte	0x91
 864 04bd D5000000 		.4byte	0xd5
 865 04c1 94       		.byte	0x94
 866 04c2 0A       		.uleb128 0xa
 867 04c3 08050000 		.4byte	.LASF96
 868 04c7 05       		.byte	0x5
 869 04c8 92       		.byte	0x92
 870 04c9 D5000000 		.4byte	0xd5
 871 04cd 98       		.byte	0x98
 872 04ce 0A       		.uleb128 0xa
 873 04cf 5B140000 		.4byte	.LASF97
 874 04d3 05       		.byte	0x5
 875 04d4 93       		.byte	0x93
 876 04d5 D5000000 		.4byte	0xd5
 877 04d9 9C       		.byte	0x9c
 878 04da 0A       		.uleb128 0xa
 879 04db 0D0A0000 		.4byte	.LASF98
 880 04df 05       		.byte	0x5
 881 04e0 94       		.byte	0x94
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 55


 882 04e1 D5000000 		.4byte	0xd5
 883 04e5 A0       		.byte	0xa0
 884 04e6 0A       		.uleb128 0xa
 885 04e7 99010000 		.4byte	.LASF99
 886 04eb 05       		.byte	0x5
 887 04ec 95       		.byte	0x95
 888 04ed BF000000 		.4byte	0xbf
 889 04f1 A4       		.byte	0xa4
 890 04f2 0A       		.uleb128 0xa
 891 04f3 45110000 		.4byte	.LASF100
 892 04f7 05       		.byte	0x5
 893 04f8 96       		.byte	0x96
 894 04f9 BF000000 		.4byte	0xbf
 895 04fd A6       		.byte	0xa6
 896 04fe 0A       		.uleb128 0xa
 897 04ff 0A150000 		.4byte	.LASF101
 898 0503 05       		.byte	0x5
 899 0504 97       		.byte	0x97
 900 0505 BF000000 		.4byte	0xbf
 901 0509 A8       		.byte	0xa8
 902 050a 0A       		.uleb128 0xa
 903 050b E90C0000 		.4byte	.LASF102
 904 050f 05       		.byte	0x5
 905 0510 98       		.byte	0x98
 906 0511 BF000000 		.4byte	0xbf
 907 0515 AA       		.byte	0xaa
 908 0516 0A       		.uleb128 0xa
 909 0517 B3030000 		.4byte	.LASF103
 910 051b 05       		.byte	0x5
 911 051c 99       		.byte	0x99
 912 051d BF000000 		.4byte	0xbf
 913 0521 AC       		.byte	0xac
 914 0522 0A       		.uleb128 0xa
 915 0523 6B0F0000 		.4byte	.LASF104
 916 0527 05       		.byte	0x5
 917 0528 9A       		.byte	0x9a
 918 0529 BF000000 		.4byte	0xbf
 919 052d AE       		.byte	0xae
 920 052e 0A       		.uleb128 0xa
 921 052f D0140000 		.4byte	.LASF105
 922 0533 05       		.byte	0x5
 923 0534 9D       		.byte	0x9d
 924 0535 BF000000 		.4byte	0xbf
 925 0539 B0       		.byte	0xb0
 926 053a 0A       		.uleb128 0xa
 927 053b 74000000 		.4byte	.LASF106
 928 053f 05       		.byte	0x5
 929 0540 9E       		.byte	0x9e
 930 0541 D5000000 		.4byte	0xd5
 931 0545 B4       		.byte	0xb4
 932 0546 00       		.byte	0
 933 0547 04       		.uleb128 0x4
 934 0548 3A150000 		.4byte	.LASF107
 935 054c 05       		.byte	0x5
 936 054d 9F       		.byte	0x9f
 937 054e 36010000 		.4byte	0x136
 938 0552 0B       		.uleb128 0xb
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 56


 939 0553 02       		.byte	0x2
 940 0554 65000000 		.4byte	0x65
 941 0558 06       		.byte	0x6
 942 0559 24       		.byte	0x24
 943 055a 13090000 		.4byte	0x913
 944 055e 0C       		.uleb128 0xc
 945 055f 430D0000 		.4byte	.LASF108
 946 0563 71       		.sleb128 -15
 947 0564 0C       		.uleb128 0xc
 948 0565 1C120000 		.4byte	.LASF109
 949 0569 72       		.sleb128 -14
 950 056a 0C       		.uleb128 0xc
 951 056b 45170000 		.4byte	.LASF110
 952 056f 73       		.sleb128 -13
 953 0570 0C       		.uleb128 0xc
 954 0571 49050000 		.4byte	.LASF111
 955 0575 74       		.sleb128 -12
 956 0576 0C       		.uleb128 0xc
 957 0577 BF0D0000 		.4byte	.LASF112
 958 057b 75       		.sleb128 -11
 959 057c 0C       		.uleb128 0xc
 960 057d C4150000 		.4byte	.LASF113
 961 0581 76       		.sleb128 -10
 962 0582 0C       		.uleb128 0xc
 963 0583 91070000 		.4byte	.LASF114
 964 0587 7B       		.sleb128 -5
 965 0588 0C       		.uleb128 0xc
 966 0589 B2150000 		.4byte	.LASF115
 967 058d 7C       		.sleb128 -4
 968 058e 0C       		.uleb128 0xc
 969 058f 16040000 		.4byte	.LASF116
 970 0593 7E       		.sleb128 -2
 971 0594 0C       		.uleb128 0xc
 972 0595 95140000 		.4byte	.LASF117
 973 0599 7F       		.sleb128 -1
 974 059a 0D       		.uleb128 0xd
 975 059b 4C180000 		.4byte	.LASF118
 976 059f 00       		.byte	0
 977 05a0 0D       		.uleb128 0xd
 978 05a1 790F0000 		.4byte	.LASF119
 979 05a5 01       		.byte	0x1
 980 05a6 0D       		.uleb128 0xd
 981 05a7 99020000 		.4byte	.LASF120
 982 05ab 02       		.byte	0x2
 983 05ac 0D       		.uleb128 0xd
 984 05ad AE130000 		.4byte	.LASF121
 985 05b1 03       		.byte	0x3
 986 05b2 0D       		.uleb128 0xd
 987 05b3 5B0A0000 		.4byte	.LASF122
 988 05b7 04       		.byte	0x4
 989 05b8 0D       		.uleb128 0xd
 990 05b9 C1170000 		.4byte	.LASF123
 991 05bd 05       		.byte	0x5
 992 05be 0D       		.uleb128 0xd
 993 05bf BB0E0000 		.4byte	.LASF124
 994 05c3 06       		.byte	0x6
 995 05c4 0D       		.uleb128 0xd
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 57


 996 05c5 B4050000 		.4byte	.LASF125
 997 05c9 07       		.byte	0x7
 998 05ca 0D       		.uleb128 0xd
 999 05cb 20130000 		.4byte	.LASF126
 1000 05cf 08       		.byte	0x8
 1001 05d0 0D       		.uleb128 0xd
 1002 05d1 F1090000 		.4byte	.LASF127
 1003 05d5 09       		.byte	0x9
 1004 05d6 0D       		.uleb128 0xd
 1005 05d7 770A0000 		.4byte	.LASF128
 1006 05db 0A       		.byte	0xa
 1007 05dc 0D       		.uleb128 0xd
 1008 05dd FE070000 		.4byte	.LASF129
 1009 05e1 0B       		.byte	0xb
 1010 05e2 0D       		.uleb128 0xd
 1011 05e3 9E110000 		.4byte	.LASF130
 1012 05e7 0C       		.byte	0xc
 1013 05e8 0D       		.uleb128 0xd
 1014 05e9 2B010000 		.4byte	.LASF131
 1015 05ed 0D       		.byte	0xd
 1016 05ee 0D       		.uleb128 0xd
 1017 05ef CA120000 		.4byte	.LASF132
 1018 05f3 0E       		.byte	0xe
 1019 05f4 0D       		.uleb128 0xd
 1020 05f5 40000000 		.4byte	.LASF133
 1021 05f9 0F       		.byte	0xf
 1022 05fa 0D       		.uleb128 0xd
 1023 05fb B7160000 		.4byte	.LASF134
 1024 05ff 10       		.byte	0x10
 1025 0600 0D       		.uleb128 0xd
 1026 0601 D30C0000 		.4byte	.LASF135
 1027 0605 11       		.byte	0x11
 1028 0606 0D       		.uleb128 0xd
 1029 0607 34050000 		.4byte	.LASF136
 1030 060b 12       		.byte	0x12
 1031 060c 0D       		.uleb128 0xd
 1032 060d 9D0C0000 		.4byte	.LASF137
 1033 0611 13       		.byte	0x13
 1034 0612 0D       		.uleb128 0xd
 1035 0613 7D020000 		.4byte	.LASF138
 1036 0617 14       		.byte	0x14
 1037 0618 0D       		.uleb128 0xd
 1038 0619 51070000 		.4byte	.LASF139
 1039 061d 15       		.byte	0x15
 1040 061e 0D       		.uleb128 0xd
 1041 061f B60A0000 		.4byte	.LASF140
 1042 0623 16       		.byte	0x16
 1043 0624 0D       		.uleb128 0xd
 1044 0625 40020000 		.4byte	.LASF141
 1045 0629 17       		.byte	0x17
 1046 062a 0D       		.uleb128 0xd
 1047 062b BB110000 		.4byte	.LASF142
 1048 062f 18       		.byte	0x18
 1049 0630 0D       		.uleb128 0xd
 1050 0631 270D0000 		.4byte	.LASF143
 1051 0635 19       		.byte	0x19
 1052 0636 0D       		.uleb128 0xd
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 58


 1053 0637 FA000000 		.4byte	.LASF144
 1054 063b 1A       		.byte	0x1a
 1055 063c 0D       		.uleb128 0xd
 1056 063d 95080000 		.4byte	.LASF145
 1057 0641 1B       		.byte	0x1b
 1058 0642 0D       		.uleb128 0xd
 1059 0643 10190000 		.4byte	.LASF146
 1060 0647 1C       		.byte	0x1c
 1061 0648 0D       		.uleb128 0xd
 1062 0649 46160000 		.4byte	.LASF147
 1063 064d 1D       		.byte	0x1d
 1064 064e 0D       		.uleb128 0xd
 1065 064f 3C130000 		.4byte	.LASF148
 1066 0653 1E       		.byte	0x1e
 1067 0654 0D       		.uleb128 0xd
 1068 0655 E7120000 		.4byte	.LASF149
 1069 0659 1F       		.byte	0x1f
 1070 065a 0D       		.uleb128 0xd
 1071 065b 19110000 		.4byte	.LASF150
 1072 065f 20       		.byte	0x20
 1073 0660 0D       		.uleb128 0xd
 1074 0661 1B080000 		.4byte	.LASF151
 1075 0665 21       		.byte	0x21
 1076 0666 0D       		.uleb128 0xd
 1077 0667 DD170000 		.4byte	.LASF152
 1078 066b 22       		.byte	0x22
 1079 066c 0D       		.uleb128 0xd
 1080 066d CA0B0000 		.4byte	.LASF153
 1081 0671 23       		.byte	0x23
 1082 0672 0D       		.uleb128 0xd
 1083 0673 D6010000 		.4byte	.LASF154
 1084 0677 24       		.byte	0x24
 1085 0678 0D       		.uleb128 0xd
 1086 0679 AD120000 		.4byte	.LASF155
 1087 067d 25       		.byte	0x25
 1088 067e 0D       		.uleb128 0xd
 1089 067f 27070000 		.4byte	.LASF156
 1090 0683 26       		.byte	0x26
 1091 0684 0D       		.uleb128 0xd
 1092 0685 D9160000 		.4byte	.LASF157
 1093 0689 27       		.byte	0x27
 1094 068a 0D       		.uleb128 0xd
 1095 068b 820D0000 		.4byte	.LASF158
 1096 068f 28       		.byte	0x28
 1097 0690 0D       		.uleb128 0xd
 1098 0691 9D070000 		.4byte	.LASF159
 1099 0695 29       		.byte	0x29
 1100 0696 0D       		.uleb128 0xd
 1101 0697 8B0E0000 		.4byte	.LASF160
 1102 069b 2A       		.byte	0x2a
 1103 069c 0D       		.uleb128 0xd
 1104 069d 81130000 		.4byte	.LASF161
 1105 06a1 2B       		.byte	0x2b
 1106 06a2 0D       		.uleb128 0xd
 1107 06a3 16010000 		.4byte	.LASF162
 1108 06a7 2C       		.byte	0x2c
 1109 06a8 0D       		.uleb128 0xd
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 59


 1110 06a9 4B060000 		.4byte	.LASF163
 1111 06ad 2D       		.byte	0x2d
 1112 06ae 0D       		.uleb128 0xd
 1113 06af 6D0D0000 		.4byte	.LASF164
 1114 06b3 2E       		.byte	0x2e
 1115 06b4 0D       		.uleb128 0xd
 1116 06b5 74120000 		.4byte	.LASF165
 1117 06b9 2F       		.byte	0x2f
 1118 06ba 0D       		.uleb128 0xd
 1119 06bb 2C190000 		.4byte	.LASF166
 1120 06bf 30       		.byte	0x30
 1121 06c0 0D       		.uleb128 0xd
 1122 06c1 CC070000 		.4byte	.LASF167
 1123 06c5 31       		.byte	0x31
 1124 06c6 0D       		.uleb128 0xd
 1125 06c7 3F140000 		.4byte	.LASF168
 1126 06cb 32       		.byte	0x32
 1127 06cc 0D       		.uleb128 0xd
 1128 06cd 140B0000 		.4byte	.LASF169
 1129 06d1 33       		.byte	0x33
 1130 06d2 0D       		.uleb128 0xd
 1131 06d3 14000000 		.4byte	.LASF170
 1132 06d7 34       		.byte	0x34
 1133 06d8 0D       		.uleb128 0xd
 1134 06d9 4F0F0000 		.4byte	.LASF171
 1135 06dd 35       		.byte	0x35
 1136 06de 0D       		.uleb128 0xd
 1137 06df 16150000 		.4byte	.LASF172
 1138 06e3 36       		.byte	0x36
 1139 06e4 0D       		.uleb128 0xd
 1140 06e5 72160000 		.4byte	.LASF173
 1141 06e9 37       		.byte	0x37
 1142 06ea 0D       		.uleb128 0xd
 1143 06eb 3F0A0000 		.4byte	.LASF174
 1144 06ef 38       		.byte	0x38
 1145 06f0 0D       		.uleb128 0xd
 1146 06f1 C6000000 		.4byte	.LASF175
 1147 06f5 39       		.byte	0x39
 1148 06f6 0D       		.uleb128 0xd
 1149 06f7 29170000 		.4byte	.LASF176
 1150 06fb 3A       		.byte	0x3a
 1151 06fc 0D       		.uleb128 0xd
 1152 06fd 330F0000 		.4byte	.LASF177
 1153 0701 3B       		.byte	0x3b
 1154 0702 0D       		.uleb128 0xd
 1155 0703 B9090000 		.4byte	.LASF178
 1156 0707 3C       		.byte	0x3c
 1157 0708 0D       		.uleb128 0xd
 1158 0709 68180000 		.4byte	.LASF179
 1159 070d 3D       		.byte	0x3d
 1160 070e 0D       		.uleb128 0xd
 1161 070f A20F0000 		.4byte	.LASF180
 1162 0713 3E       		.byte	0x3e
 1163 0714 0D       		.uleb128 0xd
 1164 0715 CA020000 		.4byte	.LASF181
 1165 0719 3F       		.byte	0x3f
 1166 071a 0D       		.uleb128 0xd
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 60


 1167 071b CA130000 		.4byte	.LASF182
 1168 071f 40       		.byte	0x40
 1169 0720 0D       		.uleb128 0xd
 1170 0721 990A0000 		.4byte	.LASF183
 1171 0725 41       		.byte	0x41
 1172 0726 0D       		.uleb128 0xd
 1173 0727 C1030000 		.4byte	.LASF184
 1174 072b 42       		.byte	0x42
 1175 072c 0D       		.uleb128 0xd
 1176 072d B4140000 		.4byte	.LASF185
 1177 0731 43       		.byte	0x43
 1178 0732 0D       		.uleb128 0xd
 1179 0733 6D0B0000 		.4byte	.LASF186
 1180 0737 44       		.byte	0x44
 1181 0738 0D       		.uleb128 0xd
 1182 0739 99180000 		.4byte	.LASF187
 1183 073d 45       		.byte	0x45
 1184 073e 0D       		.uleb128 0xd
 1185 073f C40F0000 		.4byte	.LASF188
 1186 0743 46       		.byte	0x46
 1187 0744 0D       		.uleb128 0xd
 1188 0745 74060000 		.4byte	.LASF189
 1189 0749 47       		.byte	0x47
 1190 074a 0D       		.uleb128 0xd
 1191 074b 08140000 		.4byte	.LASF190
 1192 074f 48       		.byte	0x48
 1193 0750 0D       		.uleb128 0xd
 1194 0751 DB0A0000 		.4byte	.LASF191
 1195 0755 49       		.byte	0x49
 1196 0756 0D       		.uleb128 0xd
 1197 0757 48010000 		.4byte	.LASF192
 1198 075b 4A       		.byte	0x4a
 1199 075c 0D       		.uleb128 0xd
 1200 075d 170F0000 		.4byte	.LASF193
 1201 0761 4B       		.byte	0x4b
 1202 0762 0D       		.uleb128 0xd
 1203 0763 E00F0000 		.4byte	.LASF194
 1204 0767 4C       		.byte	0x4c
 1205 0768 0D       		.uleb128 0xd
 1206 0769 A3060000 		.4byte	.LASF195
 1207 076d 4D       		.byte	0x4d
 1208 076e 0D       		.uleb128 0xd
 1209 076f 03130000 		.4byte	.LASF196
 1210 0773 4E       		.byte	0x4e
 1211 0774 0D       		.uleb128 0xd
 1212 0775 F70A0000 		.4byte	.LASF197
 1213 0779 4F       		.byte	0x4f
 1214 077a 0D       		.uleb128 0xd
 1215 077b 64010000 		.4byte	.LASF198
 1216 077f 50       		.byte	0x50
 1217 0780 0D       		.uleb128 0xd
 1218 0781 D9110000 		.4byte	.LASF199
 1219 0785 51       		.byte	0x51
 1220 0786 0D       		.uleb128 0xd
 1221 0787 37080000 		.4byte	.LASF200
 1222 078b 52       		.byte	0x52
 1223 078c 0D       		.uleb128 0xd
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 61


 1224 078d 0A180000 		.4byte	.LASF201
 1225 0791 53       		.byte	0x53
 1226 0792 0D       		.uleb128 0xd
 1227 0793 CF180000 		.4byte	.LASF202
 1228 0797 54       		.byte	0x54
 1229 0798 0D       		.uleb128 0xd
 1230 0799 E70B0000 		.4byte	.LASF203
 1231 079d 55       		.byte	0x55
 1232 079e 0D       		.uleb128 0xd
 1233 079f F70E0000 		.4byte	.LASF204
 1234 07a3 56       		.byte	0x56
 1235 07a4 0D       		.uleb128 0xd
 1236 07a5 05060000 		.4byte	.LASF205
 1237 07a9 57       		.byte	0x57
 1238 07aa 0D       		.uleb128 0xd
 1239 07ab 41190000 		.4byte	.LASF206
 1240 07af 58       		.byte	0x58
 1241 07b0 0D       		.uleb128 0xd
 1242 07b1 83100000 		.4byte	.LASF207
 1243 07b5 59       		.byte	0x59
 1244 07b6 0D       		.uleb128 0xd
 1245 07b7 EB180000 		.4byte	.LASF208
 1246 07bb 5A       		.byte	0x5a
 1247 07bc 0D       		.uleb128 0xd
 1248 07bd 4E0D0000 		.4byte	.LASF209
 1249 07c1 5B       		.byte	0x5b
 1250 07c2 0D       		.uleb128 0xd
 1251 07c3 FC030000 		.4byte	.LASF210
 1252 07c7 5C       		.byte	0x5c
 1253 07c8 0D       		.uleb128 0xd
 1254 07c9 F0140000 		.4byte	.LASF211
 1255 07cd 5D       		.byte	0x5d
 1256 07ce 0D       		.uleb128 0xd
 1257 07cf C7080000 		.4byte	.LASF212
 1258 07d3 5E       		.byte	0x5e
 1259 07d4 0D       		.uleb128 0xd
 1260 07d5 B5180000 		.4byte	.LASF213
 1261 07d9 5F       		.byte	0x5f
 1262 07da 0D       		.uleb128 0xd
 1263 07db FD0F0000 		.4byte	.LASF214
 1264 07df 60       		.byte	0x60
 1265 07e0 0D       		.uleb128 0xd
 1266 07e1 34030000 		.4byte	.LASF215
 1267 07e5 61       		.byte	0x61
 1268 07e6 0D       		.uleb128 0xd
 1269 07e7 D4150000 		.4byte	.LASF216
 1270 07eb 62       		.byte	0x62
 1271 07ec 0D       		.uleb128 0xd
 1272 07ed 6E090000 		.4byte	.LASF217
 1273 07f1 63       		.byte	0x63
 1274 07f2 0D       		.uleb128 0xd
 1275 07f3 61190000 		.4byte	.LASF218
 1276 07f7 64       		.byte	0x64
 1277 07f8 0D       		.uleb128 0xd
 1278 07f9 A3100000 		.4byte	.LASF219
 1279 07fd 65       		.byte	0x65
 1280 07fe 0D       		.uleb128 0xd
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 62


 1281 07ff B2070000 		.4byte	.LASF220
 1282 0803 66       		.byte	0x66
 1283 0804 0D       		.uleb128 0xd
 1284 0805 4A150000 		.4byte	.LASF221
 1285 0809 67       		.byte	0x67
 1286 080a 0D       		.uleb128 0xd
 1287 080b FF0B0000 		.4byte	.LASF222
 1288 080f 68       		.byte	0x68
 1289 0810 0D       		.uleb128 0xd
 1290 0811 17020000 		.4byte	.LASF223
 1291 0815 69       		.byte	0x69
 1292 0816 0D       		.uleb128 0xd
 1293 0817 2A100000 		.4byte	.LASF224
 1294 081b 6A       		.byte	0x6a
 1295 081c 0D       		.uleb128 0xd
 1296 081d 6C070000 		.4byte	.LASF225
 1297 0821 6B       		.byte	0x6b
 1298 0822 0D       		.uleb128 0xd
 1299 0823 A6170000 		.4byte	.LASF226
 1300 0827 6C       		.byte	0x6c
 1301 0828 0D       		.uleb128 0xd
 1302 0829 A00E0000 		.4byte	.LASF227
 1303 082d 6D       		.byte	0x6d
 1304 082e 0D       		.uleb128 0xd
 1305 082f 99050000 		.4byte	.LASF228
 1306 0833 6E       		.byte	0x6e
 1307 0834 0D       		.uleb128 0xd
 1308 0835 2B160000 		.4byte	.LASF229
 1309 0839 6F       		.byte	0x6f
 1310 083a 0D       		.uleb128 0xd
 1311 083b D6090000 		.4byte	.LASF230
 1312 083f 70       		.byte	0x70
 1313 0840 0D       		.uleb128 0xd
 1314 0841 59000000 		.4byte	.LASF231
 1315 0845 71       		.byte	0x71
 1316 0846 0D       		.uleb128 0xd
 1317 0847 F8100000 		.4byte	.LASF232
 1318 084b 72       		.byte	0x72
 1319 084c 0D       		.uleb128 0xd
 1320 084d 5F050000 		.4byte	.LASF233
 1321 0851 73       		.byte	0x73
 1322 0852 0D       		.uleb128 0xd
 1323 0853 97150000 		.4byte	.LASF234
 1324 0857 74       		.byte	0x74
 1325 0858 0D       		.uleb128 0xd
 1326 0859 660C0000 		.4byte	.LASF235
 1327 085d 75       		.byte	0x75
 1328 085e 0D       		.uleb128 0xd
 1329 085f 30120000 		.4byte	.LASF236
 1330 0863 76       		.byte	0x76
 1331 0864 0D       		.uleb128 0xd
 1332 0865 0C030000 		.4byte	.LASF237
 1333 0869 77       		.byte	0x77
 1334 086a 0D       		.uleb128 0xd
 1335 086b 24140000 		.4byte	.LASF238
 1336 086f 78       		.byte	0x78
 1337 0870 0D       		.uleb128 0xd
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 63


 1338 0871 F1020000 		.4byte	.LASF239
 1339 0875 79       		.byte	0x79
 1340 0876 0D       		.uleb128 0xd
 1341 0877 78170000 		.4byte	.LASF240
 1342 087b 7A       		.byte	0x7a
 1343 087c 0D       		.uleb128 0xd
 1344 087d 4B0E0000 		.4byte	.LASF241
 1345 0881 7B       		.byte	0x7b
 1346 0882 0D       		.uleb128 0xd
 1347 0883 7A050000 		.4byte	.LASF242
 1348 0887 7C       		.byte	0x7c
 1349 0888 0D       		.uleb128 0xd
 1350 0889 EE150000 		.4byte	.LASF243
 1351 088d 7D       		.byte	0x7d
 1352 088e 0D       		.uleb128 0xd
 1353 088f 88090000 		.4byte	.LASF244
 1354 0893 7E       		.byte	0x7e
 1355 0894 0D       		.uleb128 0xd
 1356 0895 B1080000 		.4byte	.LASF245
 1357 0899 7F       		.byte	0x7f
 1358 089a 0D       		.uleb128 0xd
 1359 089b BD100000 		.4byte	.LASF246
 1360 089f 80       		.byte	0x80
 1361 08a0 0D       		.uleb128 0xd
 1362 08a1 1E050000 		.4byte	.LASF247
 1363 08a5 81       		.byte	0x81
 1364 08a6 0D       		.uleb128 0xd
 1365 08a7 64150000 		.4byte	.LASF248
 1366 08ab 82       		.byte	0x82
 1367 08ac 0D       		.uleb128 0xd
 1368 08ad 190C0000 		.4byte	.LASF249
 1369 08b1 83       		.byte	0x83
 1370 08b2 0D       		.uleb128 0xd
 1371 08b3 98000000 		.4byte	.LASF250
 1372 08b7 84       		.byte	0x84
 1373 08b8 0D       		.uleb128 0xd
 1374 08b9 7E080000 		.4byte	.LASF251
 1375 08bd 85       		.byte	0x85
 1376 08be 0D       		.uleb128 0xd
 1377 08bf 7E140000 		.4byte	.LASF252
 1378 08c3 86       		.byte	0x86
 1379 08c4 0D       		.uleb128 0xd
 1380 08c5 400C0000 		.4byte	.LASF253
 1381 08c9 87       		.byte	0x87
 1382 08ca 0D       		.uleb128 0xd
 1383 08cb DD030000 		.4byte	.LASF254
 1384 08cf 88       		.byte	0x88
 1385 08d0 0D       		.uleb128 0xd
 1386 08d1 D5050000 		.4byte	.LASF255
 1387 08d5 89       		.byte	0x89
 1388 08d6 0D       		.uleb128 0xd
 1389 08d7 60170000 		.4byte	.LASF256
 1390 08db 8A       		.byte	0x8a
 1391 08dc 0D       		.uleb128 0xd
 1392 08dd 31090000 		.4byte	.LASF257
 1393 08e1 8B       		.byte	0x8b
 1394 08e2 0D       		.uleb128 0xd
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 64


 1395 08e3 9E090000 		.4byte	.LASF258
 1396 08e7 8C       		.byte	0x8c
 1397 08e8 0D       		.uleb128 0xd
 1398 08e9 DF070000 		.4byte	.LASF259
 1399 08ed 8D       		.byte	0x8d
 1400 08ee 0D       		.uleb128 0xd
 1401 08ef 6D130000 		.4byte	.LASF260
 1402 08f3 8E       		.byte	0x8e
 1403 08f4 0D       		.uleb128 0xd
 1404 08f5 6D0E0000 		.4byte	.LASF261
 1405 08f9 8F       		.byte	0x8f
 1406 08fa 0D       		.uleb128 0xd
 1407 08fb C0060000 		.4byte	.LASF262
 1408 08ff 90       		.byte	0x90
 1409 0900 0D       		.uleb128 0xd
 1410 0901 AE0B0000 		.4byte	.LASF263
 1411 0905 91       		.byte	0x91
 1412 0906 0D       		.uleb128 0xd
 1413 0907 55090000 		.4byte	.LASF264
 1414 090b 92       		.byte	0x92
 1415 090c 0D       		.uleb128 0xd
 1416 090d 5C0B0000 		.4byte	.LASF265
 1417 0911 F0       		.byte	0xf0
 1418 0912 00       		.byte	0
 1419 0913 04       		.uleb128 0x4
 1420 0914 69080000 		.4byte	.LASF266
 1421 0918 06       		.byte	0x6
 1422 0919 F4       		.byte	0xf4
 1423 091a 52050000 		.4byte	0x552
 1424 091e 0E       		.uleb128 0xe
 1425 091f 040E     		.2byte	0xe04
 1426 0921 02       		.byte	0x2
 1427 0922 9601     		.2byte	0x196
 1428 0924 DA090000 		.4byte	0x9da
 1429 0928 0F       		.uleb128 0xf
 1430 0929 00060000 		.4byte	.LASF267
 1431 092d 02       		.byte	0x2
 1432 092e 9801     		.2byte	0x198
 1433 0930 DA090000 		.4byte	0x9da
 1434 0934 00       		.byte	0
 1435 0935 0F       		.uleb128 0xf
 1436 0936 5A110000 		.4byte	.LASF268
 1437 093a 02       		.byte	0x2
 1438 093b 9901     		.2byte	0x199
 1439 093d DF090000 		.4byte	0x9df
 1440 0941 20       		.byte	0x20
 1441 0942 0F       		.uleb128 0xf
 1442 0943 99160000 		.4byte	.LASF269
 1443 0947 02       		.byte	0x2
 1444 0948 9A01     		.2byte	0x19a
 1445 094a EF090000 		.4byte	0x9ef
 1446 094e 80       		.byte	0x80
 1447 094f 0F       		.uleb128 0xf
 1448 0950 60060000 		.4byte	.LASF270
 1449 0954 02       		.byte	0x2
 1450 0955 9B01     		.2byte	0x19b
 1451 0957 DF090000 		.4byte	0x9df
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 65


 1452 095b A0       		.byte	0xa0
 1453 095c 10       		.uleb128 0x10
 1454 095d F9170000 		.4byte	.LASF271
 1455 0961 02       		.byte	0x2
 1456 0962 9C01     		.2byte	0x19c
 1457 0964 F4090000 		.4byte	0x9f4
 1458 0968 0001     		.2byte	0x100
 1459 096a 10       		.uleb128 0x10
 1460 096b 76110000 		.4byte	.LASF272
 1461 096f 02       		.byte	0x2
 1462 0970 9D01     		.2byte	0x19d
 1463 0972 DF090000 		.4byte	0x9df
 1464 0976 2001     		.2byte	0x120
 1465 0978 10       		.uleb128 0x10
 1466 0979 B90C0000 		.4byte	.LASF273
 1467 097d 02       		.byte	0x2
 1468 097e 9E01     		.2byte	0x19e
 1469 0980 F9090000 		.4byte	0x9f9
 1470 0984 8001     		.2byte	0x180
 1471 0986 10       		.uleb128 0x10
 1472 0987 80110000 		.4byte	.LASF274
 1473 098b 02       		.byte	0x2
 1474 098c 9F01     		.2byte	0x19f
 1475 098e DF090000 		.4byte	0x9df
 1476 0992 A001     		.2byte	0x1a0
 1477 0994 10       		.uleb128 0x10
 1478 0995 9E160000 		.4byte	.LASF275
 1479 0999 02       		.byte	0x2
 1480 099a A001     		.2byte	0x1a0
 1481 099c FE090000 		.4byte	0x9fe
 1482 09a0 0002     		.2byte	0x200
 1483 09a2 10       		.uleb128 0x10
 1484 09a3 8A110000 		.4byte	.LASF276
 1485 09a7 02       		.byte	0x2
 1486 09a8 A101     		.2byte	0x1a1
 1487 09aa 030A0000 		.4byte	0xa03
 1488 09ae 2002     		.2byte	0x220
 1489 09b0 11       		.uleb128 0x11
 1490 09b1 495000   		.ascii	"IP\000"
 1491 09b4 02       		.byte	0x2
 1492 09b5 A201     		.2byte	0x1a2
 1493 09b7 230A0000 		.4byte	0xa23
 1494 09bb 0003     		.2byte	0x300
 1495 09bd 10       		.uleb128 0x10
 1496 09be 94110000 		.4byte	.LASF277
 1497 09c2 02       		.byte	0x2
 1498 09c3 A301     		.2byte	0x1a3
 1499 09c5 280A0000 		.4byte	0xa28
 1500 09c9 F003     		.2byte	0x3f0
 1501 09cb 10       		.uleb128 0x10
 1502 09cc D3100000 		.4byte	.LASF278
 1503 09d0 02       		.byte	0x2
 1504 09d1 A401     		.2byte	0x1a4
 1505 09d3 E0000000 		.4byte	0xe0
 1506 09d7 000E     		.2byte	0xe00
 1507 09d9 00       		.byte	0
 1508 09da 05       		.uleb128 0x5
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 66


 1509 09db 11010000 		.4byte	0x111
 1510 09df 07       		.uleb128 0x7
 1511 09e0 D5000000 		.4byte	0xd5
 1512 09e4 EF090000 		.4byte	0x9ef
 1513 09e8 08       		.uleb128 0x8
 1514 09e9 EA000000 		.4byte	0xea
 1515 09ed 17       		.byte	0x17
 1516 09ee 00       		.byte	0
 1517 09ef 05       		.uleb128 0x5
 1518 09f0 11010000 		.4byte	0x111
 1519 09f4 05       		.uleb128 0x5
 1520 09f5 11010000 		.4byte	0x111
 1521 09f9 05       		.uleb128 0x5
 1522 09fa 11010000 		.4byte	0x111
 1523 09fe 05       		.uleb128 0x5
 1524 09ff 11010000 		.4byte	0x111
 1525 0a03 07       		.uleb128 0x7
 1526 0a04 D5000000 		.4byte	0xd5
 1527 0a08 130A0000 		.4byte	0xa13
 1528 0a0c 08       		.uleb128 0x8
 1529 0a0d EA000000 		.4byte	0xea
 1530 0a11 37       		.byte	0x37
 1531 0a12 00       		.byte	0
 1532 0a13 07       		.uleb128 0x7
 1533 0a14 31010000 		.4byte	0x131
 1534 0a18 230A0000 		.4byte	0xa23
 1535 0a1c 08       		.uleb128 0x8
 1536 0a1d EA000000 		.4byte	0xea
 1537 0a21 EF       		.byte	0xef
 1538 0a22 00       		.byte	0
 1539 0a23 05       		.uleb128 0x5
 1540 0a24 130A0000 		.4byte	0xa13
 1541 0a28 07       		.uleb128 0x7
 1542 0a29 D5000000 		.4byte	0xd5
 1543 0a2d 390A0000 		.4byte	0xa39
 1544 0a31 12       		.uleb128 0x12
 1545 0a32 EA000000 		.4byte	0xea
 1546 0a36 8302     		.2byte	0x283
 1547 0a38 00       		.byte	0
 1548 0a39 13       		.uleb128 0x13
 1549 0a3a 96130000 		.4byte	.LASF279
 1550 0a3e 02       		.byte	0x2
 1551 0a3f A501     		.2byte	0x1a5
 1552 0a41 1E090000 		.4byte	0x91e
 1553 0a45 14       		.uleb128 0x14
 1554 0a46 8C       		.byte	0x8c
 1555 0a47 02       		.byte	0x2
 1556 0a48 B801     		.2byte	0x1b8
 1557 0a4a 600B0000 		.4byte	0xb60
 1558 0a4e 0F       		.uleb128 0xf
 1559 0a4f 09090000 		.4byte	.LASF280
 1560 0a53 02       		.byte	0x2
 1561 0a54 BA01     		.2byte	0x1ba
 1562 0a56 E5000000 		.4byte	0xe5
 1563 0a5a 00       		.byte	0
 1564 0a5b 0F       		.uleb128 0xf
 1565 0a5c AF140000 		.4byte	.LASF281
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 67


 1566 0a60 02       		.byte	0x2
 1567 0a61 BB01     		.2byte	0x1bb
 1568 0a63 E0000000 		.4byte	0xe0
 1569 0a67 04       		.byte	0x4
 1570 0a68 0F       		.uleb128 0xf
 1571 0a69 F7130000 		.4byte	.LASF282
 1572 0a6d 02       		.byte	0x2
 1573 0a6e BC01     		.2byte	0x1bc
 1574 0a70 E0000000 		.4byte	0xe0
 1575 0a74 08       		.byte	0x8
 1576 0a75 0F       		.uleb128 0xf
 1577 0a76 C40B0000 		.4byte	.LASF283
 1578 0a7a 02       		.byte	0x2
 1579 0a7b BD01     		.2byte	0x1bd
 1580 0a7d E0000000 		.4byte	0xe0
 1581 0a81 0C       		.byte	0xc
 1582 0a82 15       		.uleb128 0x15
 1583 0a83 53435200 		.ascii	"SCR\000"
 1584 0a87 02       		.byte	0x2
 1585 0a88 BE01     		.2byte	0x1be
 1586 0a8a E0000000 		.4byte	0xe0
 1587 0a8e 10       		.byte	0x10
 1588 0a8f 15       		.uleb128 0x15
 1589 0a90 43435200 		.ascii	"CCR\000"
 1590 0a94 02       		.byte	0x2
 1591 0a95 BF01     		.2byte	0x1bf
 1592 0a97 E0000000 		.4byte	0xe0
 1593 0a9b 14       		.byte	0x14
 1594 0a9c 15       		.uleb128 0x15
 1595 0a9d 53485000 		.ascii	"SHP\000"
 1596 0aa1 02       		.byte	0x2
 1597 0aa2 C001     		.2byte	0x1c0
 1598 0aa4 700B0000 		.4byte	0xb70
 1599 0aa8 18       		.byte	0x18
 1600 0aa9 0F       		.uleb128 0xf
 1601 0aaa E1080000 		.4byte	.LASF284
 1602 0aae 02       		.byte	0x2
 1603 0aaf C101     		.2byte	0x1c1
 1604 0ab1 E0000000 		.4byte	0xe0
 1605 0ab5 24       		.byte	0x24
 1606 0ab6 0F       		.uleb128 0xf
 1607 0ab7 680D0000 		.4byte	.LASF285
 1608 0abb 02       		.byte	0x2
 1609 0abc C201     		.2byte	0x1c2
 1610 0abe E0000000 		.4byte	0xe0
 1611 0ac2 28       		.byte	0x28
 1612 0ac3 0F       		.uleb128 0xf
 1613 0ac4 940A0000 		.4byte	.LASF286
 1614 0ac8 02       		.byte	0x2
 1615 0ac9 C301     		.2byte	0x1c3
 1616 0acb E0000000 		.4byte	0xe0
 1617 0acf 2C       		.byte	0x2c
 1618 0ad0 0F       		.uleb128 0xf
 1619 0ad1 31020000 		.4byte	.LASF287
 1620 0ad5 02       		.byte	0x2
 1621 0ad6 C401     		.2byte	0x1c4
 1622 0ad8 E0000000 		.4byte	0xe0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 68


 1623 0adc 30       		.byte	0x30
 1624 0add 0F       		.uleb128 0xf
 1625 0ade 13110000 		.4byte	.LASF288
 1626 0ae2 02       		.byte	0x2
 1627 0ae3 C501     		.2byte	0x1c5
 1628 0ae5 E0000000 		.4byte	0xe0
 1629 0ae9 34       		.byte	0x34
 1630 0aea 0F       		.uleb128 0xf
 1631 0aeb A9130000 		.4byte	.LASF289
 1632 0aef 02       		.byte	0x2
 1633 0af0 C601     		.2byte	0x1c6
 1634 0af2 E0000000 		.4byte	0xe0
 1635 0af6 38       		.byte	0x38
 1636 0af7 0F       		.uleb128 0xf
 1637 0af8 BF0F0000 		.4byte	.LASF290
 1638 0afc 02       		.byte	0x2
 1639 0afd C701     		.2byte	0x1c7
 1640 0aff E0000000 		.4byte	0xe0
 1641 0b03 3C       		.byte	0x3c
 1642 0b04 15       		.uleb128 0x15
 1643 0b05 50465200 		.ascii	"PFR\000"
 1644 0b09 02       		.byte	0x2
 1645 0b0a C801     		.2byte	0x1c8
 1646 0b0c 7A0B0000 		.4byte	0xb7a
 1647 0b10 40       		.byte	0x40
 1648 0b11 15       		.uleb128 0x15
 1649 0b12 44465200 		.ascii	"DFR\000"
 1650 0b16 02       		.byte	0x2
 1651 0b17 C901     		.2byte	0x1c9
 1652 0b19 E5000000 		.4byte	0xe5
 1653 0b1d 48       		.byte	0x48
 1654 0b1e 15       		.uleb128 0x15
 1655 0b1f 41445200 		.ascii	"ADR\000"
 1656 0b23 02       		.byte	0x2
 1657 0b24 CA01     		.2byte	0x1ca
 1658 0b26 E5000000 		.4byte	0xe5
 1659 0b2a 4C       		.byte	0x4c
 1660 0b2b 0F       		.uleb128 0xf
 1661 0b2c D0050000 		.4byte	.LASF291
 1662 0b30 02       		.byte	0x2
 1663 0b31 CB01     		.2byte	0x1cb
 1664 0b33 840B0000 		.4byte	0xb84
 1665 0b37 50       		.byte	0x50
 1666 0b38 0F       		.uleb128 0xf
 1667 0b39 F6160000 		.4byte	.LASF292
 1668 0b3d 02       		.byte	0x2
 1669 0b3e CC01     		.2byte	0x1cc
 1670 0b40 8E0B0000 		.4byte	0xb8e
 1671 0b44 60       		.byte	0x60
 1672 0b45 0F       		.uleb128 0xf
 1673 0b46 5A110000 		.4byte	.LASF268
 1674 0b4a 02       		.byte	0x2
 1675 0b4b CD01     		.2byte	0x1cd
 1676 0b4d 930B0000 		.4byte	0xb93
 1677 0b51 74       		.byte	0x74
 1678 0b52 0F       		.uleb128 0xf
 1679 0b53 88000000 		.4byte	.LASF293
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 69


 1680 0b57 02       		.byte	0x2
 1681 0b58 CE01     		.2byte	0x1ce
 1682 0b5a E0000000 		.4byte	0xe0
 1683 0b5e 88       		.byte	0x88
 1684 0b5f 00       		.byte	0
 1685 0b60 07       		.uleb128 0x7
 1686 0b61 31010000 		.4byte	0x131
 1687 0b65 700B0000 		.4byte	0xb70
 1688 0b69 08       		.uleb128 0x8
 1689 0b6a EA000000 		.4byte	0xea
 1690 0b6e 0B       		.byte	0xb
 1691 0b6f 00       		.byte	0
 1692 0b70 05       		.uleb128 0x5
 1693 0b71 600B0000 		.4byte	0xb60
 1694 0b75 05       		.uleb128 0x5
 1695 0b76 21010000 		.4byte	0x121
 1696 0b7a 06       		.uleb128 0x6
 1697 0b7b 750B0000 		.4byte	0xb75
 1698 0b7f 05       		.uleb128 0x5
 1699 0b80 F1000000 		.4byte	0xf1
 1700 0b84 06       		.uleb128 0x6
 1701 0b85 7F0B0000 		.4byte	0xb7f
 1702 0b89 05       		.uleb128 0x5
 1703 0b8a 01010000 		.4byte	0x101
 1704 0b8e 06       		.uleb128 0x6
 1705 0b8f 890B0000 		.4byte	0xb89
 1706 0b93 07       		.uleb128 0x7
 1707 0b94 D5000000 		.4byte	0xd5
 1708 0b98 A30B0000 		.4byte	0xba3
 1709 0b9c 08       		.uleb128 0x8
 1710 0b9d EA000000 		.4byte	0xea
 1711 0ba1 04       		.byte	0x4
 1712 0ba2 00       		.byte	0
 1713 0ba3 13       		.uleb128 0x13
 1714 0ba4 A0130000 		.4byte	.LASF294
 1715 0ba8 02       		.byte	0x2
 1716 0ba9 CF01     		.2byte	0x1cf
 1717 0bab 450A0000 		.4byte	0xa45
 1718 0baf 13       		.uleb128 0x13
 1719 0bb0 1D160000 		.4byte	.LASF295
 1720 0bb4 07       		.byte	0x7
 1721 0bb5 EE01     		.2byte	0x1ee
 1722 0bb7 BB0B0000 		.4byte	0xbbb
 1723 0bbb 16       		.uleb128 0x16
 1724 0bbc 04       		.byte	0x4
 1725 0bbd C10B0000 		.4byte	0xbc1
 1726 0bc1 17       		.uleb128 0x17
 1727 0bc2 13       		.uleb128 0x13
 1728 0bc3 A6120000 		.4byte	.LASF296
 1729 0bc7 07       		.byte	0x7
 1730 0bc8 F601     		.2byte	0x1f6
 1731 0bca CE0B0000 		.4byte	0xbce
 1732 0bce 03       		.uleb128 0x3
 1733 0bcf 01       		.byte	0x1
 1734 0bd0 08       		.byte	0x8
 1735 0bd1 E2000000 		.4byte	.LASF297
 1736 0bd5 03       		.uleb128 0x3
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 70


 1737 0bd6 04       		.byte	0x4
 1738 0bd7 04       		.byte	0x4
 1739 0bd8 25060000 		.4byte	.LASF298
 1740 0bdc 03       		.uleb128 0x3
 1741 0bdd 08       		.byte	0x8
 1742 0bde 04       		.byte	0x4
 1743 0bdf 28180000 		.4byte	.LASF299
 1744 0be3 18       		.uleb128 0x18
 1745 0be4 04       		.byte	0x4
 1746 0be5 2C000000 		.4byte	0x2c
 1747 0be9 08       		.byte	0x8
 1748 0bea 1001     		.2byte	0x110
 1749 0bec 000C0000 		.4byte	0xc00
 1750 0bf0 0D       		.uleb128 0xd
 1751 0bf1 B7010000 		.4byte	.LASF300
 1752 0bf5 00       		.byte	0
 1753 0bf6 19       		.uleb128 0x19
 1754 0bf7 89120000 		.4byte	.LASF301
 1755 0bfb 01005600 		.4byte	0x560001
 1756 0bff 00       		.byte	0
 1757 0c00 13       		.uleb128 0x13
 1758 0c01 D5040000 		.4byte	.LASF302
 1759 0c05 08       		.byte	0x8
 1760 0c06 1301     		.2byte	0x113
 1761 0c08 E30B0000 		.4byte	0xbe3
 1762 0c0c 14       		.uleb128 0x14
 1763 0c0d 08       		.byte	0x8
 1764 0c0e 08       		.byte	0x8
 1765 0c0f 2D01     		.2byte	0x12d
 1766 0c11 300C0000 		.4byte	0xc30
 1767 0c15 0F       		.uleb128 0xf
 1768 0c16 810C0000 		.4byte	.LASF303
 1769 0c1a 08       		.byte	0x8
 1770 0c1b 2E01     		.2byte	0x12e
 1771 0c1d 13090000 		.4byte	0x913
 1772 0c21 00       		.byte	0
 1773 0c22 0F       		.uleb128 0xf
 1774 0c23 71140000 		.4byte	.LASF304
 1775 0c27 08       		.byte	0x8
 1776 0c28 3201     		.2byte	0x132
 1777 0c2a D5000000 		.4byte	0xd5
 1778 0c2e 04       		.byte	0x4
 1779 0c2f 00       		.byte	0
 1780 0c30 13       		.uleb128 0x13
 1781 0c31 30000000 		.4byte	.LASF305
 1782 0c35 08       		.byte	0x8
 1783 0c36 3301     		.2byte	0x133
 1784 0c38 0C0C0000 		.4byte	0xc0c
 1785 0c3c 1A       		.uleb128 0x1a
 1786 0c3d E7000000 		.4byte	.LASF323
 1787 0c41 02       		.byte	0x2
 1788 0c42 0D07     		.2byte	0x70d
 1789 0c44 03       		.byte	0x3
 1790 0c45 620C0000 		.4byte	0xc62
 1791 0c49 1B       		.uleb128 0x1b
 1792 0c4a 6C100000 		.4byte	.LASF306
 1793 0c4e 02       		.byte	0x2
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 71


 1794 0c4f 0D07     		.2byte	0x70d
 1795 0c51 13090000 		.4byte	0x913
 1796 0c55 1B       		.uleb128 0x1b
 1797 0c56 9D120000 		.4byte	.LASF307
 1798 0c5a 02       		.byte	0x2
 1799 0c5b 0D07     		.2byte	0x70d
 1800 0c5d D5000000 		.4byte	0xd5
 1801 0c61 00       		.byte	0
 1802 0c62 1C       		.uleb128 0x1c
 1803 0c63 A3160000 		.4byte	.LASF309
 1804 0c67 01       		.byte	0x1
 1805 0c68 3001     		.2byte	0x130
 1806 0c6a AF0B0000 		.4byte	0xbaf
 1807 0c6e 00000000 		.4byte	.LFB136
 1808 0c72 48000000 		.4byte	.LFE136-.LFB136
 1809 0c76 01       		.uleb128 0x1
 1810 0c77 9C       		.byte	0x9c
 1811 0c78 C70C0000 		.4byte	0xcc7
 1812 0c7c 1D       		.uleb128 0x1d
 1813 0c7d 6C100000 		.4byte	.LASF306
 1814 0c81 01       		.byte	0x1
 1815 0c82 3001     		.2byte	0x130
 1816 0c84 13090000 		.4byte	0x913
 1817 0c88 00000000 		.4byte	.LLST0
 1818 0c8c 1D       		.uleb128 0x1d
 1819 0c8d 830E0000 		.4byte	.LASF308
 1820 0c91 01       		.byte	0x1
 1821 0c92 3001     		.2byte	0x130
 1822 0c94 AF0B0000 		.4byte	0xbaf
 1823 0c98 3A000000 		.4byte	.LLST1
 1824 0c9c 1E       		.uleb128 0x1e
 1825 0c9d F6070000 		.4byte	.LASF312
 1826 0ca1 01       		.byte	0x1
 1827 0ca2 3201     		.2byte	0x132
 1828 0ca4 AF0B0000 		.4byte	0xbaf
 1829 0ca8 63000000 		.4byte	.LLST2
 1830 0cac 1F       		.uleb128 0x1f
 1831 0cad 1C000000 		.4byte	.LVL3
 1832 0cb1 040E0000 		.4byte	0xe04
 1833 0cb5 20       		.uleb128 0x20
 1834 0cb6 01       		.uleb128 0x1
 1835 0cb7 50       		.byte	0x50
 1836 0cb8 05       		.uleb128 0x5
 1837 0cb9 03       		.byte	0x3
 1838 0cba 00000000 		.4byte	.LC0
 1839 0cbe 20       		.uleb128 0x20
 1840 0cbf 01       		.uleb128 0x1
 1841 0cc0 51       		.byte	0x51
 1842 0cc1 03       		.uleb128 0x3
 1843 0cc2 0A       		.byte	0xa
 1844 0cc3 3701     		.2byte	0x137
 1845 0cc5 00       		.byte	0
 1846 0cc6 00       		.byte	0
 1847 0cc7 21       		.uleb128 0x21
 1848 0cc8 8A010000 		.4byte	.LASF310
 1849 0ccc 01       		.byte	0x1
 1850 0ccd 2C       		.byte	0x2c
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 72


 1851 0cce 000C0000 		.4byte	0xc00
 1852 0cd2 00000000 		.4byte	.LFB135
 1853 0cd6 74000000 		.4byte	.LFE135-.LFB135
 1854 0cda 01       		.uleb128 0x1
 1855 0cdb 9C       		.byte	0x9c
 1856 0cdc 610D0000 		.4byte	0xd61
 1857 0ce0 22       		.uleb128 0x22
 1858 0ce1 35110000 		.4byte	.LASF311
 1859 0ce5 01       		.byte	0x1
 1860 0ce6 2C       		.byte	0x2c
 1861 0ce7 610D0000 		.4byte	0xd61
 1862 0ceb 81000000 		.4byte	.LLST3
 1863 0cef 22       		.uleb128 0x22
 1864 0cf0 830E0000 		.4byte	.LASF308
 1865 0cf4 01       		.byte	0x1
 1866 0cf5 2C       		.byte	0x2c
 1867 0cf6 AF0B0000 		.4byte	0xbaf
 1868 0cfa D1000000 		.4byte	.LLST4
 1869 0cfe 23       		.uleb128 0x23
 1870 0cff 5F0C0000 		.4byte	.LASF313
 1871 0d03 01       		.byte	0x1
 1872 0d04 2E       		.byte	0x2e
 1873 0d05 000C0000 		.4byte	0xc00
 1874 0d09 13010000 		.4byte	.LLST5
 1875 0d0d 24       		.uleb128 0x24
 1876 0d0e 3C0C0000 		.4byte	0xc3c
 1877 0d12 1C000000 		.4byte	.LBB4
 1878 0d16 22000000 		.4byte	.LBE4-.LBB4
 1879 0d1a 01       		.byte	0x1
 1880 0d1b 3F       		.byte	0x3f
 1881 0d1c 330D0000 		.4byte	0xd33
 1882 0d20 25       		.uleb128 0x25
 1883 0d21 550C0000 		.4byte	0xc55
 1884 0d25 49010000 		.4byte	.LLST6
 1885 0d29 25       		.uleb128 0x25
 1886 0d2a 490C0000 		.4byte	0xc49
 1887 0d2e 7F010000 		.4byte	.LLST7
 1888 0d32 00       		.byte	0
 1889 0d33 26       		.uleb128 0x26
 1890 0d34 16000000 		.4byte	.LVL11
 1891 0d38 040E0000 		.4byte	0xe04
 1892 0d3c 500D0000 		.4byte	0xd50
 1893 0d40 20       		.uleb128 0x20
 1894 0d41 01       		.uleb128 0x1
 1895 0d42 50       		.byte	0x50
 1896 0d43 05       		.uleb128 0x5
 1897 0d44 03       		.byte	0x3
 1898 0d45 00000000 		.4byte	.LC0
 1899 0d49 20       		.uleb128 0x20
 1900 0d4a 01       		.uleb128 0x1
 1901 0d4b 51       		.byte	0x51
 1902 0d4c 02       		.uleb128 0x2
 1903 0d4d 08       		.byte	0x8
 1904 0d4e 32       		.byte	0x32
 1905 0d4f 00       		.byte	0
 1906 0d50 1F       		.uleb128 0x1f
 1907 0d51 52000000 		.4byte	.LVL21
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 73


 1908 0d55 620C0000 		.4byte	0xc62
 1909 0d59 20       		.uleb128 0x20
 1910 0d5a 01       		.uleb128 0x1
 1911 0d5b 51       		.byte	0x51
 1912 0d5c 02       		.uleb128 0x2
 1913 0d5d 75       		.byte	0x75
 1914 0d5e 00       		.sleb128 0
 1915 0d5f 00       		.byte	0
 1916 0d60 00       		.byte	0
 1917 0d61 16       		.uleb128 0x16
 1918 0d62 04       		.byte	0x4
 1919 0d63 670D0000 		.4byte	0xd67
 1920 0d67 06       		.uleb128 0x6
 1921 0d68 300C0000 		.4byte	0xc30
 1922 0d6c 1C       		.uleb128 0x1c
 1923 0d6d 9A0B0000 		.4byte	.LASF314
 1924 0d71 01       		.byte	0x1
 1925 0d72 5C01     		.2byte	0x15c
 1926 0d74 AF0B0000 		.4byte	0xbaf
 1927 0d78 00000000 		.4byte	.LFB137
 1928 0d7c 28000000 		.4byte	.LFE137-.LFB137
 1929 0d80 01       		.uleb128 0x1
 1930 0d81 9C       		.byte	0x9c
 1931 0d82 A70D0000 		.4byte	0xda7
 1932 0d86 1D       		.uleb128 0x1d
 1933 0d87 6C100000 		.4byte	.LASF306
 1934 0d8b 01       		.byte	0x1
 1935 0d8c 5C01     		.2byte	0x15c
 1936 0d8e 13090000 		.4byte	0x913
 1937 0d92 CB010000 		.4byte	.LLST8
 1938 0d96 1E       		.uleb128 0x1e
 1939 0d97 F4030000 		.4byte	.LASF315
 1940 0d9b 01       		.byte	0x1
 1941 0d9c 5E01     		.2byte	0x15e
 1942 0d9e AF0B0000 		.4byte	0xbaf
 1943 0da2 05020000 		.4byte	.LLST9
 1944 0da6 00       		.byte	0
 1945 0da7 27       		.uleb128 0x27
 1946 0da8 8E000000 		.4byte	.LASF316
 1947 0dac 05       		.byte	0x5
 1948 0dad A7       		.byte	0xa7
 1949 0dae B20D0000 		.4byte	0xdb2
 1950 0db2 16       		.uleb128 0x16
 1951 0db3 04       		.byte	0x4
 1952 0db4 B80D0000 		.4byte	0xdb8
 1953 0db8 06       		.uleb128 0x6
 1954 0db9 47050000 		.4byte	0x547
 1955 0dbd 28       		.uleb128 0x28
 1956 0dbe 03120000 		.4byte	.LASF317
 1957 0dc2 02       		.byte	0x2
 1958 0dc3 F907     		.2byte	0x7f9
 1959 0dc5 C90D0000 		.4byte	0xdc9
 1960 0dc9 05       		.uleb128 0x5
 1961 0dca CA000000 		.4byte	0xca
 1962 0dce 07       		.uleb128 0x7
 1963 0dcf D90D0000 		.4byte	0xdd9
 1964 0dd3 D90D0000 		.4byte	0xdd9
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 74


 1965 0dd7 29       		.uleb128 0x29
 1966 0dd8 00       		.byte	0
 1967 0dd9 06       		.uleb128 0x6
 1968 0dda AF0B0000 		.4byte	0xbaf
 1969 0dde 27       		.uleb128 0x27
 1970 0ddf 9C170000 		.4byte	.LASF318
 1971 0de3 08       		.byte	0x8
 1972 0de4 E8       		.byte	0xe8
 1973 0de5 E90D0000 		.4byte	0xde9
 1974 0de9 06       		.uleb128 0x6
 1975 0dea CE0D0000 		.4byte	0xdce
 1976 0dee 07       		.uleb128 0x7
 1977 0def AF0B0000 		.4byte	0xbaf
 1978 0df3 F90D0000 		.4byte	0xdf9
 1979 0df7 29       		.uleb128 0x29
 1980 0df8 00       		.byte	0
 1981 0df9 27       		.uleb128 0x27
 1982 0dfa 950F0000 		.4byte	.LASF319
 1983 0dfe 08       		.byte	0x8
 1984 0dff E9       		.byte	0xe9
 1985 0e00 EE0D0000 		.4byte	0xdee
 1986 0e04 2A       		.uleb128 0x2a
 1987 0e05 300B0000 		.4byte	.LASF324
 1988 0e09 300B0000 		.4byte	.LASF324
 1989 0e0d 07       		.byte	0x7
 1990 0e0e 9203     		.2byte	0x392
 1991 0e10 00       		.byte	0
 1992              		.section	.debug_abbrev,"",%progbits
 1993              	.Ldebug_abbrev0:
 1994 0000 01       		.uleb128 0x1
 1995 0001 11       		.uleb128 0x11
 1996 0002 01       		.byte	0x1
 1997 0003 25       		.uleb128 0x25
 1998 0004 0E       		.uleb128 0xe
 1999 0005 13       		.uleb128 0x13
 2000 0006 0B       		.uleb128 0xb
 2001 0007 03       		.uleb128 0x3
 2002 0008 0E       		.uleb128 0xe
 2003 0009 1B       		.uleb128 0x1b
 2004 000a 0E       		.uleb128 0xe
 2005 000b 55       		.uleb128 0x55
 2006 000c 17       		.uleb128 0x17
 2007 000d 11       		.uleb128 0x11
 2008 000e 01       		.uleb128 0x1
 2009 000f 10       		.uleb128 0x10
 2010 0010 17       		.uleb128 0x17
 2011 0011 00       		.byte	0
 2012 0012 00       		.byte	0
 2013 0013 02       		.uleb128 0x2
 2014 0014 24       		.uleb128 0x24
 2015 0015 00       		.byte	0
 2016 0016 0B       		.uleb128 0xb
 2017 0017 0B       		.uleb128 0xb
 2018 0018 3E       		.uleb128 0x3e
 2019 0019 0B       		.uleb128 0xb
 2020 001a 03       		.uleb128 0x3
 2021 001b 08       		.uleb128 0x8
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 75


 2022 001c 00       		.byte	0
 2023 001d 00       		.byte	0
 2024 001e 03       		.uleb128 0x3
 2025 001f 24       		.uleb128 0x24
 2026 0020 00       		.byte	0
 2027 0021 0B       		.uleb128 0xb
 2028 0022 0B       		.uleb128 0xb
 2029 0023 3E       		.uleb128 0x3e
 2030 0024 0B       		.uleb128 0xb
 2031 0025 03       		.uleb128 0x3
 2032 0026 0E       		.uleb128 0xe
 2033 0027 00       		.byte	0
 2034 0028 00       		.byte	0
 2035 0029 04       		.uleb128 0x4
 2036 002a 16       		.uleb128 0x16
 2037 002b 00       		.byte	0
 2038 002c 03       		.uleb128 0x3
 2039 002d 0E       		.uleb128 0xe
 2040 002e 3A       		.uleb128 0x3a
 2041 002f 0B       		.uleb128 0xb
 2042 0030 3B       		.uleb128 0x3b
 2043 0031 0B       		.uleb128 0xb
 2044 0032 49       		.uleb128 0x49
 2045 0033 13       		.uleb128 0x13
 2046 0034 00       		.byte	0
 2047 0035 00       		.byte	0
 2048 0036 05       		.uleb128 0x5
 2049 0037 35       		.uleb128 0x35
 2050 0038 00       		.byte	0
 2051 0039 49       		.uleb128 0x49
 2052 003a 13       		.uleb128 0x13
 2053 003b 00       		.byte	0
 2054 003c 00       		.byte	0
 2055 003d 06       		.uleb128 0x6
 2056 003e 26       		.uleb128 0x26
 2057 003f 00       		.byte	0
 2058 0040 49       		.uleb128 0x49
 2059 0041 13       		.uleb128 0x13
 2060 0042 00       		.byte	0
 2061 0043 00       		.byte	0
 2062 0044 07       		.uleb128 0x7
 2063 0045 01       		.uleb128 0x1
 2064 0046 01       		.byte	0x1
 2065 0047 49       		.uleb128 0x49
 2066 0048 13       		.uleb128 0x13
 2067 0049 01       		.uleb128 0x1
 2068 004a 13       		.uleb128 0x13
 2069 004b 00       		.byte	0
 2070 004c 00       		.byte	0
 2071 004d 08       		.uleb128 0x8
 2072 004e 21       		.uleb128 0x21
 2073 004f 00       		.byte	0
 2074 0050 49       		.uleb128 0x49
 2075 0051 13       		.uleb128 0x13
 2076 0052 2F       		.uleb128 0x2f
 2077 0053 0B       		.uleb128 0xb
 2078 0054 00       		.byte	0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 76


 2079 0055 00       		.byte	0
 2080 0056 09       		.uleb128 0x9
 2081 0057 13       		.uleb128 0x13
 2082 0058 01       		.byte	0x1
 2083 0059 0B       		.uleb128 0xb
 2084 005a 0B       		.uleb128 0xb
 2085 005b 3A       		.uleb128 0x3a
 2086 005c 0B       		.uleb128 0xb
 2087 005d 3B       		.uleb128 0x3b
 2088 005e 0B       		.uleb128 0xb
 2089 005f 01       		.uleb128 0x1
 2090 0060 13       		.uleb128 0x13
 2091 0061 00       		.byte	0
 2092 0062 00       		.byte	0
 2093 0063 0A       		.uleb128 0xa
 2094 0064 0D       		.uleb128 0xd
 2095 0065 00       		.byte	0
 2096 0066 03       		.uleb128 0x3
 2097 0067 0E       		.uleb128 0xe
 2098 0068 3A       		.uleb128 0x3a
 2099 0069 0B       		.uleb128 0xb
 2100 006a 3B       		.uleb128 0x3b
 2101 006b 0B       		.uleb128 0xb
 2102 006c 49       		.uleb128 0x49
 2103 006d 13       		.uleb128 0x13
 2104 006e 38       		.uleb128 0x38
 2105 006f 0B       		.uleb128 0xb
 2106 0070 00       		.byte	0
 2107 0071 00       		.byte	0
 2108 0072 0B       		.uleb128 0xb
 2109 0073 04       		.uleb128 0x4
 2110 0074 01       		.byte	0x1
 2111 0075 0B       		.uleb128 0xb
 2112 0076 0B       		.uleb128 0xb
 2113 0077 49       		.uleb128 0x49
 2114 0078 13       		.uleb128 0x13
 2115 0079 3A       		.uleb128 0x3a
 2116 007a 0B       		.uleb128 0xb
 2117 007b 3B       		.uleb128 0x3b
 2118 007c 0B       		.uleb128 0xb
 2119 007d 01       		.uleb128 0x1
 2120 007e 13       		.uleb128 0x13
 2121 007f 00       		.byte	0
 2122 0080 00       		.byte	0
 2123 0081 0C       		.uleb128 0xc
 2124 0082 28       		.uleb128 0x28
 2125 0083 00       		.byte	0
 2126 0084 03       		.uleb128 0x3
 2127 0085 0E       		.uleb128 0xe
 2128 0086 1C       		.uleb128 0x1c
 2129 0087 0D       		.uleb128 0xd
 2130 0088 00       		.byte	0
 2131 0089 00       		.byte	0
 2132 008a 0D       		.uleb128 0xd
 2133 008b 28       		.uleb128 0x28
 2134 008c 00       		.byte	0
 2135 008d 03       		.uleb128 0x3
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 77


 2136 008e 0E       		.uleb128 0xe
 2137 008f 1C       		.uleb128 0x1c
 2138 0090 0B       		.uleb128 0xb
 2139 0091 00       		.byte	0
 2140 0092 00       		.byte	0
 2141 0093 0E       		.uleb128 0xe
 2142 0094 13       		.uleb128 0x13
 2143 0095 01       		.byte	0x1
 2144 0096 0B       		.uleb128 0xb
 2145 0097 05       		.uleb128 0x5
 2146 0098 3A       		.uleb128 0x3a
 2147 0099 0B       		.uleb128 0xb
 2148 009a 3B       		.uleb128 0x3b
 2149 009b 05       		.uleb128 0x5
 2150 009c 01       		.uleb128 0x1
 2151 009d 13       		.uleb128 0x13
 2152 009e 00       		.byte	0
 2153 009f 00       		.byte	0
 2154 00a0 0F       		.uleb128 0xf
 2155 00a1 0D       		.uleb128 0xd
 2156 00a2 00       		.byte	0
 2157 00a3 03       		.uleb128 0x3
 2158 00a4 0E       		.uleb128 0xe
 2159 00a5 3A       		.uleb128 0x3a
 2160 00a6 0B       		.uleb128 0xb
 2161 00a7 3B       		.uleb128 0x3b
 2162 00a8 05       		.uleb128 0x5
 2163 00a9 49       		.uleb128 0x49
 2164 00aa 13       		.uleb128 0x13
 2165 00ab 38       		.uleb128 0x38
 2166 00ac 0B       		.uleb128 0xb
 2167 00ad 00       		.byte	0
 2168 00ae 00       		.byte	0
 2169 00af 10       		.uleb128 0x10
 2170 00b0 0D       		.uleb128 0xd
 2171 00b1 00       		.byte	0
 2172 00b2 03       		.uleb128 0x3
 2173 00b3 0E       		.uleb128 0xe
 2174 00b4 3A       		.uleb128 0x3a
 2175 00b5 0B       		.uleb128 0xb
 2176 00b6 3B       		.uleb128 0x3b
 2177 00b7 05       		.uleb128 0x5
 2178 00b8 49       		.uleb128 0x49
 2179 00b9 13       		.uleb128 0x13
 2180 00ba 38       		.uleb128 0x38
 2181 00bb 05       		.uleb128 0x5
 2182 00bc 00       		.byte	0
 2183 00bd 00       		.byte	0
 2184 00be 11       		.uleb128 0x11
 2185 00bf 0D       		.uleb128 0xd
 2186 00c0 00       		.byte	0
 2187 00c1 03       		.uleb128 0x3
 2188 00c2 08       		.uleb128 0x8
 2189 00c3 3A       		.uleb128 0x3a
 2190 00c4 0B       		.uleb128 0xb
 2191 00c5 3B       		.uleb128 0x3b
 2192 00c6 05       		.uleb128 0x5
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 78


 2193 00c7 49       		.uleb128 0x49
 2194 00c8 13       		.uleb128 0x13
 2195 00c9 38       		.uleb128 0x38
 2196 00ca 05       		.uleb128 0x5
 2197 00cb 00       		.byte	0
 2198 00cc 00       		.byte	0
 2199 00cd 12       		.uleb128 0x12
 2200 00ce 21       		.uleb128 0x21
 2201 00cf 00       		.byte	0
 2202 00d0 49       		.uleb128 0x49
 2203 00d1 13       		.uleb128 0x13
 2204 00d2 2F       		.uleb128 0x2f
 2205 00d3 05       		.uleb128 0x5
 2206 00d4 00       		.byte	0
 2207 00d5 00       		.byte	0
 2208 00d6 13       		.uleb128 0x13
 2209 00d7 16       		.uleb128 0x16
 2210 00d8 00       		.byte	0
 2211 00d9 03       		.uleb128 0x3
 2212 00da 0E       		.uleb128 0xe
 2213 00db 3A       		.uleb128 0x3a
 2214 00dc 0B       		.uleb128 0xb
 2215 00dd 3B       		.uleb128 0x3b
 2216 00de 05       		.uleb128 0x5
 2217 00df 49       		.uleb128 0x49
 2218 00e0 13       		.uleb128 0x13
 2219 00e1 00       		.byte	0
 2220 00e2 00       		.byte	0
 2221 00e3 14       		.uleb128 0x14
 2222 00e4 13       		.uleb128 0x13
 2223 00e5 01       		.byte	0x1
 2224 00e6 0B       		.uleb128 0xb
 2225 00e7 0B       		.uleb128 0xb
 2226 00e8 3A       		.uleb128 0x3a
 2227 00e9 0B       		.uleb128 0xb
 2228 00ea 3B       		.uleb128 0x3b
 2229 00eb 05       		.uleb128 0x5
 2230 00ec 01       		.uleb128 0x1
 2231 00ed 13       		.uleb128 0x13
 2232 00ee 00       		.byte	0
 2233 00ef 00       		.byte	0
 2234 00f0 15       		.uleb128 0x15
 2235 00f1 0D       		.uleb128 0xd
 2236 00f2 00       		.byte	0
 2237 00f3 03       		.uleb128 0x3
 2238 00f4 08       		.uleb128 0x8
 2239 00f5 3A       		.uleb128 0x3a
 2240 00f6 0B       		.uleb128 0xb
 2241 00f7 3B       		.uleb128 0x3b
 2242 00f8 05       		.uleb128 0x5
 2243 00f9 49       		.uleb128 0x49
 2244 00fa 13       		.uleb128 0x13
 2245 00fb 38       		.uleb128 0x38
 2246 00fc 0B       		.uleb128 0xb
 2247 00fd 00       		.byte	0
 2248 00fe 00       		.byte	0
 2249 00ff 16       		.uleb128 0x16
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 79


 2250 0100 0F       		.uleb128 0xf
 2251 0101 00       		.byte	0
 2252 0102 0B       		.uleb128 0xb
 2253 0103 0B       		.uleb128 0xb
 2254 0104 49       		.uleb128 0x49
 2255 0105 13       		.uleb128 0x13
 2256 0106 00       		.byte	0
 2257 0107 00       		.byte	0
 2258 0108 17       		.uleb128 0x17
 2259 0109 15       		.uleb128 0x15
 2260 010a 00       		.byte	0
 2261 010b 27       		.uleb128 0x27
 2262 010c 19       		.uleb128 0x19
 2263 010d 00       		.byte	0
 2264 010e 00       		.byte	0
 2265 010f 18       		.uleb128 0x18
 2266 0110 04       		.uleb128 0x4
 2267 0111 01       		.byte	0x1
 2268 0112 0B       		.uleb128 0xb
 2269 0113 0B       		.uleb128 0xb
 2270 0114 49       		.uleb128 0x49
 2271 0115 13       		.uleb128 0x13
 2272 0116 3A       		.uleb128 0x3a
 2273 0117 0B       		.uleb128 0xb
 2274 0118 3B       		.uleb128 0x3b
 2275 0119 05       		.uleb128 0x5
 2276 011a 01       		.uleb128 0x1
 2277 011b 13       		.uleb128 0x13
 2278 011c 00       		.byte	0
 2279 011d 00       		.byte	0
 2280 011e 19       		.uleb128 0x19
 2281 011f 28       		.uleb128 0x28
 2282 0120 00       		.byte	0
 2283 0121 03       		.uleb128 0x3
 2284 0122 0E       		.uleb128 0xe
 2285 0123 1C       		.uleb128 0x1c
 2286 0124 06       		.uleb128 0x6
 2287 0125 00       		.byte	0
 2288 0126 00       		.byte	0
 2289 0127 1A       		.uleb128 0x1a
 2290 0128 2E       		.uleb128 0x2e
 2291 0129 01       		.byte	0x1
 2292 012a 03       		.uleb128 0x3
 2293 012b 0E       		.uleb128 0xe
 2294 012c 3A       		.uleb128 0x3a
 2295 012d 0B       		.uleb128 0xb
 2296 012e 3B       		.uleb128 0x3b
 2297 012f 05       		.uleb128 0x5
 2298 0130 27       		.uleb128 0x27
 2299 0131 19       		.uleb128 0x19
 2300 0132 20       		.uleb128 0x20
 2301 0133 0B       		.uleb128 0xb
 2302 0134 01       		.uleb128 0x1
 2303 0135 13       		.uleb128 0x13
 2304 0136 00       		.byte	0
 2305 0137 00       		.byte	0
 2306 0138 1B       		.uleb128 0x1b
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 80


 2307 0139 05       		.uleb128 0x5
 2308 013a 00       		.byte	0
 2309 013b 03       		.uleb128 0x3
 2310 013c 0E       		.uleb128 0xe
 2311 013d 3A       		.uleb128 0x3a
 2312 013e 0B       		.uleb128 0xb
 2313 013f 3B       		.uleb128 0x3b
 2314 0140 05       		.uleb128 0x5
 2315 0141 49       		.uleb128 0x49
 2316 0142 13       		.uleb128 0x13
 2317 0143 00       		.byte	0
 2318 0144 00       		.byte	0
 2319 0145 1C       		.uleb128 0x1c
 2320 0146 2E       		.uleb128 0x2e
 2321 0147 01       		.byte	0x1
 2322 0148 3F       		.uleb128 0x3f
 2323 0149 19       		.uleb128 0x19
 2324 014a 03       		.uleb128 0x3
 2325 014b 0E       		.uleb128 0xe
 2326 014c 3A       		.uleb128 0x3a
 2327 014d 0B       		.uleb128 0xb
 2328 014e 3B       		.uleb128 0x3b
 2329 014f 05       		.uleb128 0x5
 2330 0150 27       		.uleb128 0x27
 2331 0151 19       		.uleb128 0x19
 2332 0152 49       		.uleb128 0x49
 2333 0153 13       		.uleb128 0x13
 2334 0154 11       		.uleb128 0x11
 2335 0155 01       		.uleb128 0x1
 2336 0156 12       		.uleb128 0x12
 2337 0157 06       		.uleb128 0x6
 2338 0158 40       		.uleb128 0x40
 2339 0159 18       		.uleb128 0x18
 2340 015a 9742     		.uleb128 0x2117
 2341 015c 19       		.uleb128 0x19
 2342 015d 01       		.uleb128 0x1
 2343 015e 13       		.uleb128 0x13
 2344 015f 00       		.byte	0
 2345 0160 00       		.byte	0
 2346 0161 1D       		.uleb128 0x1d
 2347 0162 05       		.uleb128 0x5
 2348 0163 00       		.byte	0
 2349 0164 03       		.uleb128 0x3
 2350 0165 0E       		.uleb128 0xe
 2351 0166 3A       		.uleb128 0x3a
 2352 0167 0B       		.uleb128 0xb
 2353 0168 3B       		.uleb128 0x3b
 2354 0169 05       		.uleb128 0x5
 2355 016a 49       		.uleb128 0x49
 2356 016b 13       		.uleb128 0x13
 2357 016c 02       		.uleb128 0x2
 2358 016d 17       		.uleb128 0x17
 2359 016e 00       		.byte	0
 2360 016f 00       		.byte	0
 2361 0170 1E       		.uleb128 0x1e
 2362 0171 34       		.uleb128 0x34
 2363 0172 00       		.byte	0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 81


 2364 0173 03       		.uleb128 0x3
 2365 0174 0E       		.uleb128 0xe
 2366 0175 3A       		.uleb128 0x3a
 2367 0176 0B       		.uleb128 0xb
 2368 0177 3B       		.uleb128 0x3b
 2369 0178 05       		.uleb128 0x5
 2370 0179 49       		.uleb128 0x49
 2371 017a 13       		.uleb128 0x13
 2372 017b 02       		.uleb128 0x2
 2373 017c 17       		.uleb128 0x17
 2374 017d 00       		.byte	0
 2375 017e 00       		.byte	0
 2376 017f 1F       		.uleb128 0x1f
 2377 0180 898201   		.uleb128 0x4109
 2378 0183 01       		.byte	0x1
 2379 0184 11       		.uleb128 0x11
 2380 0185 01       		.uleb128 0x1
 2381 0186 31       		.uleb128 0x31
 2382 0187 13       		.uleb128 0x13
 2383 0188 00       		.byte	0
 2384 0189 00       		.byte	0
 2385 018a 20       		.uleb128 0x20
 2386 018b 8A8201   		.uleb128 0x410a
 2387 018e 00       		.byte	0
 2388 018f 02       		.uleb128 0x2
 2389 0190 18       		.uleb128 0x18
 2390 0191 9142     		.uleb128 0x2111
 2391 0193 18       		.uleb128 0x18
 2392 0194 00       		.byte	0
 2393 0195 00       		.byte	0
 2394 0196 21       		.uleb128 0x21
 2395 0197 2E       		.uleb128 0x2e
 2396 0198 01       		.byte	0x1
 2397 0199 3F       		.uleb128 0x3f
 2398 019a 19       		.uleb128 0x19
 2399 019b 03       		.uleb128 0x3
 2400 019c 0E       		.uleb128 0xe
 2401 019d 3A       		.uleb128 0x3a
 2402 019e 0B       		.uleb128 0xb
 2403 019f 3B       		.uleb128 0x3b
 2404 01a0 0B       		.uleb128 0xb
 2405 01a1 27       		.uleb128 0x27
 2406 01a2 19       		.uleb128 0x19
 2407 01a3 49       		.uleb128 0x49
 2408 01a4 13       		.uleb128 0x13
 2409 01a5 11       		.uleb128 0x11
 2410 01a6 01       		.uleb128 0x1
 2411 01a7 12       		.uleb128 0x12
 2412 01a8 06       		.uleb128 0x6
 2413 01a9 40       		.uleb128 0x40
 2414 01aa 18       		.uleb128 0x18
 2415 01ab 9742     		.uleb128 0x2117
 2416 01ad 19       		.uleb128 0x19
 2417 01ae 01       		.uleb128 0x1
 2418 01af 13       		.uleb128 0x13
 2419 01b0 00       		.byte	0
 2420 01b1 00       		.byte	0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 82


 2421 01b2 22       		.uleb128 0x22
 2422 01b3 05       		.uleb128 0x5
 2423 01b4 00       		.byte	0
 2424 01b5 03       		.uleb128 0x3
 2425 01b6 0E       		.uleb128 0xe
 2426 01b7 3A       		.uleb128 0x3a
 2427 01b8 0B       		.uleb128 0xb
 2428 01b9 3B       		.uleb128 0x3b
 2429 01ba 0B       		.uleb128 0xb
 2430 01bb 49       		.uleb128 0x49
 2431 01bc 13       		.uleb128 0x13
 2432 01bd 02       		.uleb128 0x2
 2433 01be 17       		.uleb128 0x17
 2434 01bf 00       		.byte	0
 2435 01c0 00       		.byte	0
 2436 01c1 23       		.uleb128 0x23
 2437 01c2 34       		.uleb128 0x34
 2438 01c3 00       		.byte	0
 2439 01c4 03       		.uleb128 0x3
 2440 01c5 0E       		.uleb128 0xe
 2441 01c6 3A       		.uleb128 0x3a
 2442 01c7 0B       		.uleb128 0xb
 2443 01c8 3B       		.uleb128 0x3b
 2444 01c9 0B       		.uleb128 0xb
 2445 01ca 49       		.uleb128 0x49
 2446 01cb 13       		.uleb128 0x13
 2447 01cc 02       		.uleb128 0x2
 2448 01cd 17       		.uleb128 0x17
 2449 01ce 00       		.byte	0
 2450 01cf 00       		.byte	0
 2451 01d0 24       		.uleb128 0x24
 2452 01d1 1D       		.uleb128 0x1d
 2453 01d2 01       		.byte	0x1
 2454 01d3 31       		.uleb128 0x31
 2455 01d4 13       		.uleb128 0x13
 2456 01d5 11       		.uleb128 0x11
 2457 01d6 01       		.uleb128 0x1
 2458 01d7 12       		.uleb128 0x12
 2459 01d8 06       		.uleb128 0x6
 2460 01d9 58       		.uleb128 0x58
 2461 01da 0B       		.uleb128 0xb
 2462 01db 59       		.uleb128 0x59
 2463 01dc 0B       		.uleb128 0xb
 2464 01dd 01       		.uleb128 0x1
 2465 01de 13       		.uleb128 0x13
 2466 01df 00       		.byte	0
 2467 01e0 00       		.byte	0
 2468 01e1 25       		.uleb128 0x25
 2469 01e2 05       		.uleb128 0x5
 2470 01e3 00       		.byte	0
 2471 01e4 31       		.uleb128 0x31
 2472 01e5 13       		.uleb128 0x13
 2473 01e6 02       		.uleb128 0x2
 2474 01e7 17       		.uleb128 0x17
 2475 01e8 00       		.byte	0
 2476 01e9 00       		.byte	0
 2477 01ea 26       		.uleb128 0x26
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 83


 2478 01eb 898201   		.uleb128 0x4109
 2479 01ee 01       		.byte	0x1
 2480 01ef 11       		.uleb128 0x11
 2481 01f0 01       		.uleb128 0x1
 2482 01f1 31       		.uleb128 0x31
 2483 01f2 13       		.uleb128 0x13
 2484 01f3 01       		.uleb128 0x1
 2485 01f4 13       		.uleb128 0x13
 2486 01f5 00       		.byte	0
 2487 01f6 00       		.byte	0
 2488 01f7 27       		.uleb128 0x27
 2489 01f8 34       		.uleb128 0x34
 2490 01f9 00       		.byte	0
 2491 01fa 03       		.uleb128 0x3
 2492 01fb 0E       		.uleb128 0xe
 2493 01fc 3A       		.uleb128 0x3a
 2494 01fd 0B       		.uleb128 0xb
 2495 01fe 3B       		.uleb128 0x3b
 2496 01ff 0B       		.uleb128 0xb
 2497 0200 49       		.uleb128 0x49
 2498 0201 13       		.uleb128 0x13
 2499 0202 3F       		.uleb128 0x3f
 2500 0203 19       		.uleb128 0x19
 2501 0204 3C       		.uleb128 0x3c
 2502 0205 19       		.uleb128 0x19
 2503 0206 00       		.byte	0
 2504 0207 00       		.byte	0
 2505 0208 28       		.uleb128 0x28
 2506 0209 34       		.uleb128 0x34
 2507 020a 00       		.byte	0
 2508 020b 03       		.uleb128 0x3
 2509 020c 0E       		.uleb128 0xe
 2510 020d 3A       		.uleb128 0x3a
 2511 020e 0B       		.uleb128 0xb
 2512 020f 3B       		.uleb128 0x3b
 2513 0210 05       		.uleb128 0x5
 2514 0211 49       		.uleb128 0x49
 2515 0212 13       		.uleb128 0x13
 2516 0213 3F       		.uleb128 0x3f
 2517 0214 19       		.uleb128 0x19
 2518 0215 3C       		.uleb128 0x3c
 2519 0216 19       		.uleb128 0x19
 2520 0217 00       		.byte	0
 2521 0218 00       		.byte	0
 2522 0219 29       		.uleb128 0x29
 2523 021a 21       		.uleb128 0x21
 2524 021b 00       		.byte	0
 2525 021c 00       		.byte	0
 2526 021d 00       		.byte	0
 2527 021e 2A       		.uleb128 0x2a
 2528 021f 2E       		.uleb128 0x2e
 2529 0220 00       		.byte	0
 2530 0221 3F       		.uleb128 0x3f
 2531 0222 19       		.uleb128 0x19
 2532 0223 3C       		.uleb128 0x3c
 2533 0224 19       		.uleb128 0x19
 2534 0225 6E       		.uleb128 0x6e
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 84


 2535 0226 0E       		.uleb128 0xe
 2536 0227 03       		.uleb128 0x3
 2537 0228 0E       		.uleb128 0xe
 2538 0229 3A       		.uleb128 0x3a
 2539 022a 0B       		.uleb128 0xb
 2540 022b 3B       		.uleb128 0x3b
 2541 022c 05       		.uleb128 0x5
 2542 022d 00       		.byte	0
 2543 022e 00       		.byte	0
 2544 022f 00       		.byte	0
 2545              		.section	.debug_loc,"",%progbits
 2546              	.Ldebug_loc0:
 2547              	.LLST0:
 2548 0000 00000000 		.4byte	.LVL0
 2549 0004 18000000 		.4byte	.LVL2
 2550 0008 0100     		.2byte	0x1
 2551 000a 50       		.byte	0x50
 2552 000b 18000000 		.4byte	.LVL2
 2553 000f 2C000000 		.4byte	.LVL5
 2554 0013 0400     		.2byte	0x4
 2555 0015 F3       		.byte	0xf3
 2556 0016 01       		.uleb128 0x1
 2557 0017 50       		.byte	0x50
 2558 0018 9F       		.byte	0x9f
 2559 0019 2C000000 		.4byte	.LVL5
 2560 001d 2E000000 		.4byte	.LVL6
 2561 0021 0100     		.2byte	0x1
 2562 0023 50       		.byte	0x50
 2563 0024 2E000000 		.4byte	.LVL6
 2564 0028 48000000 		.4byte	.LFE136
 2565 002c 0400     		.2byte	0x4
 2566 002e F3       		.byte	0xf3
 2567 002f 01       		.uleb128 0x1
 2568 0030 50       		.byte	0x50
 2569 0031 9F       		.byte	0x9f
 2570 0032 00000000 		.4byte	0
 2571 0036 00000000 		.4byte	0
 2572              	.LLST1:
 2573 003a 00000000 		.4byte	.LVL0
 2574 003e 16000000 		.4byte	.LVL1
 2575 0042 0100     		.2byte	0x1
 2576 0044 51       		.byte	0x51
 2577 0045 16000000 		.4byte	.LVL1
 2578 0049 2C000000 		.4byte	.LVL5
 2579 004d 0100     		.2byte	0x1
 2580 004f 55       		.byte	0x55
 2581 0050 2C000000 		.4byte	.LVL5
 2582 0054 48000000 		.4byte	.LFE136
 2583 0058 0100     		.2byte	0x1
 2584 005a 51       		.byte	0x51
 2585 005b 00000000 		.4byte	0
 2586 005f 00000000 		.4byte	0
 2587              	.LLST2:
 2588 0063 26000000 		.4byte	.LVL4
 2589 0067 2C000000 		.4byte	.LVL5
 2590 006b 0100     		.2byte	0x1
 2591 006d 50       		.byte	0x50
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 85


 2592 006e 34000000 		.4byte	.LVL7
 2593 0072 48000000 		.4byte	.LFE136
 2594 0076 0100     		.2byte	0x1
 2595 0078 50       		.byte	0x50
 2596 0079 00000000 		.4byte	0
 2597 007d 00000000 		.4byte	0
 2598              	.LLST3:
 2599 0081 00000000 		.4byte	.LVL8
 2600 0085 12000000 		.4byte	.LVL10
 2601 0089 0100     		.2byte	0x1
 2602 008b 50       		.byte	0x50
 2603 008c 12000000 		.4byte	.LVL10
 2604 0090 56000000 		.4byte	.LVL22
 2605 0094 0100     		.2byte	0x1
 2606 0096 54       		.byte	0x54
 2607 0097 56000000 		.4byte	.LVL22
 2608 009b 58000000 		.4byte	.LVL23
 2609 009f 0100     		.2byte	0x1
 2610 00a1 50       		.byte	0x50
 2611 00a2 58000000 		.4byte	.LVL23
 2612 00a6 5A000000 		.4byte	.LVL24
 2613 00aa 0400     		.2byte	0x4
 2614 00ac F3       		.byte	0xf3
 2615 00ad 01       		.uleb128 0x1
 2616 00ae 50       		.byte	0x50
 2617 00af 9F       		.byte	0x9f
 2618 00b0 5A000000 		.4byte	.LVL24
 2619 00b4 5E000000 		.4byte	.LVL26
 2620 00b8 0100     		.2byte	0x1
 2621 00ba 54       		.byte	0x54
 2622 00bb 5E000000 		.4byte	.LVL26
 2623 00bf 74000000 		.4byte	.LFE135
 2624 00c3 0400     		.2byte	0x4
 2625 00c5 F3       		.byte	0xf3
 2626 00c6 01       		.uleb128 0x1
 2627 00c7 50       		.byte	0x50
 2628 00c8 9F       		.byte	0x9f
 2629 00c9 00000000 		.4byte	0
 2630 00cd 00000000 		.4byte	0
 2631              	.LLST4:
 2632 00d1 00000000 		.4byte	.LVL8
 2633 00d5 10000000 		.4byte	.LVL9
 2634 00d9 0100     		.2byte	0x1
 2635 00db 51       		.byte	0x51
 2636 00dc 10000000 		.4byte	.LVL9
 2637 00e0 56000000 		.4byte	.LVL22
 2638 00e4 0100     		.2byte	0x1
 2639 00e6 55       		.byte	0x55
 2640 00e7 56000000 		.4byte	.LVL22
 2641 00eb 5A000000 		.4byte	.LVL24
 2642 00ef 0100     		.2byte	0x1
 2643 00f1 51       		.byte	0x51
 2644 00f2 5A000000 		.4byte	.LVL24
 2645 00f6 5E000000 		.4byte	.LVL26
 2646 00fa 0100     		.2byte	0x1
 2647 00fc 55       		.byte	0x55
 2648 00fd 5E000000 		.4byte	.LVL26
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 86


 2649 0101 74000000 		.4byte	.LFE135
 2650 0105 0400     		.2byte	0x4
 2651 0107 F3       		.byte	0xf3
 2652 0108 01       		.uleb128 0x1
 2653 0109 51       		.byte	0x51
 2654 010a 9F       		.byte	0x9f
 2655 010b 00000000 		.4byte	0
 2656 010f 00000000 		.4byte	0
 2657              	.LLST5:
 2658 0113 00000000 		.4byte	.LVL8
 2659 0117 58000000 		.4byte	.LVL23
 2660 011b 0200     		.2byte	0x2
 2661 011d 30       		.byte	0x30
 2662 011e 9F       		.byte	0x9f
 2663 011f 58000000 		.4byte	.LVL23
 2664 0123 5A000000 		.4byte	.LVL24
 2665 0127 0100     		.2byte	0x1
 2666 0129 50       		.byte	0x50
 2667 012a 5A000000 		.4byte	.LVL24
 2668 012e 5C000000 		.4byte	.LVL25
 2669 0132 0200     		.2byte	0x2
 2670 0134 30       		.byte	0x30
 2671 0135 9F       		.byte	0x9f
 2672 0136 5C000000 		.4byte	.LVL25
 2673 013a 74000000 		.4byte	.LFE135
 2674 013e 0100     		.2byte	0x1
 2675 0140 50       		.byte	0x50
 2676 0141 00000000 		.4byte	0
 2677 0145 00000000 		.4byte	0
 2678              	.LLST6:
 2679 0149 1C000000 		.4byte	.LVL12
 2680 014d 22000000 		.4byte	.LVL13
 2681 0151 0100     		.2byte	0x1
 2682 0153 52       		.byte	0x52
 2683 0154 22000000 		.4byte	.LVL13
 2684 0158 30000000 		.4byte	.LVL16
 2685 015c 0200     		.2byte	0x2
 2686 015e 74       		.byte	0x74
 2687 015f 04       		.sleb128 4
 2688 0160 32000000 		.4byte	.LVL17
 2689 0164 38000000 		.4byte	.LVL19
 2690 0168 0100     		.2byte	0x1
 2691 016a 52       		.byte	0x52
 2692 016b 38000000 		.4byte	.LVL19
 2693 016f 3E000000 		.4byte	.LVL20
 2694 0173 0200     		.2byte	0x2
 2695 0175 74       		.byte	0x74
 2696 0176 04       		.sleb128 4
 2697 0177 00000000 		.4byte	0
 2698 017b 00000000 		.4byte	0
 2699              	.LLST7:
 2700 017f 1C000000 		.4byte	.LVL12
 2701 0183 28000000 		.4byte	.LVL14
 2702 0187 0100     		.2byte	0x1
 2703 0189 53       		.byte	0x53
 2704 018a 28000000 		.4byte	.LVL14
 2705 018e 2C000000 		.4byte	.LVL15
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 87


 2706 0192 0700     		.2byte	0x7
 2707 0194 73       		.byte	0x73
 2708 0195 80808080 		.sleb128 536870912
 2708      02
 2709 019a 9F       		.byte	0x9f
 2710 019b 2C000000 		.4byte	.LVL15
 2711 019f 32000000 		.4byte	.LVL17
 2712 01a3 0700     		.2byte	0x7
 2713 01a5 73       		.byte	0x73
 2714 01a6 80BEFCFF 		.sleb128 536813312
 2714      01
 2715 01ab 9F       		.byte	0x9f
 2716 01ac 32000000 		.4byte	.LVL17
 2717 01b0 36000000 		.4byte	.LVL18
 2718 01b4 0100     		.2byte	0x1
 2719 01b6 53       		.byte	0x53
 2720 01b7 36000000 		.4byte	.LVL18
 2721 01bb 3E000000 		.4byte	.LVL20
 2722 01bf 0200     		.2byte	0x2
 2723 01c1 74       		.byte	0x74
 2724 01c2 00       		.sleb128 0
 2725 01c3 00000000 		.4byte	0
 2726 01c7 00000000 		.4byte	0
 2727              	.LLST8:
 2728 01cb 00000000 		.4byte	.LVL27
 2729 01cf 0C000000 		.4byte	.LVL28
 2730 01d3 0100     		.2byte	0x1
 2731 01d5 50       		.byte	0x50
 2732 01d6 0C000000 		.4byte	.LVL28
 2733 01da 12000000 		.4byte	.LVL30
 2734 01de 0400     		.2byte	0x4
 2735 01e0 F3       		.byte	0xf3
 2736 01e1 01       		.uleb128 0x1
 2737 01e2 50       		.byte	0x50
 2738 01e3 9F       		.byte	0x9f
 2739 01e4 12000000 		.4byte	.LVL30
 2740 01e8 14000000 		.4byte	.LVL31
 2741 01ec 0100     		.2byte	0x1
 2742 01ee 50       		.byte	0x50
 2743 01ef 14000000 		.4byte	.LVL31
 2744 01f3 28000000 		.4byte	.LFE137
 2745 01f7 0400     		.2byte	0x4
 2746 01f9 F3       		.byte	0xf3
 2747 01fa 01       		.uleb128 0x1
 2748 01fb 50       		.byte	0x50
 2749 01fc 9F       		.byte	0x9f
 2750 01fd 00000000 		.4byte	0
 2751 0201 00000000 		.4byte	0
 2752              	.LLST9:
 2753 0205 10000000 		.4byte	.LVL29
 2754 0209 12000000 		.4byte	.LVL30
 2755 020d 0100     		.2byte	0x1
 2756 020f 50       		.byte	0x50
 2757 0210 1A000000 		.4byte	.LVL32
 2758 0214 28000000 		.4byte	.LFE137
 2759 0218 0100     		.2byte	0x1
 2760 021a 50       		.byte	0x50
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 88


 2761 021b 00000000 		.4byte	0
 2762 021f 00000000 		.4byte	0
 2763              		.section	.debug_aranges,"",%progbits
 2764 0000 2C000000 		.4byte	0x2c
 2765 0004 0200     		.2byte	0x2
 2766 0006 00000000 		.4byte	.Ldebug_info0
 2767 000a 04       		.byte	0x4
 2768 000b 00       		.byte	0
 2769 000c 0000     		.2byte	0
 2770 000e 0000     		.2byte	0
 2771 0010 00000000 		.4byte	.LFB136
 2772 0014 48000000 		.4byte	.LFE136-.LFB136
 2773 0018 00000000 		.4byte	.LFB135
 2774 001c 74000000 		.4byte	.LFE135-.LFB135
 2775 0020 00000000 		.4byte	.LFB137
 2776 0024 28000000 		.4byte	.LFE137-.LFB137
 2777 0028 00000000 		.4byte	0
 2778 002c 00000000 		.4byte	0
 2779              		.section	.debug_ranges,"",%progbits
 2780              	.Ldebug_ranges0:
 2781 0000 00000000 		.4byte	.LFB136
 2782 0004 48000000 		.4byte	.LFE136
 2783 0008 00000000 		.4byte	.LFB135
 2784 000c 74000000 		.4byte	.LFE135
 2785 0010 00000000 		.4byte	.LFB137
 2786 0014 28000000 		.4byte	.LFE137
 2787 0018 00000000 		.4byte	0
 2788 001c 00000000 		.4byte	0
 2789              		.section	.debug_line,"",%progbits
 2790              	.Ldebug_line0:
 2791 0000 E1020000 		.section	.debug_str,"MS",%progbits,1
 2791      02007202 
 2791      00000201 
 2791      FB0E0D00 
 2791      01010101 
 2792              	.LASF64:
 2793 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2793      6843746C 
 2793      4D61696E 
 2793      57733146 
 2793      72657100 
 2794              	.LASF170:
 2795 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2795      735F696E 
 2795      74657272 
 2795      75707473 
 2795      5F647730 
 2796              	.LASF305:
 2797 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2797      74635F73 
 2797      7973696E 
 2797      745F7400 
 2798              	.LASF133:
 2799 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2799      5F696E74 
 2799      65727275 
 2799      70745F67 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 89


 2799      70696F5F 
 2800              	.LASF231:
 2801 0059 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2801      6D5F315F 
 2801      696E7465 
 2801      72727570 
 2801      74735F31 
 2802              	.LASF106:
 2803 0074 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2803      6F636B53 
 2803      74617475 
 2803      734F6666 
 2803      73657400 
 2804              	.LASF293:
 2805 0088 43504143 		.ascii	"CPACR\000"
 2805      5200
 2806              	.LASF316:
 2807 008e 63795F64 		.ascii	"cy_device\000"
 2807      65766963 
 2807      6500
 2808              	.LASF250:
 2809 0098 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2809      696E7465 
 2809      72727570 
 2809      74735F31 
 2809      305F4952 
 2810              	.LASF91:
 2811 00af 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2811      73436D30 
 2811      436C6F63 
 2811      6B43746C 
 2811      4F666673 
 2812              	.LASF175:
 2813 00c6 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2813      735F696E 
 2813      74657272 
 2813      75707473 
 2813      5F647730 
 2814              	.LASF297:
 2815 00e2 63686172 		.ascii	"char\000"
 2815      00
 2816              	.LASF323:
 2817 00e7 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2817      49435F53 
 2817      65745072 
 2817      696F7269 
 2817      747900
 2818              	.LASF144:
 2819 00fa 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2819      735F696E 
 2819      74657272 
 2819      75707473 
 2819      5F697063 
 2820              	.LASF162:
 2821 0116 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2821      335F696E 
 2821      74657272 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 90


 2821      7570745F 
 2821      4952516E 
 2822              	.LASF131:
 2823 012b 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2823      5F696E74 
 2823      65727275 
 2823      7074735F 
 2823      6770696F 
 2824              	.LASF192:
 2825 0148 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2825      735F696E 
 2825      74657272 
 2825      75707473 
 2825      5F647731 
 2826              	.LASF198:
 2827 0164 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2827      735F696E 
 2827      74657272 
 2827      75707473 
 2827      5F647731 
 2828              	.LASF23:
 2829 0181 70657269 		.ascii	"periBase\000"
 2829      42617365 
 2829      00
 2830              	.LASF310:
 2831 018a 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2831      7973496E 
 2831      745F496E 
 2831      697400
 2832              	.LASF99:
 2833 0199 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2833      73436D30 
 2833      4E6D6943 
 2833      746C4F66 
 2833      66736574 
 2834              	.LASF69:
 2835 01ae 64774368 		.ascii	"dwChSize\000"
 2835      53697A65 
 2835      00
 2836              	.LASF300:
 2837 01b7 43595F53 		.ascii	"CY_SYSINT_SUCCESS\000"
 2837      5953494E 
 2837      545F5355 
 2837      43434553 
 2837      5300
 2838              	.LASF0:
 2839 01c9 756E7369 		.ascii	"unsigned int\000"
 2839      676E6564 
 2839      20696E74 
 2839      00
 2840              	.LASF154:
 2841 01d6 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2841      735F696E 
 2841      74657272 
 2841      75707473 
 2841      5F697063 
 2842              	.LASF51:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 91


 2843 01f3 736D6966 		.ascii	"smifDeviceNr\000"
 2843      44657669 
 2843      63654E72 
 2843      00
 2844              	.LASF81:
 2845 0200 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2845      44697643 
 2845      6D645061 
 2845      54797065 
 2845      53656C50 
 2846              	.LASF223:
 2847 0217 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2847      6D5F315F 
 2847      696E7465 
 2847      72727570 
 2847      74735F37 
 2848              	.LASF287:
 2849 0231 44465352 		.ascii	"DFSR\000"
 2849      00
 2850              	.LASF10:
 2851 0236 5F5F696E 		.ascii	"__int32_t\000"
 2851      7433325F 
 2851      7400
 2852              	.LASF141:
 2853 0240 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2853      5F696E74 
 2853      65727275 
 2853      70745F63 
 2853      7462735F 
 2854              	.LASF47:
 2855 0259 73727373 		.ascii	"srssNumClkpath\000"
 2855      4E756D43 
 2855      6C6B7061 
 2855      746800
 2856              	.LASF21:
 2857 0268 63707573 		.ascii	"cpussBase\000"
 2857      73426173 
 2857      6500
 2858              	.LASF45:
 2859 0272 63707573 		.ascii	"cpussFmIrq\000"
 2859      73466D49 
 2859      727100
 2860              	.LASF138:
 2861 027d 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2861      5F696E74 
 2861      65727275 
 2861      70745F6D 
 2861      63776474 
 2862              	.LASF120:
 2863 0299 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2863      5F696E74 
 2863      65727275 
 2863      7074735F 
 2863      6770696F 
 2864              	.LASF46:
 2865 02b5 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2865      734E6F74 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 92


 2865      436F6E6E 
 2865      65637465 
 2865      64497271 
 2866              	.LASF181:
 2867 02ca 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2867      735F696E 
 2867      74657272 
 2867      75707473 
 2867      5F647730 
 2868              	.LASF7:
 2869 02e7 73686F72 		.ascii	"short int\000"
 2869      7420696E 
 2869      7400
 2870              	.LASF239:
 2871 02f1 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2871      6D5F315F 
 2871      696E7465 
 2871      72727570 
 2871      74735F32 
 2872              	.LASF237:
 2873 030c 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2873      6D5F315F 
 2873      696E7465 
 2873      72727570 
 2873      74735F32 
 2874              	.LASF77:
 2875 0327 70657269 		.ascii	"periTrGrSize\000"
 2875      54724772 
 2875      53697A65 
 2875      00
 2876              	.LASF215:
 2877 0334 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2877      6D5F305F 
 2877      696E7465 
 2877      72727570 
 2877      74735F37 
 2878              	.LASF321:
 2879 034e 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 2879      72617465 
 2879      645F536F 
 2879      75726365 
 2879      5C50536F 
 2880 037c 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 2880      6E745C63 
 2880      795F7379 
 2880      73696E74 
 2880      2E6300
 2881              	.LASF80:
 2882 038f 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2882      44697643 
 2882      6D645061 
 2882      44697653 
 2882      656C506F 
 2883              	.LASF57:
 2884 03a5 63727970 		.ascii	"cryptoMemSize\000"
 2884      746F4D65 
 2884      6D53697A 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 93


 2884      6500
 2885              	.LASF103:
 2886 03b3 63707573 		.ascii	"cpussRam1Ctl0\000"
 2886      7352616D 
 2886      3143746C 
 2886      3000
 2887              	.LASF184:
 2888 03c1 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2888      735F696E 
 2888      74657272 
 2888      75707473 
 2888      5F647731 
 2889              	.LASF254:
 2890 03dd 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2890      696E7465 
 2890      72727570 
 2890      74735F31 
 2890      345F4952 
 2891              	.LASF315:
 2892 03f4 63757272 		.ascii	"currIsr\000"
 2892      49737200 
 2893              	.LASF210:
 2894 03fc 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2894      6D5F305F 
 2894      696E7465 
 2894      72727570 
 2894      74735F32 
 2895              	.LASF116:
 2896 0416 50656E64 		.ascii	"PendSV_IRQn\000"
 2896      53565F49 
 2896      52516E00 
 2897              	.LASF320:
 2898 0422 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2898      43313120 
 2898      352E342E 
 2898      31203230 
 2898      31363036 
 2899 0455 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2899      20726576 
 2899      6973696F 
 2899      6E203233 
 2899      37373135 
 2900 0488 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2900      70202D6D 
 2900      6670753D 
 2900      66707634 
 2900      2D73702D 
 2901 04bb 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2901      6F6E7320 
 2901      2D666661 
 2901      742D6C74 
 2901      6F2D6F62 
 2902              	.LASF302:
 2903 04d5 63795F65 		.ascii	"cy_en_sysint_status_t\000"
 2903      6E5F7379 
 2903      73696E74 
 2903      5F737461 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 94


 2903      7475735F 
 2904              	.LASF16:
 2905 04eb 696E7431 		.ascii	"int16_t\000"
 2905      365F7400 
 2906              	.LASF79:
 2907 04f3 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2907      44697643 
 2907      6D645479 
 2907      70655365 
 2907      6C506F73 
 2908              	.LASF96:
 2909 0508 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2909      73547269 
 2909      6D52616D 
 2909      43746C4F 
 2909      66667365 
 2910              	.LASF247:
 2911 051e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2911      696E7465 
 2911      72727570 
 2911      74735F37 
 2911      5F495251 
 2912              	.LASF136:
 2913 0534 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2913      385F696E 
 2913      74657272 
 2913      7570745F 
 2913      4952516E 
 2914              	.LASF111:
 2915 0549 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2915      72794D61 
 2915      6E616765 
 2915      6D656E74 
 2915      5F495251 
 2916              	.LASF233:
 2917 055f 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2917      6D5F315F 
 2917      696E7465 
 2917      72727570 
 2917      74735F31 
 2918              	.LASF242:
 2919 057a 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2919      696E7465 
 2919      72727570 
 2919      74735F32 
 2919      5F495251 
 2920              	.LASF19:
 2921 0590 75696E74 		.ascii	"uint32_t\000"
 2921      33325F74 
 2921      00
 2922              	.LASF228:
 2923 0599 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2923      6D5F315F 
 2923      696E7465 
 2923      72727570 
 2923      74735F31 
 2924              	.LASF125:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 95


 2925 05b4 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2925      5F696E74 
 2925      65727275 
 2925      7074735F 
 2925      6770696F 
 2926              	.LASF291:
 2927 05d0 4D4D4652 		.ascii	"MMFR\000"
 2927      00
 2928              	.LASF255:
 2929 05d5 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2929      696E7465 
 2929      72727570 
 2929      74735F31 
 2929      355F4952 
 2930              	.LASF89:
 2931 05ec 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2931      50727443 
 2931      66674F75 
 2931      744F6666 
 2931      73657400 
 2932              	.LASF267:
 2933 0600 49534552 		.ascii	"ISER\000"
 2933      00
 2934              	.LASF205:
 2935 0605 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2935      735F696E 
 2935      74657272 
 2935      75707473 
 2935      5F636D30 
 2936              	.LASF298:
 2937 0625 666C6F61 		.ascii	"float\000"
 2937      7400
 2938              	.LASF32:
 2939 062b 63727970 		.ascii	"cryptoVersion\000"
 2939      746F5665 
 2939      7273696F 
 2939      6E00
 2940              	.LASF61:
 2941 0639 666C6173 		.ascii	"flashProgramDelay\000"
 2941      6850726F 
 2941      6772616D 
 2941      44656C61 
 2941      7900
 2942              	.LASF163:
 2943 064b 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2943      345F696E 
 2943      74657272 
 2943      7570745F 
 2943      4952516E 
 2944              	.LASF270:
 2945 0660 52534552 		.ascii	"RSERVED1\000"
 2945      56454431 
 2945      00
 2946              	.LASF22:
 2947 0669 666C6173 		.ascii	"flashcBase\000"
 2947      68634261 
 2947      736500
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 96


 2948              	.LASF189:
 2949 0674 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2949      735F696E 
 2949      74657272 
 2949      75707473 
 2949      5F647731 
 2950              	.LASF88:
 2951 0690 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2951      50727443 
 2951      6667496E 
 2951      4F666673 
 2951      657400
 2952              	.LASF195:
 2953 06a3 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2953      735F696E 
 2953      74657272 
 2953      75707473 
 2953      5F647731 
 2954              	.LASF262:
 2955 06c0 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2955      696E7465 
 2955      72727570 
 2955      745F6D65 
 2955      645F4952 
 2956              	.LASF60:
 2957 06d7 666C6173 		.ascii	"flashWriteDelay\000"
 2957      68577269 
 2957      74654465 
 2957      6C617900 
 2958              	.LASF14:
 2959 06e7 6C6F6E67 		.ascii	"long long unsigned int\000"
 2959      206C6F6E 
 2959      6720756E 
 2959      7369676E 
 2959      65642069 
 2960              	.LASF85:
 2961 06fe 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2961      44697632 
 2961      345F3543 
 2961      746C4F66 
 2961      66736574 
 2962              	.LASF90:
 2963 0713 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2963      50727443 
 2963      66675369 
 2963      6F4F6666 
 2963      73657400 
 2964              	.LASF156:
 2965 0727 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2965      735F696E 
 2965      74657272 
 2965      75707473 
 2965      5F697063 
 2966              	.LASF44:
 2967 0744 63707573 		.ascii	"cpussIpc0Irq\000"
 2967      73497063 
 2967      30497271 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 97


 2967      00
 2968              	.LASF139:
 2969 0751 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2969      5F696E74 
 2969      65727275 
 2969      70745F62 
 2969      61636B75 
 2970              	.LASF225:
 2971 076c 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2971      6D5F315F 
 2971      696E7465 
 2971      72727570 
 2971      74735F39 
 2972              	.LASF8:
 2973 0786 5F5F7569 		.ascii	"__uint16_t\000"
 2973      6E743136 
 2973      5F7400
 2974              	.LASF114:
 2975 0791 53564361 		.ascii	"SVCall_IRQn\000"
 2975      6C6C5F49 
 2975      52516E00 
 2976              	.LASF159:
 2977 079d 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2977      305F696E 
 2977      74657272 
 2977      7570745F 
 2977      4952516E 
 2978              	.LASF220:
 2979 07b2 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2979      6D5F315F 
 2979      696E7465 
 2979      72727570 
 2979      74735F34 
 2980              	.LASF167:
 2981 07cc 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2981      696E7465 
 2981      72727570 
 2981      745F4952 
 2981      516E00
 2982              	.LASF259:
 2983 07df 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2983      696C655F 
 2983      696E7465 
 2983      72727570 
 2983      745F4952 
 2984              	.LASF312:
 2985 07f6 70726576 		.ascii	"prevIsr\000"
 2985      49737200 
 2986              	.LASF129:
 2987 07fe 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2987      5F696E74 
 2987      65727275 
 2987      7074735F 
 2987      6770696F 
 2988              	.LASF151:
 2989 081b 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2989      735F696E 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 98


 2989      74657272 
 2989      75707473 
 2989      5F697063 
 2990              	.LASF200:
 2991 0837 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2991      735F696E 
 2991      74657272 
 2991      75707473 
 2991      5F666175 
 2992              	.LASF66:
 2993 0855 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2993      6843746C 
 2993      4D61696E 
 2993      57733346 
 2993      72657100 
 2994              	.LASF266:
 2995 0869 4952516E 		.ascii	"IRQn_Type\000"
 2995      5F547970 
 2995      6500
 2996              	.LASF48:
 2997 0873 73727373 		.ascii	"srssNumPll\000"
 2997      4E756D50 
 2997      6C6C00
 2998              	.LASF251:
 2999 087e 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2999      696E7465 
 2999      72727570 
 2999      74735F31 
 2999      315F4952 
 3000              	.LASF145:
 3001 0895 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3001      735F696E 
 3001      74657272 
 3001      75707473 
 3001      5F697063 
 3002              	.LASF245:
 3003 08b1 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3003      696E7465 
 3003      72727570 
 3003      74735F35 
 3003      5F495251 
 3004              	.LASF212:
 3005 08c7 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3005      6D5F305F 
 3005      696E7465 
 3005      72727570 
 3005      74735F34 
 3006              	.LASF284:
 3007 08e1 53484353 		.ascii	"SHCSR\000"
 3007      5200
 3008              	.LASF59:
 3009 08e7 666C6173 		.ascii	"flashPipeRequired\000"
 3009      68506970 
 3009      65526571 
 3009      75697265 
 3009      6400
 3010              	.LASF74:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 99


 3011 08f9 70657269 		.ascii	"periTrCmdOffset\000"
 3011      5472436D 
 3011      644F6666 
 3011      73657400 
 3012              	.LASF280:
 3013 0909 43505549 		.ascii	"CPUID\000"
 3013      4400
 3014              	.LASF49:
 3015 090f 73727373 		.ascii	"srssNumHfroot\000"
 3015      4E756D48 
 3015      66726F6F 
 3015      7400
 3016              	.LASF63:
 3017 091d 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3017      6843746C 
 3017      4D61696E 
 3017      57733046 
 3017      72657100 
 3018              	.LASF257:
 3019 0931 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3019      6F73735F 
 3019      696E7465 
 3019      72727570 
 3019      745F6932 
 3020              	.LASF27:
 3021 094c 6770696F 		.ascii	"gpioBase\000"
 3021      42617365 
 3021      00
 3022              	.LASF264:
 3023 0955 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3023      5F696E74 
 3023      65727275 
 3023      70745F64 
 3023      6163735F 
 3024              	.LASF217:
 3025 096e 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3025      6D5F315F 
 3025      696E7465 
 3025      72727570 
 3025      74735F31 
 3026              	.LASF244:
 3027 0988 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3027      696E7465 
 3027      72727570 
 3027      74735F34 
 3027      5F495251 
 3028              	.LASF258:
 3029 099e 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3029      6F73735F 
 3029      696E7465 
 3029      72727570 
 3029      745F7064 
 3030              	.LASF178:
 3031 09b9 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3031      735F696E 
 3031      74657272 
 3031      75707473 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 100


 3031      5F647730 
 3032              	.LASF230:
 3033 09d6 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3033      6D5F315F 
 3033      696E7465 
 3033      72727570 
 3033      74735F31 
 3034              	.LASF127:
 3035 09f1 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3035      5F696E74 
 3035      65727275 
 3035      7074735F 
 3035      6770696F 
 3036              	.LASF98:
 3037 0a0d 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3037      73537973 
 3037      5469636B 
 3037      43746C4F 
 3037      66667365 
 3038              	.LASF54:
 3039 0a23 75646250 		.ascii	"udbPresent\000"
 3039      72657365 
 3039      6E7400
 3040              	.LASF72:
 3041 0a2e 64775374 		.ascii	"dwStatusChIdxPos\000"
 3041      61747573 
 3041      43684964 
 3041      78506F73 
 3041      00
 3042              	.LASF174:
 3043 0a3f 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3043      735F696E 
 3043      74657272 
 3043      75707473 
 3043      5F647730 
 3044              	.LASF122:
 3045 0a5b 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3045      5F696E74 
 3045      65727275 
 3045      7074735F 
 3045      6770696F 
 3046              	.LASF128:
 3047 0a77 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3047      5F696E74 
 3047      65727275 
 3047      7074735F 
 3047      6770696F 
 3048              	.LASF286:
 3049 0a94 48465352 		.ascii	"HFSR\000"
 3049      00
 3050              	.LASF183:
 3051 0a99 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3051      735F696E 
 3051      74657272 
 3051      75707473 
 3051      5F647730 
 3052              	.LASF140:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 101


 3053 0ab6 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3053      5F696E74 
 3053      65727275 
 3053      70745F49 
 3053      52516E00 
 3054              	.LASF43:
 3055 0aca 63707573 		.ascii	"cpussFlashPaSize\000"
 3055      73466C61 
 3055      73685061 
 3055      53697A65 
 3055      00
 3056              	.LASF191:
 3057 0adb 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3057      735F696E 
 3057      74657272 
 3057      75707473 
 3057      5F647731 
 3058              	.LASF197:
 3059 0af7 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3059      735F696E 
 3059      74657272 
 3059      75707473 
 3059      5F647731 
 3060              	.LASF169:
 3061 0b14 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3061      735F696E 
 3061      74657272 
 3061      75707473 
 3061      5F647730 
 3062              	.LASF324:
 3063 0b30 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 3063      79734C69 
 3063      625F4173 
 3063      73657274 
 3063      4661696C 
 3064              	.LASF84:
 3065 0b47 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3065      44697631 
 3065      365F3543 
 3065      746C4F66 
 3065      66736574 
 3066              	.LASF265:
 3067 0b5c 756E636F 		.ascii	"unconnected_IRQn\000"
 3067      6E6E6563 
 3067      7465645F 
 3067      4952516E 
 3067      00
 3068              	.LASF186:
 3069 0b6d 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3069      735F696E 
 3069      74657272 
 3069      75707473 
 3069      5F647731 
 3070              	.LASF55:
 3071 0b89 73797350 		.ascii	"sysPmSimoPresent\000"
 3071      6D53696D 
 3071      6F507265 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 102


 3071      73656E74 
 3071      00
 3072              	.LASF314:
 3073 0b9a 43795F53 		.ascii	"Cy_SysInt_GetVector\000"
 3073      7973496E 
 3073      745F4765 
 3073      74566563 
 3073      746F7200 
 3074              	.LASF263:
 3075 0bae 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3075      696E7465 
 3075      72727570 
 3075      745F6C6F 
 3075      5F495251 
 3076              	.LASF283:
 3077 0bc4 41495243 		.ascii	"AIRCR\000"
 3077      5200
 3078              	.LASF153:
 3079 0bca 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3079      735F696E 
 3079      74657272 
 3079      75707473 
 3079      5F697063 
 3080              	.LASF203:
 3081 0be7 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3081      735F696E 
 3081      74657272 
 3081      7570745F 
 3081      666D5F49 
 3082              	.LASF222:
 3083 0bff 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3083      6D5F315F 
 3083      696E7465 
 3083      72727570 
 3083      74735F36 
 3084              	.LASF249:
 3085 0c19 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3085      696E7465 
 3085      72727570 
 3085      74735F39 
 3085      5F495251 
 3086              	.LASF73:
 3087 0c2f 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3087      61747573 
 3087      43684964 
 3087      784D736B 
 3087      00
 3088              	.LASF253:
 3089 0c40 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3089      696E7465 
 3089      72727570 
 3089      74735F31 
 3089      335F4952 
 3090              	.LASF15:
 3091 0c57 75696E74 		.ascii	"uint8_t\000"
 3091      385F7400 
 3092              	.LASF313:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 103


 3093 0c5f 73746174 		.ascii	"status\000"
 3093      757300
 3094              	.LASF235:
 3095 0c66 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3095      6D5F315F 
 3095      696E7465 
 3095      72727570 
 3095      74735F31 
 3096              	.LASF303:
 3097 0c81 696E7472 		.ascii	"intrSrc\000"
 3097      53726300 
 3098              	.LASF78:
 3099 0c89 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3099      44697643 
 3099      6D644469 
 3099      7653656C 
 3099      4D736B00 
 3100              	.LASF137:
 3101 0c9d 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3101      5F696E74 
 3101      65727275 
 3101      70745F6D 
 3101      63776474 
 3102              	.LASF273:
 3103 0cb9 49435052 		.ascii	"ICPR\000"
 3103      00
 3104              	.LASF86:
 3105 0cbe 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3105      50727449 
 3105      6E747243 
 3105      66674F66 
 3105      66736574 
 3106              	.LASF135:
 3107 0cd3 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3107      6D705F69 
 3107      6E746572 
 3107      72757074 
 3107      5F495251 
 3108              	.LASF102:
 3109 0ce9 63707573 		.ascii	"cpussRam0Ctl0\000"
 3109      7352616D 
 3109      3043746C 
 3109      3000
 3110              	.LASF1:
 3111 0cf7 6C6F6E67 		.ascii	"long long int\000"
 3111      206C6F6E 
 3111      6720696E 
 3111      7400
 3112              	.LASF29:
 3113 0d05 69706342 		.ascii	"ipcBase\000"
 3113      61736500 
 3114              	.LASF70:
 3115 0d0d 64774368 		.ascii	"dwChCtlPrioPos\000"
 3115      43746C50 
 3115      72696F50 
 3115      6F7300
 3116              	.LASF30:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 104


 3117 0d1c 63727970 		.ascii	"cryptoBase\000"
 3117      746F4261 
 3117      736500
 3118              	.LASF143:
 3119 0d27 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3119      735F696E 
 3119      74657272 
 3119      75707473 
 3119      5F697063 
 3120              	.LASF108:
 3121 0d43 52657365 		.ascii	"Reset_IRQn\000"
 3121      745F4952 
 3121      516E00
 3122              	.LASF209:
 3123 0d4e 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3123      6D5F305F 
 3123      696E7465 
 3123      72727570 
 3123      74735F31 
 3124              	.LASF285:
 3125 0d68 43465352 		.ascii	"CFSR\000"
 3125      00
 3126              	.LASF164:
 3127 0d6d 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3127      355F696E 
 3127      74657272 
 3127      7570745F 
 3127      4952516E 
 3128              	.LASF158:
 3129 0d82 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3129      735F696E 
 3129      74657272 
 3129      75707473 
 3129      5F697063 
 3130              	.LASF6:
 3131 0d9f 5F5F696E 		.ascii	"__int16_t\000"
 3131      7431365F 
 3131      7400
 3132              	.LASF50:
 3133 0da9 70657269 		.ascii	"periClockNr\000"
 3133      436C6F63 
 3133      6B4E7200 
 3134              	.LASF26:
 3135 0db5 6873696F 		.ascii	"hsiomBase\000"
 3135      6D426173 
 3135      6500
 3136              	.LASF112:
 3137 0dbf 42757346 		.ascii	"BusFault_IRQn\000"
 3137      61756C74 
 3137      5F495251 
 3137      6E00
 3138              	.LASF322:
 3139 0dcd 5C5C4D61 		.ascii	"\\\\Mac\\Data\\VScode\\GIT\\Onethinx_Project_Exampl"
 3139      635C4461 
 3139      74615C56 
 3139      53636F64 
 3139      655C4749 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 105


 3140 0dfa 65735C45 		.ascii	"es\\Example_CapSense\\Onethinx_Creator.cydsn\000"
 3140      78616D70 
 3140      6C655F43 
 3140      61705365 
 3140      6E73655C 
 3141              	.LASF92:
 3142 0e25 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3142      73436D34 
 3142      436C6F63 
 3142      6B43746C 
 3142      4F666673 
 3143              	.LASF76:
 3144 0e3c 70657269 		.ascii	"periTrGrOffset\000"
 3144      54724772 
 3144      4F666673 
 3144      657400
 3145              	.LASF241:
 3146 0e4b 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3146      696E7465 
 3146      72727570 
 3146      74735F31 
 3146      5F495251 
 3147              	.LASF42:
 3148 0e61 63707573 		.ascii	"cpussDwChNr\000"
 3148      73447743 
 3148      684E7200 
 3149              	.LASF261:
 3150 0e6d 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3150      696E7465 
 3150      72727570 
 3150      745F6869 
 3150      5F495251 
 3151              	.LASF308:
 3152 0e83 75736572 		.ascii	"userIsr\000"
 3152      49737200 
 3153              	.LASF160:
 3154 0e8b 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3154      315F696E 
 3154      74657272 
 3154      7570745F 
 3154      4952516E 
 3155              	.LASF227:
 3156 0ea0 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3156      6D5F315F 
 3156      696E7465 
 3156      72727570 
 3156      74735F31 
 3157              	.LASF124:
 3158 0ebb 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3158      5F696E74 
 3158      65727275 
 3158      7074735F 
 3158      6770696F 
 3159              	.LASF40:
 3160 0ed7 63707573 		.ascii	"cpussIpcNr\000"
 3160      73497063 
 3160      4E7200
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 106


 3161              	.LASF93:
 3162 0ee2 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3162      73436D34 
 3162      53746174 
 3162      75734F66 
 3162      66736574 
 3163              	.LASF204:
 3164 0ef7 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3164      735F696E 
 3164      74657272 
 3164      75707473 
 3164      5F636D30 
 3165              	.LASF193:
 3166 0f17 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3166      735F696E 
 3166      74657272 
 3166      75707473 
 3166      5F647731 
 3167              	.LASF177:
 3168 0f33 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3168      735F696E 
 3168      74657272 
 3168      75707473 
 3168      5F647730 
 3169              	.LASF171:
 3170 0f4f 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3170      735F696E 
 3170      74657272 
 3170      75707473 
 3170      5F647730 
 3171              	.LASF104:
 3172 0f6b 63707573 		.ascii	"cpussRam2Ctl0\000"
 3172      7352616D 
 3172      3243746C 
 3172      3000
 3173              	.LASF119:
 3174 0f79 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3174      5F696E74 
 3174      65727275 
 3174      7074735F 
 3174      6770696F 
 3175              	.LASF319:
 3176 0f95 5F5F7261 		.ascii	"__ramVectors\000"
 3176      6D566563 
 3176      746F7273 
 3176      00
 3177              	.LASF180:
 3178 0fa2 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3178      735F696E 
 3178      74657272 
 3178      75707473 
 3178      5F647730 
 3179              	.LASF290:
 3180 0fbf 41465352 		.ascii	"AFSR\000"
 3180      00
 3181              	.LASF188:
 3182 0fc4 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 107


 3182      735F696E 
 3182      74657272 
 3182      75707473 
 3182      5F647731 
 3183              	.LASF194:
 3184 0fe0 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3184      735F696E 
 3184      74657272 
 3184      75707473 
 3184      5F647731 
 3185              	.LASF214:
 3186 0ffd 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3186      6D5F305F 
 3186      696E7465 
 3186      72727570 
 3186      74735F36 
 3187              	.LASF83:
 3188 1017 70657269 		.ascii	"periDiv16CtlOffset\000"
 3188      44697631 
 3188      3643746C 
 3188      4F666673 
 3188      657400
 3189              	.LASF224:
 3190 102a 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3190      6D5F315F 
 3190      696E7465 
 3190      72727570 
 3190      74735F38 
 3191              	.LASF9:
 3192 1044 73686F72 		.ascii	"short unsigned int\000"
 3192      7420756E 
 3192      7369676E 
 3192      65642069 
 3192      6E7400
 3193              	.LASF2:
 3194 1057 6C6F6E67 		.ascii	"long double\000"
 3194      20646F75 
 3194      626C6500 
 3195              	.LASF17:
 3196 1063 75696E74 		.ascii	"uint16_t\000"
 3196      31365F74 
 3196      00
 3197              	.LASF306:
 3198 106c 4952516E 		.ascii	"IRQn\000"
 3198      00
 3199              	.LASF75:
 3200 1071 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3200      5472436D 
 3200      64477253 
 3200      656C4D73 
 3200      6B00
 3201              	.LASF207:
 3202 1083 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3202      735F696E 
 3202      74657272 
 3202      75707473 
 3202      5F636D34 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 108


 3203              	.LASF219:
 3204 10a3 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3204      6D5F315F 
 3204      696E7465 
 3204      72727570 
 3204      74735F33 
 3205              	.LASF246:
 3206 10bd 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3206      696E7465 
 3206      72727570 
 3206      74735F36 
 3206      5F495251 
 3207              	.LASF278:
 3208 10d3 53544952 		.ascii	"STIR\000"
 3208      00
 3209              	.LASF71:
 3210 10d8 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3210      43746C50 
 3210      7265656D 
 3210      70746162 
 3210      6C65506F 
 3211              	.LASF33:
 3212 10ee 64775665 		.ascii	"dwVersion\000"
 3212      7273696F 
 3212      6E00
 3213              	.LASF232:
 3214 10f8 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3214      6D5F315F 
 3214      696E7465 
 3214      72727570 
 3214      74735F31 
 3215              	.LASF288:
 3216 1113 4D4D4641 		.ascii	"MMFAR\000"
 3216      5200
 3217              	.LASF150:
 3218 1119 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3218      735F696E 
 3218      74657272 
 3218      75707473 
 3218      5F697063 
 3219              	.LASF311:
 3220 1135 636F6E66 		.ascii	"config\000"
 3220      696700
 3221              	.LASF20:
 3222 113c 73697A65 		.ascii	"sizetype\000"
 3222      74797065 
 3222      00
 3223              	.LASF100:
 3224 1145 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3224      73436D34 
 3224      4E6D6943 
 3224      746C4F66 
 3224      66736574 
 3225              	.LASF268:
 3226 115a 52455345 		.ascii	"RESERVED0\000"
 3226      52564544 
 3226      3000
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 109


 3227              	.LASF82:
 3228 1164 70657269 		.ascii	"periDiv8CtlOffset\000"
 3228      44697638 
 3228      43746C4F 
 3228      66667365 
 3228      7400
 3229              	.LASF272:
 3230 1176 52455345 		.ascii	"RESERVED2\000"
 3230      52564544 
 3230      3200
 3231              	.LASF274:
 3232 1180 52455345 		.ascii	"RESERVED3\000"
 3232      52564544 
 3232      3300
 3233              	.LASF276:
 3234 118a 52455345 		.ascii	"RESERVED4\000"
 3234      52564544 
 3234      3400
 3235              	.LASF277:
 3236 1194 52455345 		.ascii	"RESERVED5\000"
 3236      52564544 
 3236      3500
 3237              	.LASF130:
 3238 119e 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3238      5F696E74 
 3238      65727275 
 3238      7074735F 
 3238      6770696F 
 3239              	.LASF142:
 3240 11bb 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3240      735F696E 
 3240      74657272 
 3240      7570745F 
 3240      4952516E 
 3241              	.LASF11:
 3242 11d0 6C6F6E67 		.ascii	"long int\000"
 3242      20696E74 
 3242      00
 3243              	.LASF199:
 3244 11d9 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3244      735F696E 
 3244      74657272 
 3244      75707473 
 3244      5F647731 
 3245              	.LASF31:
 3246 11f6 63707573 		.ascii	"cpussVersion\000"
 3246      73566572 
 3246      73696F6E 
 3246      00
 3247              	.LASF317:
 3248 1203 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3248      52784275 
 3248      66666572 
 3248      00
 3249              	.LASF35:
 3250 1210 6770696F 		.ascii	"gpioVersion\000"
 3250      56657273 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 110


 3250      696F6E00 
 3251              	.LASF109:
 3252 121c 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3252      61736B61 
 3252      626C6549 
 3252      6E745F49 
 3252      52516E00 
 3253              	.LASF236:
 3254 1230 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3254      6D5F315F 
 3254      696E7465 
 3254      72727570 
 3254      74735F32 
 3255              	.LASF34:
 3256 124b 666C6173 		.ascii	"flashcVersion\000"
 3256      68635665 
 3256      7273696F 
 3256      6E00
 3257              	.LASF56:
 3258 1259 70726F74 		.ascii	"protBusMasterMask\000"
 3258      4275734D 
 3258      61737465 
 3258      724D6173 
 3258      6B00
 3259              	.LASF25:
 3260 126b 70726F74 		.ascii	"protBase\000"
 3260      42617365 
 3260      00
 3261              	.LASF165:
 3262 1274 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3262      365F696E 
 3262      74657272 
 3262      7570745F 
 3262      4952516E 
 3263              	.LASF301:
 3264 1289 43595F53 		.ascii	"CY_SYSINT_BAD_PARAM\000"
 3264      5953494E 
 3264      545F4241 
 3264      445F5041 
 3264      52414D00 
 3265              	.LASF307:
 3266 129d 7072696F 		.ascii	"priority\000"
 3266      72697479 
 3266      00
 3267              	.LASF296:
 3268 12a6 63686172 		.ascii	"char_t\000"
 3268      5F7400
 3269              	.LASF155:
 3270 12ad 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3270      735F696E 
 3270      74657272 
 3270      75707473 
 3270      5F697063 
 3271              	.LASF132:
 3272 12ca 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3272      5F696E74 
 3272      65727275 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 111


 3272      7074735F 
 3272      6770696F 
 3273              	.LASF149:
 3274 12e7 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3274      735F696E 
 3274      74657272 
 3274      75707473 
 3274      5F697063 
 3275              	.LASF196:
 3276 1303 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3276      735F696E 
 3276      74657272 
 3276      75707473 
 3276      5F647731 
 3277              	.LASF126:
 3278 1320 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3278      5F696E74 
 3278      65727275 
 3278      7074735F 
 3278      6770696F 
 3279              	.LASF148:
 3280 133c 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3280      735F696E 
 3280      74657272 
 3280      75707473 
 3280      5F697063 
 3281              	.LASF95:
 3282 1358 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3282      73436D34 
 3282      50777243 
 3282      746C4F66 
 3282      66736574 
 3283              	.LASF260:
 3284 136d 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3284      5F696E74 
 3284      65727275 
 3284      70745F49 
 3284      52516E00 
 3285              	.LASF161:
 3286 1381 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3286      325F696E 
 3286      74657272 
 3286      7570745F 
 3286      4952516E 
 3287              	.LASF279:
 3288 1396 4E564943 		.ascii	"NVIC_Type\000"
 3288      5F547970 
 3288      6500
 3289              	.LASF294:
 3290 13a0 5343425F 		.ascii	"SCB_Type\000"
 3290      54797065 
 3290      00
 3291              	.LASF289:
 3292 13a9 42464152 		.ascii	"BFAR\000"
 3292      00
 3293              	.LASF121:
 3294 13ae 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 112


 3294      5F696E74 
 3294      65727275 
 3294      7074735F 
 3294      6770696F 
 3295              	.LASF182:
 3296 13ca 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3296      735F696E 
 3296      74657272 
 3296      75707473 
 3296      5F647730 
 3297              	.LASF52:
 3298 13e7 70617373 		.ascii	"passSarChannels\000"
 3298      53617243 
 3298      68616E6E 
 3298      656C7300 
 3299              	.LASF282:
 3300 13f7 56544F52 		.ascii	"VTOR\000"
 3300      00
 3301              	.LASF39:
 3302 13fc 70726F74 		.ascii	"protVersion\000"
 3302      56657273 
 3302      696F6E00 
 3303              	.LASF190:
 3304 1408 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3304      735F696E 
 3304      74657272 
 3304      75707473 
 3304      5F647731 
 3305              	.LASF238:
 3306 1424 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3306      6D5F315F 
 3306      696E7465 
 3306      72727570 
 3306      74735F32 
 3307              	.LASF168:
 3308 143f 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3308      735F696E 
 3308      74657272 
 3308      75707473 
 3308      5F647730 
 3309              	.LASF97:
 3310 145b 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3310      73547269 
 3310      6D526F6D 
 3310      43746C4F 
 3310      66667365 
 3311              	.LASF304:
 3312 1471 696E7472 		.ascii	"intrPriority\000"
 3312      5072696F 
 3312      72697479 
 3312      00
 3313              	.LASF252:
 3314 147e 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3314      696E7465 
 3314      72727570 
 3314      74735F31 
 3314      325F4952 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 113


 3315              	.LASF117:
 3316 1495 53797354 		.ascii	"SysTick_IRQn\000"
 3316      69636B5F 
 3316      4952516E 
 3316      00
 3317              	.LASF36:
 3318 14a2 6873696F 		.ascii	"hsiomVersion\000"
 3318      6D566572 
 3318      73696F6E 
 3318      00
 3319              	.LASF281:
 3320 14af 49435352 		.ascii	"ICSR\000"
 3320      00
 3321              	.LASF185:
 3322 14b4 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3322      735F696E 
 3322      74657272 
 3322      75707473 
 3322      5F647731 
 3323              	.LASF105:
 3324 14d0 69706353 		.ascii	"ipcStructSize\000"
 3324      74727563 
 3324      7453697A 
 3324      6500
 3325              	.LASF13:
 3326 14de 6C6F6E67 		.ascii	"long unsigned int\000"
 3326      20756E73 
 3326      69676E65 
 3326      6420696E 
 3326      7400
 3327              	.LASF211:
 3328 14f0 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3328      6D5F305F 
 3328      696E7465 
 3328      72727570 
 3328      74735F33 
 3329              	.LASF101:
 3330 150a 63707573 		.ascii	"cpussRomCtl\000"
 3330      73526F6D 
 3330      43746C00 
 3331              	.LASF172:
 3332 1516 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3332      735F696E 
 3332      74657272 
 3332      75707473 
 3332      5F647730 
 3333              	.LASF18:
 3334 1532 696E7433 		.ascii	"int32_t\000"
 3334      325F7400 
 3335              	.LASF107:
 3336 153a 63795F73 		.ascii	"cy_stc_device_t\000"
 3336      74635F64 
 3336      65766963 
 3336      655F7400 
 3337              	.LASF221:
 3338 154a 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3338      6D5F315F 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 114


 3338      696E7465 
 3338      72727570 
 3338      74735F35 
 3339              	.LASF248:
 3340 1564 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3340      696E7465 
 3340      72727570 
 3340      74735F38 
 3340      5F495251 
 3341              	.LASF24:
 3342 157a 75646242 		.ascii	"udbBase\000"
 3342      61736500 
 3343              	.LASF94:
 3344 1582 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3344      73436D30 
 3344      53746174 
 3344      75734F66 
 3344      66736574 
 3345              	.LASF234:
 3346 1597 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3346      6D5F315F 
 3346      696E7465 
 3346      72727570 
 3346      74735F31 
 3347              	.LASF115:
 3348 15b2 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3348      674D6F6E 
 3348      69746F72 
 3348      5F495251 
 3348      6E00
 3349              	.LASF113:
 3350 15c4 55736167 		.ascii	"UsageFault_IRQn\000"
 3350      65466175 
 3350      6C745F49 
 3350      52516E00 
 3351              	.LASF216:
 3352 15d4 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3352      6D5F315F 
 3352      696E7465 
 3352      72727570 
 3352      74735F30 
 3353              	.LASF243:
 3354 15ee 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3354      696E7465 
 3354      72727570 
 3354      74735F33 
 3354      5F495251 
 3355              	.LASF4:
 3356 1604 756E7369 		.ascii	"unsigned char\000"
 3356      676E6564 
 3356      20636861 
 3356      7200
 3357              	.LASF12:
 3358 1612 5F5F7569 		.ascii	"__uint32_t\000"
 3358      6E743332 
 3358      5F7400
 3359              	.LASF295:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 115


 3360 161d 63795F69 		.ascii	"cy_israddress\000"
 3360      73726164 
 3360      64726573 
 3360      7300
 3361              	.LASF229:
 3362 162b 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3362      6D5F315F 
 3362      696E7465 
 3362      72727570 
 3362      74735F31 
 3363              	.LASF147:
 3364 1646 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3364      735F696E 
 3364      74657272 
 3364      75707473 
 3364      5F697063 
 3365              	.LASF62:
 3366 1662 666C6173 		.ascii	"flashEraseDelay\000"
 3366      68457261 
 3366      73654465 
 3366      6C617900 
 3367              	.LASF173:
 3368 1672 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3368      735F696E 
 3368      74657272 
 3368      75707473 
 3368      5F647730 
 3369              	.LASF68:
 3370 168e 64774368 		.ascii	"dwChOffset\000"
 3370      4F666673 
 3370      657400
 3371              	.LASF269:
 3372 1699 49434552 		.ascii	"ICER\000"
 3372      00
 3373              	.LASF275:
 3374 169e 49414252 		.ascii	"IABR\000"
 3374      00
 3375              	.LASF309:
 3376 16a3 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 3376      7973496E 
 3376      745F5365 
 3376      74566563 
 3376      746F7200 
 3377              	.LASF134:
 3378 16b7 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3378      5F696E74 
 3378      65727275 
 3378      70745F76 
 3378      64645F49 
 3379              	.LASF5:
 3380 16cf 5F5F7569 		.ascii	"__uint8_t\000"
 3380      6E74385F 
 3380      7400
 3381              	.LASF157:
 3382 16d9 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3382      735F696E 
 3382      74657272 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 116


 3382      75707473 
 3382      5F697063 
 3383              	.LASF292:
 3384 16f6 49534152 		.ascii	"ISAR\000"
 3384      00
 3385              	.LASF58:
 3386 16fb 666C6173 		.ascii	"flashRwwRequired\000"
 3386      68527777 
 3386      52657175 
 3386      69726564 
 3386      00
 3387              	.LASF87:
 3388 170c 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3388      50727443 
 3388      66674F66 
 3388      66736574 
 3388      00
 3389              	.LASF53:
 3390 171d 65704D6F 		.ascii	"epMonitorNr\000"
 3390      6E69746F 
 3390      724E7200 
 3391              	.LASF176:
 3392 1729 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3392      735F696E 
 3392      74657272 
 3392      75707473 
 3392      5F647730 
 3393              	.LASF110:
 3394 1745 48617264 		.ascii	"HardFault_IRQn\000"
 3394      4661756C 
 3394      745F4952 
 3394      516E00
 3395              	.LASF3:
 3396 1754 7369676E 		.ascii	"signed char\000"
 3396      65642063 
 3396      68617200 
 3397              	.LASF256:
 3398 1760 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3398      5F696E74 
 3398      65727275 
 3398      70745F73 
 3398      61725F49 
 3399              	.LASF240:
 3400 1778 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3400      696E7465 
 3400      72727570 
 3400      74735F30 
 3400      5F495251 
 3401              	.LASF41:
 3402 178e 63707573 		.ascii	"cpussIpcIrqNr\000"
 3402      73497063 
 3402      4972714E 
 3402      7200
 3403              	.LASF318:
 3404 179c 5F5F5665 		.ascii	"__Vectors\000"
 3404      63746F72 
 3404      7300
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 117


 3405              	.LASF226:
 3406 17a6 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3406      6D5F315F 
 3406      696E7465 
 3406      72727570 
 3406      74735F31 
 3407              	.LASF123:
 3408 17c1 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3408      5F696E74 
 3408      65727275 
 3408      7074735F 
 3408      6770696F 
 3409              	.LASF152:
 3410 17dd 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3410      735F696E 
 3410      74657272 
 3410      75707473 
 3410      5F697063 
 3411              	.LASF271:
 3412 17f9 49535052 		.ascii	"ISPR\000"
 3412      00
 3413              	.LASF38:
 3414 17fe 70657269 		.ascii	"periVersion\000"
 3414      56657273 
 3414      696F6E00 
 3415              	.LASF201:
 3416 180a 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3416      735F696E 
 3416      74657272 
 3416      75707473 
 3416      5F666175 
 3417              	.LASF299:
 3418 1828 646F7562 		.ascii	"double\000"
 3418      6C6500
 3419              	.LASF28:
 3420 182f 70617373 		.ascii	"passBase\000"
 3420      42617365 
 3420      00
 3421              	.LASF65:
 3422 1838 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3422      6843746C 
 3422      4D61696E 
 3422      57733246 
 3422      72657100 
 3423              	.LASF118:
 3424 184c 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3424      5F696E74 
 3424      65727275 
 3424      7074735F 
 3424      6770696F 
 3425              	.LASF179:
 3426 1868 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3426      735F696E 
 3426      74657272 
 3426      75707473 
 3426      5F647730 
 3427              	.LASF67:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 118


 3428 1885 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3428      6843746C 
 3428      4D61696E 
 3428      57733446 
 3428      72657100 
 3429              	.LASF187:
 3430 1899 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3430      735F696E 
 3430      74657272 
 3430      75707473 
 3430      5F647731 
 3431              	.LASF213:
 3432 18b5 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3432      6D5F305F 
 3432      696E7465 
 3432      72727570 
 3432      74735F35 
 3433              	.LASF202:
 3434 18cf 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3434      735F696E 
 3434      74657272 
 3434      7570745F 
 3434      63727970 
 3435              	.LASF208:
 3436 18eb 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3436      6D5F305F 
 3436      696E7465 
 3436      72727570 
 3436      74735F30 
 3437              	.LASF37:
 3438 1905 69706356 		.ascii	"ipcVersion\000"
 3438      65727369 
 3438      6F6E00
 3439              	.LASF146:
 3440 1910 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3440      735F696E 
 3440      74657272 
 3440      75707473 
 3440      5F697063 
 3441              	.LASF166:
 3442 192c 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3442      375F696E 
 3442      74657272 
 3442      7570745F 
 3442      4952516E 
 3443              	.LASF206:
 3444 1941 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3444      735F696E 
 3444      74657272 
 3444      75707473 
 3444      5F636D34 
 3445              	.LASF218:
 3446 1961 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3446      6D5F315F 
 3446      696E7465 
 3446      72727570 
 3446      74735F32 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\ccRLoejT.s 			page 119


 3447              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
