FIRRTL version 1.2.0
circuit FMULnoRound :
  module LZC :
    input clock : Clock
    input reset : Reset
    output io : { flip in : UInt<11>, out : UInt<4>} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 11:14]

    node _io_out_T = bits(io.in, 0, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_1 = bits(io.in, 1, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_2 = bits(io.in, 2, 2) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_3 = bits(io.in, 3, 3) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_4 = bits(io.in, 4, 4) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_5 = bits(io.in, 5, 5) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_6 = bits(io.in, 6, 6) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_7 = bits(io.in, 7, 7) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_8 = bits(io.in, 8, 8) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_9 = bits(io.in, 9, 9) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_10 = bits(io.in, 10, 10) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_11 = mux(_io_out_T_1, UInt<4>("h9"), UInt<4>("ha")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_12 = mux(_io_out_T_2, UInt<4>("h8"), _io_out_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_13 = mux(_io_out_T_3, UInt<3>("h7"), _io_out_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_14 = mux(_io_out_T_4, UInt<3>("h6"), _io_out_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_15 = mux(_io_out_T_5, UInt<3>("h5"), _io_out_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_16 = mux(_io_out_T_6, UInt<3>("h4"), _io_out_T_15) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_17 = mux(_io_out_T_7, UInt<2>("h3"), _io_out_T_16) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_18 = mux(_io_out_T_8, UInt<2>("h2"), _io_out_T_17) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_19 = mux(_io_out_T_9, UInt<1>("h1"), _io_out_T_18) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_20 = mux(_io_out_T_10, UInt<1>("h0"), _io_out_T_19) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    io.out <= _io_out_T_20 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:10]

  module LZC_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : UInt<11>, out : UInt<4>} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 11:14]

    node _io_out_T = bits(io.in, 0, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_1 = bits(io.in, 1, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_2 = bits(io.in, 2, 2) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_3 = bits(io.in, 3, 3) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_4 = bits(io.in, 4, 4) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_5 = bits(io.in, 5, 5) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_6 = bits(io.in, 6, 6) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_7 = bits(io.in, 7, 7) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_8 = bits(io.in, 8, 8) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_9 = bits(io.in, 9, 9) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_10 = bits(io.in, 10, 10) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:35]
    node _io_out_T_11 = mux(_io_out_T_1, UInt<4>("h9"), UInt<4>("ha")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_12 = mux(_io_out_T_2, UInt<4>("h8"), _io_out_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_13 = mux(_io_out_T_3, UInt<3>("h7"), _io_out_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_14 = mux(_io_out_T_4, UInt<3>("h6"), _io_out_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_15 = mux(_io_out_T_5, UInt<3>("h5"), _io_out_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_16 = mux(_io_out_T_6, UInt<3>("h4"), _io_out_T_15) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_17 = mux(_io_out_T_7, UInt<2>("h3"), _io_out_T_16) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_18 = mux(_io_out_T_8, UInt<2>("h2"), _io_out_T_17) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_19 = mux(_io_out_T_9, UInt<1>("h1"), _io_out_T_18) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_20 = mux(_io_out_T_10, UInt<1>("h0"), _io_out_T_19) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    io.out <= _io_out_T_20 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 16:10]

  module FMULnoRound :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip a : UInt<16>, flip b : UInt<16>, flip roundingMode : UInt<3>, toFADD : { fp_prod : UInt<32>, inter_flags : { isNaN : UInt<1>, isInf : UInt<1>, isInv : UInt<1>, overflow : UInt<1>}}} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 23:14]

    wire fp_a : { sign : UInt<1>, exp : UInt<5>, sig : UInt<10>} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 57:20]
    node _fp_a_fp_sign_T = bits(io.a, 15, 15) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 58:19]
    fp_a.sign <= _fp_a_fp_sign_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 58:15]
    node _fp_a_fp_exp_T = bits(io.a, 14, 10) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 59:18]
    fp_a.exp <= _fp_a_fp_exp_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 59:14]
    node _fp_a_fp_sig_T = bits(io.a, 9, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 60:18]
    fp_a.sig <= _fp_a_fp_sig_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 60:14]
    wire fp_b : { sign : UInt<1>, exp : UInt<5>, sig : UInt<10>} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 57:20]
    node _fp_b_fp_sign_T = bits(io.b, 15, 15) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 58:19]
    fp_b.sign <= _fp_b_fp_sign_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 58:15]
    node _fp_b_fp_exp_T = bits(io.b, 14, 10) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 59:18]
    fp_b.exp <= _fp_b_fp_exp_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 59:14]
    node _fp_b_fp_sig_T = bits(io.b, 9, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 60:18]
    fp_b.sig <= _fp_b_fp_sig_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 60:14]
    node expNotZero = orr(fp_a.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 31:28]
    node expIsOnes = andr(fp_a.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 32:27]
    node sigNotZero = orr(fp_a.sig) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 33:28]
    wire decode_a : { expNotZero : UInt<1>, expIsZero : UInt<1>, expIsOnes : UInt<1>, sigNotZero : UInt<1>, sigIsZero : UInt<1>, isSubnormal : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, isNaN : UInt<1>, isSNaN : UInt<1>, isQNaN : UInt<1>} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 34:24]
    decode_a.expNotZero <= expNotZero @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 35:25]
    node _bundle_expIsZero_T = eq(expNotZero, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 36:27]
    decode_a.expIsZero <= _bundle_expIsZero_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 36:24]
    decode_a.expIsOnes <= expIsOnes @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 37:24]
    decode_a.sigNotZero <= sigNotZero @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 38:25]
    node _bundle_sigIsZero_T = eq(sigNotZero, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 39:27]
    decode_a.sigIsZero <= _bundle_sigIsZero_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 39:24]
    node _bundle_isSubnormal_T = and(decode_a.expIsZero, sigNotZero) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 40:46]
    decode_a.isSubnormal <= _bundle_isSubnormal_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 40:26]
    node _bundle_isInf_T = and(decode_a.expIsOnes, decode_a.sigIsZero) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 41:40]
    decode_a.isInf <= _bundle_isInf_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 41:20]
    node _bundle_isZero_T = and(decode_a.expIsZero, decode_a.sigIsZero) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 42:41]
    decode_a.isZero <= _bundle_isZero_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 42:21]
    node _bundle_isNaN_T = and(decode_a.expIsOnes, decode_a.sigNotZero) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 43:40]
    decode_a.isNaN <= _bundle_isNaN_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 43:20]
    node _bundle_isSNaN_T = head(fp_a.sig, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:49]
    node _bundle_isSNaN_T_1 = bits(_bundle_isSNaN_T, 0, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:53]
    node _bundle_isSNaN_T_2 = eq(_bundle_isSNaN_T_1, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:40]
    node _bundle_isSNaN_T_3 = and(decode_a.isNaN, _bundle_isSNaN_T_2) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:37]
    decode_a.isSNaN <= _bundle_isSNaN_T_3 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:21]
    node _bundle_isQNaN_T = head(fp_a.sig, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 45:48]
    node _bundle_isQNaN_T_1 = bits(_bundle_isQNaN_T, 0, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 45:52]
    node _bundle_isQNaN_T_2 = and(decode_a.isNaN, _bundle_isQNaN_T_1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 45:37]
    decode_a.isQNaN <= _bundle_isQNaN_T_2 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 45:21]
    node expNotZero_1 = orr(fp_b.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 31:28]
    node expIsOnes_1 = andr(fp_b.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 32:27]
    node sigNotZero_1 = orr(fp_b.sig) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 33:28]
    wire decode_b : { expNotZero : UInt<1>, expIsZero : UInt<1>, expIsOnes : UInt<1>, sigNotZero : UInt<1>, sigIsZero : UInt<1>, isSubnormal : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, isNaN : UInt<1>, isSNaN : UInt<1>, isQNaN : UInt<1>} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 34:24]
    decode_b.expNotZero <= expNotZero_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 35:25]
    node _bundle_expIsZero_T_1 = eq(expNotZero_1, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 36:27]
    decode_b.expIsZero <= _bundle_expIsZero_T_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 36:24]
    decode_b.expIsOnes <= expIsOnes_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 37:24]
    decode_b.sigNotZero <= sigNotZero_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 38:25]
    node _bundle_sigIsZero_T_1 = eq(sigNotZero_1, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 39:27]
    decode_b.sigIsZero <= _bundle_sigIsZero_T_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 39:24]
    node _bundle_isSubnormal_T_1 = and(decode_b.expIsZero, sigNotZero_1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 40:46]
    decode_b.isSubnormal <= _bundle_isSubnormal_T_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 40:26]
    node _bundle_isInf_T_1 = and(decode_b.expIsOnes, decode_b.sigIsZero) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 41:40]
    decode_b.isInf <= _bundle_isInf_T_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 41:20]
    node _bundle_isZero_T_1 = and(decode_b.expIsZero, decode_b.sigIsZero) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 42:41]
    decode_b.isZero <= _bundle_isZero_T_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 42:21]
    node _bundle_isNaN_T_1 = and(decode_b.expIsOnes, decode_b.sigNotZero) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 43:40]
    decode_b.isNaN <= _bundle_isNaN_T_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 43:20]
    node _bundle_isSNaN_T_4 = head(fp_b.sig, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:49]
    node _bundle_isSNaN_T_5 = bits(_bundle_isSNaN_T_4, 0, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:53]
    node _bundle_isSNaN_T_6 = eq(_bundle_isSNaN_T_5, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:40]
    node _bundle_isSNaN_T_7 = and(decode_b.isNaN, _bundle_isSNaN_T_6) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:37]
    decode_b.isSNaN <= _bundle_isSNaN_T_7 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 44:21]
    node _bundle_isQNaN_T_3 = head(fp_b.sig, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 45:48]
    node _bundle_isQNaN_T_4 = bits(_bundle_isQNaN_T_3, 0, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 45:52]
    node _bundle_isQNaN_T_5 = and(decode_b.isNaN, _bundle_isQNaN_T_4) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 45:37]
    decode_b.isQNaN <= _bundle_isQNaN_T_5 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 45:21]
    wire raw_a : { sign : UInt<1>, exp : UInt<5>, sig : UInt<11>} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 79:23]
    node _raw_a_isSub_T = orr(fp_a.sig) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 81:74]
    node _raw_a_isSub_T_1 = orr(fp_a.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 81:89]
    node _raw_a_isSub_T_2 = eq(_raw_a_isSub_T_1, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 81:81]
    node raw_a_isSub = and(_raw_a_isSub_T, _raw_a_isSub_T_2) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 81:78]
    raw_a.sign <= fp_a.sign @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 82:18]
    node _raw_a_inner_exp_T = add(fp_a.exp, UInt<1>("h1")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 83:38]
    node _raw_a_inner_exp_T_1 = tail(_raw_a_inner_exp_T, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 83:38]
    node _raw_a_inner_exp_T_2 = mux(raw_a_isSub, _raw_a_inner_exp_T_1, fp_a.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 83:23]
    raw_a.exp <= _raw_a_inner_exp_T_2 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 83:17]
    node _raw_a_inner_sig_T = cat(decode_a.expNotZero, fp_a.sig) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 84:23]
    raw_a.sig <= _raw_a_inner_sig_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 84:17]
    wire raw_b : { sign : UInt<1>, exp : UInt<5>, sig : UInt<11>} @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 79:23]
    node _raw_b_isSub_T = orr(fp_b.sig) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 81:74]
    node _raw_b_isSub_T_1 = orr(fp_b.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 81:89]
    node _raw_b_isSub_T_2 = eq(_raw_b_isSub_T_1, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 81:81]
    node raw_b_isSub = and(_raw_b_isSub_T, _raw_b_isSub_T_2) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 81:78]
    raw_b.sign <= fp_b.sign @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 82:18]
    node _raw_b_inner_exp_T = add(fp_b.exp, UInt<1>("h1")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 83:38]
    node _raw_b_inner_exp_T_1 = tail(_raw_b_inner_exp_T, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 83:38]
    node _raw_b_inner_exp_T_2 = mux(raw_b_isSub, _raw_b_inner_exp_T_1, fp_b.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 83:23]
    raw_b.exp <= _raw_b_inner_exp_T_2 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 83:17]
    node _raw_b_inner_sig_T = cat(decode_b.expNotZero, fp_b.sig) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 84:23]
    raw_b.sig <= _raw_b_inner_sig_T @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/package.scala 84:17]
    node hasZero = or(decode_a.isZero, decode_b.isZero) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 35:33]
    node resultSign = xor(fp_a.sign, fp_b.sign) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 36:30]
    node _expSum_T = cat(UInt<1>("h0"), raw_a.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 37:19]
    node _expSum_T_1 = cat(UInt<1>("h0"), raw_b.exp) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 37:46]
    node _expSum_T_2 = add(_expSum_T, _expSum_T_1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 37:41]
    node expSum = tail(_expSum_T_2, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 37:41]
    node _expSumUpPc_T = cat(UInt<2>("h0"), expSum) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 40:23]
    node _expSumUpPc_T_1 = add(_expSumUpPc_T, UInt<7>("h61")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 40:71]
    node expSumUpPc = tail(_expSumUpPc_T_1, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 40:71]
    node resultExpNoShift = mux(hasZero, UInt<1>("h0"), expSumUpPc) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _resultSigNoShift_T = mul(raw_a.sig, raw_b.sig) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 47:37]
    node resultSigNoShift = bits(_resultSigNoShift_T, 21, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 47:49]
    inst aLZC_lzc of LZC @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 21:21]
    aLZC_lzc.clock <= clock
    aLZC_lzc.reset <= reset
    aLZC_lzc.io.in <= raw_a.sig @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 22:15]
    inst bLZC_lzc of LZC_1 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 21:21]
    bLZC_lzc.clock <= clock
    bLZC_lzc.reset <= reset
    bLZC_lzc.io.in <= raw_b.sig @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/utils/lza_utils/LZC.scala 22:15]
    node _lzcRaw_T = add(aLZC_lzc.io.out, bLZC_lzc.io.out) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 53:21]
    node lzcRaw = tail(_lzcRaw_T, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 53:21]
    node _ErrorDetectMask_T = cat(UInt<1>("h1"), UInt<21>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 54:28]
    node ErrorDetectMask = dshr(_ErrorDetectMask_T, lzcRaw) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 54:68]
    node _lzcError_T = and(resultSigNoShift, ErrorDetectMask) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 55:37]
    node _lzcError_T_1 = orr(_lzcError_T) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 55:56]
    node lzcError = eq(_lzcError_T_1, UInt<1>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 55:18]
    node _lzc_T = add(lzcRaw, UInt<1>("h1")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 56:34]
    node _lzc_T_1 = tail(_lzc_T, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 56:34]
    node lzc = mux(lzcError, _lzc_T_1, lzcRaw) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 56:16]
    node _shiftLimit_T = add(resultExpNoShift, UInt<1>("h1")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 57:38]
    node _shiftLimit_T_1 = tail(_shiftLimit_T, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 57:38]
    node shiftLimit = leq(_shiftLimit_T_1, lzc) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 57:45]
    node _resultSigShifted_T = mux(shiftLimit, resultExpNoShift, lzc) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 59:50]
    node _resultSigShifted_T_1 = dshl(resultSigNoShift, _resultSigShifted_T) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 59:44]
    node resultSigShifted = bits(_resultSigShifted_T_1, 21, 0) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 59:86]
    node _resultExpShifted_T = sub(resultExpNoShift, lzc) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 60:64]
    node _resultExpShifted_T_1 = tail(_resultExpShifted_T, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 60:64]
    node _resultExpShifted_T_2 = add(_resultExpShifted_T_1, UInt<1>("h1")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 60:70]
    node _resultExpShifted_T_3 = tail(_resultExpShifted_T_2, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 60:70]
    node resultExpShifted = mux(shiftLimit, UInt<1>("h0"), _resultExpShifted_T_3) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 60:29]
    node hasNaN = or(decode_a.isNaN, decode_b.isNaN) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 64:31]
    node hasSNaN = or(decode_a.isSNaN, decode_b.isSNaN) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 65:33]
    node hasInf = or(decode_a.isInf, decode_b.isInf) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 66:31]
    node _special_case_happen_T = or(hasZero, hasNaN) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 67:37]
    node special_case_happen = or(_special_case_happen_T, hasInf) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 67:47]
    node zero_mul_inf = and(hasZero, hasInf) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 69:30]
    node nan_result = or(hasNaN, zero_mul_inf) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 70:27]
    node special_iv = or(hasSNaN, zero_mul_inf) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 71:28]
    node _special_result_T = mux(UInt<1>("h1"), UInt<9>("h1ff"), UInt<9>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 73:23]
    node special_result_hi = cat(UInt<1>("h0"), _special_result_T) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 73:8]
    node _special_result_T_1 = cat(special_result_hi, UInt<22>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 73:8]
    node special_result_hi_1 = cat(resultSign, UInt<8>("hff")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 75:10]
    node _special_result_T_2 = cat(special_result_hi_1, UInt<23>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 75:10]
    node _special_result_T_3 = cat(resultSign, UInt<31>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 79:10]
    node _special_result_T_4 = mux(hasInf, _special_result_T_2, _special_result_T_3) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 74:8]
    node special_result = mux(nan_result, _special_result_T_1, _special_result_T_4) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 72:27]
    node _io_toFADD_fp_prod_T = tail(resultSigShifted, 1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 87:64]
    node _io_toFADD_fp_prod_T_1 = cat(_io_toFADD_fp_prod_T, UInt<2>("h0")) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 87:42]
    node io_toFADD_fp_prod_hi = cat(resultSign, resultExpShifted) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 87:8]
    node _io_toFADD_fp_prod_T_2 = cat(io_toFADD_fp_prod_hi, _io_toFADD_fp_prod_T_1) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 87:8]
    node _io_toFADD_fp_prod_T_3 = mux(special_case_happen, special_result, _io_toFADD_fp_prod_T_2) @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 85:27]
    io.toFADD.fp_prod <= _io_toFADD_fp_prod_T_3 @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 85:21]
    io.toFADD.inter_flags.isInf <= hasInf @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 89:31]
    io.toFADD.inter_flags.isInv <= special_iv @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 90:31]
    io.toFADD.inter_flags.isNaN <= nan_result @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 91:31]
    io.toFADD.inter_flags.overflow <= UInt<1>("h0") @[Users/liuyuxuan/proc/TensorCore/src/main/scala/fudian/FMUL.scala 92:34]

