Loading plugins phase: Elapsed time ==> 0s.544ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\capteur_us.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.877ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.059ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  capteur_us.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\capteur_us.cyprj -dcpsoc3 capteur_us.v -verilog
======================================================================

======================================================================
Compiling:  capteur_us.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\capteur_us.cyprj -dcpsoc3 capteur_us.v -verilog
======================================================================

======================================================================
Compiling:  capteur_us.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\capteur_us.cyprj -dcpsoc3 -verilog capteur_us.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 08 12:05:41 2016


======================================================================
Compiling:  capteur_us.v
Program  :   vpp
Options  :    -yv2 -q10 capteur_us.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 08 12:05:43 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'capteur_us.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  capteur_us.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\capteur_us.cyprj -dcpsoc3 -verilog capteur_us.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 08 12:05:44 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\codegentemp\capteur_us.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\codegentemp\capteur_us.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  capteur_us.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\capteur_us.cyprj -dcpsoc3 -verilog capteur_us.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 08 12:05:46 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\codegentemp\capteur_us.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\codegentemp\capteur_us.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\US_40kHz:PWMUDB:km_run\
	\US_40kHz:PWMUDB:ctrl_enable\
	\US_40kHz:PWMUDB:control_7\
	\US_40kHz:PWMUDB:control_6\
	\US_40kHz:PWMUDB:control_5\
	\US_40kHz:PWMUDB:control_4\
	\US_40kHz:PWMUDB:control_3\
	\US_40kHz:PWMUDB:control_2\
	\US_40kHz:PWMUDB:control_1\
	\US_40kHz:PWMUDB:control_0\
	\US_40kHz:PWMUDB:ctrl_cmpmode2_2\
	\US_40kHz:PWMUDB:ctrl_cmpmode2_1\
	\US_40kHz:PWMUDB:ctrl_cmpmode2_0\
	\US_40kHz:PWMUDB:ctrl_cmpmode1_2\
	\US_40kHz:PWMUDB:ctrl_cmpmode1_1\
	\US_40kHz:PWMUDB:ctrl_cmpmode1_0\
	\US_40kHz:PWMUDB:capt_rising\
	\US_40kHz:PWMUDB:capt_falling\
	\US_40kHz:PWMUDB:trig_rise\
	\US_40kHz:PWMUDB:trig_fall\
	\US_40kHz:PWMUDB:sc_kill\
	\US_40kHz:PWMUDB:min_kill\
	\US_40kHz:PWMUDB:km_tc\
	\US_40kHz:PWMUDB:db_tc\
	\US_40kHz:PWMUDB:dith_sel\
	\US_40kHz:Net_101\
	\US_40kHz:Net_96\
	\US_40kHz:PWMUDB:MODULE_1:b_31\
	\US_40kHz:PWMUDB:MODULE_1:b_30\
	\US_40kHz:PWMUDB:MODULE_1:b_29\
	\US_40kHz:PWMUDB:MODULE_1:b_28\
	\US_40kHz:PWMUDB:MODULE_1:b_27\
	\US_40kHz:PWMUDB:MODULE_1:b_26\
	\US_40kHz:PWMUDB:MODULE_1:b_25\
	\US_40kHz:PWMUDB:MODULE_1:b_24\
	\US_40kHz:PWMUDB:MODULE_1:b_23\
	\US_40kHz:PWMUDB:MODULE_1:b_22\
	\US_40kHz:PWMUDB:MODULE_1:b_21\
	\US_40kHz:PWMUDB:MODULE_1:b_20\
	\US_40kHz:PWMUDB:MODULE_1:b_19\
	\US_40kHz:PWMUDB:MODULE_1:b_18\
	\US_40kHz:PWMUDB:MODULE_1:b_17\
	\US_40kHz:PWMUDB:MODULE_1:b_16\
	\US_40kHz:PWMUDB:MODULE_1:b_15\
	\US_40kHz:PWMUDB:MODULE_1:b_14\
	\US_40kHz:PWMUDB:MODULE_1:b_13\
	\US_40kHz:PWMUDB:MODULE_1:b_12\
	\US_40kHz:PWMUDB:MODULE_1:b_11\
	\US_40kHz:PWMUDB:MODULE_1:b_10\
	\US_40kHz:PWMUDB:MODULE_1:b_9\
	\US_40kHz:PWMUDB:MODULE_1:b_8\
	\US_40kHz:PWMUDB:MODULE_1:b_7\
	\US_40kHz:PWMUDB:MODULE_1:b_6\
	\US_40kHz:PWMUDB:MODULE_1:b_5\
	\US_40kHz:PWMUDB:MODULE_1:b_4\
	\US_40kHz:PWMUDB:MODULE_1:b_3\
	\US_40kHz:PWMUDB:MODULE_1:b_2\
	\US_40kHz:PWMUDB:MODULE_1:b_1\
	\US_40kHz:PWMUDB:MODULE_1:b_0\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_31\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_30\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_29\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_28\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_27\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_26\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_25\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_24\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_31\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_30\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_29\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_28\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_27\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_26\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_25\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_24\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_23\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_22\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_21\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_20\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_19\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_18\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_17\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_16\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_15\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_14\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_13\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_12\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_11\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_10\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_9\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_8\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_7\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_6\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_5\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_4\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_3\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_2\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_1\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_0\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_31\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_30\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_29\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_28\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_27\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_26\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_25\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_24\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_23\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_22\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_21\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_20\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_19\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_18\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_17\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_16\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_15\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_14\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_13\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_12\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_11\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_10\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_9\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_8\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_7\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_6\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_5\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_4\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_3\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_2\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_386
	Net_380
	Net_379
	\US_40kHz:Net_113\
	\US_40kHz:Net_107\
	\US_40kHz:Net_114\
	\Detect_Seuil_Recept:Net_9\
	\Timer_US:Net_260\
	Net_411
	\Timer_US:Net_53\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:lt\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:gt\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:gte\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:lte\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:neq\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\Timer_US:TimerUDB:zeros_3\
	\Timer_US:Net_102\
	\Timer_US:Net_266\
	Net_503
	\Counter_1:Net_82\
	\Counter_1:Net_91\
	\Counter_1:Net_102\
	\Counter_1:CounterUDB:ctrl_cmod_2\
	\Counter_1:CounterUDB:ctrl_cmod_1\
	\Counter_1:CounterUDB:ctrl_cmod_0\
	Net_501
	Net_479
	Net_480
	Net_481
	Net_483
	Net_484
	Net_485
	Net_486

    Synthesized names
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_31\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_30\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_29\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_28\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_27\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_26\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_25\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_24\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_23\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_22\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_21\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_20\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_19\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_18\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_17\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_16\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_15\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_14\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_13\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_12\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_11\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_10\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_9\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_8\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_7\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_6\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_5\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_4\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_3\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 186 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \US_40kHz:PWMUDB:trig_out\ to one
Aliasing \US_40kHz:PWMUDB:runmode_enable\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:runmode_enable\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:ltch_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:ltch_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:min_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:min_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:final_kill\ to one
Aliasing \US_40kHz:PWMUDB:dith_count_1\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:dith_count_1\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:dith_count_0\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:dith_count_0\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:reset\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:status_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:status_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cmp1_status_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cmp1_status_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cmp2_status_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cmp2_status_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:final_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:final_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cs_addr_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing zero to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:pwm_temp\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_23\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_22\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_21\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_20\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_19\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_18\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_17\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_16\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_15\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_14\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_13\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_12\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_11\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_10\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_9\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_8\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_7\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_3\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_2\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \Detect_Seuil_Recept:clock\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \V_seuil:Net_83\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \V_seuil:Net_81\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \V_seuil:Net_82\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing Net_526 to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:ctrl_cmode_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_US:TimerUDB:ctrl_tmode_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:ctrl_tmode_0\ to one
Aliasing \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Timer_US:TimerUDB:sIntCapCount:MODIN4_1\ to \Timer_US:TimerUDB:sIntCapCount:MODIN2_1\
Aliasing \Timer_US:TimerUDB:sIntCapCount:MODIN4_0\ to \Timer_US:TimerUDB:sIntCapCount:MODIN2_0\
Aliasing \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_US:TimerUDB:status_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:status_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:status_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:status_0\ to \Timer_US:TimerUDB:tc_i\
Aliasing \Ampli_Recept:Net_36\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Ampli_Recept:Net_40\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Ampli_Recept:Net_37\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Ampli_Recept:Net_38\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \CharLCD_1:tmpOE__LCDPort_net_6\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_5\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_4\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_3\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_2\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_1\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_0\ to one
Aliasing \Counter_1:Net_95\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:ctrl_capmode_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:ctrl_capmode_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:capt_rising\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:reset\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:tc_i\ to \Counter_1:CounterUDB:reload_tc\
Aliasing \Control_Reg_1:clk\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Control_Reg_1:rst\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing tmpOE__Pin_4_net_0 to one
Aliasing \US_40kHz:PWMUDB:min_kill_reg\\D\ to one
Aliasing \US_40kHz:PWMUDB:prevCapture\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:trig_last\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \US_40kHz:PWMUDB:tc_i_reg\\D\ to \US_40kHz:PWMUDB:status_2\
Aliasing \Timer_US:TimerUDB:hwEnable_reg\\D\ to \Timer_US:TimerUDB:run_mode\
Aliasing \Counter_1:CounterUDB:prevCapture\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:cmp_out_reg_i\\D\ to \Counter_1:CounterUDB:prevCompare\\D\
Aliasing \Counter_1:CounterUDB:count_stored_i\\D\ to \Timer_US:TimerUDB:trig_last\\D\
Removing Lhs of wire \US_40kHz:PWMUDB:hwEnable\[28] = Net_534[29]
Removing Rhs of wire Net_534[29] = \Control_Reg_1:control_out_0\[810]
Removing Rhs of wire Net_534[29] = \Control_Reg_1:control_0\[833]
Removing Lhs of wire \US_40kHz:PWMUDB:trig_out\[33] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:runmode_enable\\R\[35] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:runmode_enable\\S\[36] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:final_enable\[37] = \US_40kHz:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \US_40kHz:PWMUDB:ltch_kill_reg\\R\[41] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:ltch_kill_reg\\S\[42] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:min_kill_reg\\R\[43] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:min_kill_reg\\S\[44] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:final_kill\[47] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_1\[51] = \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_1\[341]
Removing Lhs of wire \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_0\[53] = \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_0\[342]
Removing Lhs of wire \US_40kHz:PWMUDB:dith_count_1\\R\[54] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:dith_count_1\\S\[55] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:dith_count_0\\R\[56] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:dith_count_0\\S\[57] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:reset\[60] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:status_6\[61] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Rhs of wire \US_40kHz:PWMUDB:status_5\[62] = \US_40kHz:PWMUDB:final_kill_reg\[77]
Removing Lhs of wire \US_40kHz:PWMUDB:status_4\[63] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Rhs of wire \US_40kHz:PWMUDB:status_3\[64] = \US_40kHz:PWMUDB:fifo_full\[84]
Removing Rhs of wire \US_40kHz:PWMUDB:status_1\[66] = \US_40kHz:PWMUDB:cmp2_status_reg\[76]
Removing Rhs of wire \US_40kHz:PWMUDB:status_0\[67] = \US_40kHz:PWMUDB:cmp1_status_reg\[75]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp1_status_reg\\R\[78] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp1_status_reg\\S\[79] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp2_status_reg\\R\[80] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp2_status_reg\\S\[81] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:final_kill_reg\\R\[82] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:final_kill_reg\\S\[83] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:cs_addr_2\[85] = \US_40kHz:PWMUDB:tc_i\[39]
Removing Lhs of wire \US_40kHz:PWMUDB:cs_addr_1\[86] = \US_40kHz:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \US_40kHz:PWMUDB:cs_addr_0\[87] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Rhs of wire zero[89] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:compare1\[169] = \US_40kHz:PWMUDB:cmp1_less\[140]
Removing Rhs of wire Net_491[180] = \US_40kHz:PWMUDB:pwm1_i_reg\[173]
Removing Rhs of wire Net_272[181] = \US_40kHz:PWMUDB:pwm2_i_reg\[175]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm_temp\[182] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_23\[223] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_22\[224] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_21\[225] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_20\[226] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_19\[227] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_18\[228] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_17\[229] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_16\[230] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_15\[231] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_14\[232] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_13\[233] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_12\[234] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_11\[235] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_10\[236] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_9\[237] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_8\[238] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_7\[239] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_6\[240] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_5\[241] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_4\[242] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_3\[243] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_2\[244] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_1\[245] = \US_40kHz:PWMUDB:MODIN1_1\[246]
Removing Lhs of wire \US_40kHz:PWMUDB:MODIN1_1\[246] = \US_40kHz:PWMUDB:dith_count_1\[50]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_0\[247] = \US_40kHz:PWMUDB:MODIN1_0\[248]
Removing Lhs of wire \US_40kHz:PWMUDB:MODIN1_0\[248] = \US_40kHz:PWMUDB:dith_count_0\[52]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[380] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[381] = one[7]
Removing Lhs of wire tmpOE__Pin_2_net_0[390] = one[7]
Removing Lhs of wire tmpOE__Pin_1_net_0[396] = one[7]
Removing Lhs of wire \Detect_Seuil_Recept:clock\[404] = zero[89]
Removing Rhs of wire Net_495[406] = \Detect_Seuil_Recept:Net_1\[405]
Removing Lhs of wire \V_seuil:Net_83\[409] = zero[89]
Removing Lhs of wire \V_seuil:Net_81\[410] = zero[89]
Removing Lhs of wire \V_seuil:Net_82\[411] = zero[89]
Removing Lhs of wire tmpOE__Pin_3_net_0[415] = one[7]
Removing Lhs of wire Net_526[421] = zero[89]
Removing Rhs of wire Net_463[425] = \Timer_US:Net_55\[426]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_enable\[442] = \Timer_US:TimerUDB:control_7\[434]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_ten\[443] = \Timer_US:TimerUDB:control_4\[437]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_cmode_1\[444] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_cmode_0\[445] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_tmode_1\[446] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_tmode_0\[447] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_ic_1\[448] = \Timer_US:TimerUDB:control_1\[440]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_ic_0\[449] = \Timer_US:TimerUDB:control_0\[441]
Removing Rhs of wire \Timer_US:TimerUDB:timer_enable\[454] = \Timer_US:TimerUDB:runmode_enable\[527]
Removing Rhs of wire \Timer_US:TimerUDB:run_mode\[455] = \Timer_US:TimerUDB:hwEnable\[456]
Removing Lhs of wire \Timer_US:TimerUDB:run_mode\[455] = \Timer_US:TimerUDB:control_7\[434]
Removing Lhs of wire \Timer_US:TimerUDB:tc_i\[460] = \Timer_US:TimerUDB:status_tc\[457]
Removing Rhs of wire Net_536[464] = \Timer_US:TimerUDB:capture_out_reg_i\[463]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_2\[466] = \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[505]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_1\[467] = \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[522]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_0\[469] = \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[523]
Removing Lhs of wire \Timer_US:TimerUDB:capt_fifo_load_int\[471] = \Timer_US:TimerUDB:capt_int_temp\[470]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[472] = \Timer_US:TimerUDB:sIntCapCount:MODIN2_1\[473]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODIN2_1\[473] = \Timer_US:TimerUDB:int_capt_count_1\[465]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[474] = \Timer_US:TimerUDB:sIntCapCount:MODIN2_0\[475]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODIN2_0\[475] = \Timer_US:TimerUDB:int_capt_count_0\[468]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[476] = \Timer_US:TimerUDB:sIntCapCount:MODIN3_1\[477]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODIN3_1\[477] = \Timer_US:TimerUDB:control_1\[440]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[478] = \Timer_US:TimerUDB:sIntCapCount:MODIN3_0\[479]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODIN3_0\[479] = \Timer_US:TimerUDB:control_0\[441]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[480] = \Timer_US:TimerUDB:int_capt_count_1\[465]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[481] = \Timer_US:TimerUDB:int_capt_count_0\[468]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[482] = \Timer_US:TimerUDB:control_1\[440]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[483] = \Timer_US:TimerUDB:control_0\[441]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[484] = \Timer_US:TimerUDB:int_capt_count_1\[465]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[485] = \Timer_US:TimerUDB:int_capt_count_0\[468]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[486] = \Timer_US:TimerUDB:control_1\[440]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[487] = \Timer_US:TimerUDB:control_0\[441]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[490] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[491] = \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[489]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[493] = \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[492]
Removing Rhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[505] = \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[494]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[516] = \Timer_US:TimerUDB:int_capt_count_1\[465]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODIN4_1\[517] = \Timer_US:TimerUDB:int_capt_count_1\[465]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[518] = \Timer_US:TimerUDB:int_capt_count_0\[468]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODIN4_0\[519] = \Timer_US:TimerUDB:int_capt_count_0\[468]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[525] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[526] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:status_6\[533] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:status_5\[534] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:status_4\[535] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:status_0\[536] = \Timer_US:TimerUDB:status_tc\[457]
Removing Lhs of wire \Timer_US:TimerUDB:status_1\[537] = \Timer_US:TimerUDB:capt_int_temp\[470]
Removing Rhs of wire \Timer_US:TimerUDB:status_2\[538] = \Timer_US:TimerUDB:fifo_full\[539]
Removing Rhs of wire \Timer_US:TimerUDB:status_3\[540] = \Timer_US:TimerUDB:fifo_nempty\[541]
Removing Lhs of wire \Timer_US:TimerUDB:cs_addr_2\[543] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:cs_addr_1\[544] = \Timer_US:TimerUDB:trig_reg\[532]
Removing Lhs of wire \Timer_US:TimerUDB:cs_addr_0\[545] = \Timer_US:TimerUDB:per_zero\[459]
Removing Lhs of wire \Ampli_Recept:Net_36\[677] = zero[89]
Removing Lhs of wire \Ampli_Recept:Net_40\[678] = zero[89]
Removing Lhs of wire \Ampli_Recept:Net_37\[679] = zero[89]
Removing Lhs of wire \Ampli_Recept:Net_38\[680] = zero[89]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_6\[685] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_5\[686] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_4\[687] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_3\[688] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_2\[689] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_1\[690] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_0\[691] = one[7]
Removing Rhs of wire Net_500[711] = \Counter_1:Net_49\[712]
Removing Rhs of wire Net_500[711] = \Counter_1:CounterUDB:tc_reg_i\[768]
Removing Lhs of wire \Counter_1:Net_89\[714] = zero[89]
Removing Lhs of wire \Counter_1:Net_95\[715] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_1\[723] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_0\[724] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_enable\[736] = \Counter_1:CounterUDB:control_7\[728]
Removing Lhs of wire \Counter_1:CounterUDB:capt_rising\[738] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:capt_falling\[739] = \Counter_1:CounterUDB:prevCapture\[737]
Removing Rhs of wire \Counter_1:CounterUDB:reload\[742] = \Counter_1:CounterUDB:reload_tc\[743]
Removing Lhs of wire \Counter_1:CounterUDB:final_enable\[744] = \Counter_1:CounterUDB:control_7\[728]
Removing Lhs of wire \Counter_1:CounterUDB:counter_enable\[745] = \Counter_1:CounterUDB:control_7\[728]
Removing Rhs of wire \Counter_1:CounterUDB:status_0\[746] = \Counter_1:CounterUDB:cmp_out_status\[747]
Removing Rhs of wire \Counter_1:CounterUDB:status_1\[748] = \Counter_1:CounterUDB:per_zero\[749]
Removing Rhs of wire \Counter_1:CounterUDB:status_2\[750] = \Counter_1:CounterUDB:overflow_status\[751]
Removing Rhs of wire \Counter_1:CounterUDB:status_3\[752] = \Counter_1:CounterUDB:underflow_status\[753]
Removing Lhs of wire \Counter_1:CounterUDB:status_4\[754] = \Counter_1:CounterUDB:hwCapture\[741]
Removing Rhs of wire \Counter_1:CounterUDB:status_5\[755] = \Counter_1:CounterUDB:fifo_full\[756]
Removing Rhs of wire \Counter_1:CounterUDB:status_6\[757] = \Counter_1:CounterUDB:fifo_nempty\[758]
Removing Lhs of wire \Counter_1:CounterUDB:reset\[760] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:dp_dir\[762] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:tc_i\[767] = \Counter_1:CounterUDB:reload\[742]
Removing Rhs of wire \Counter_1:CounterUDB:cmp_out_i\[769] = \Counter_1:CounterUDB:cmp_equal\[770]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_2\[776] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_1\[777] = \Counter_1:CounterUDB:count_enable\[775]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_0\[778] = \Counter_1:CounterUDB:reload\[742]
Removing Lhs of wire \Control_Reg_1:clk\[808] = zero[89]
Removing Lhs of wire \Control_Reg_1:rst\[809] = zero[89]
Removing Lhs of wire tmpOE__Pin_4_net_0[836] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:min_kill_reg\\D\[841] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:prevCapture\\D\[842] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:trig_last\\D\[843] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:ltch_kill_reg\\D\[846] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:prevCompare1\\D\[849] = \US_40kHz:PWMUDB:cmp1\[70]
Removing Lhs of wire \US_40kHz:PWMUDB:prevCompare2\\D\[850] = \US_40kHz:PWMUDB:cmp2\[73]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp1_status_reg\\D\[851] = \US_40kHz:PWMUDB:cmp1_status\[71]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp2_status_reg\\D\[852] = \US_40kHz:PWMUDB:cmp2_status\[74]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm_i_reg\\D\[854] = \US_40kHz:PWMUDB:pwm_i\[172]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm1_i_reg\\D\[855] = \US_40kHz:PWMUDB:pwm1_i\[174]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm2_i_reg\\D\[856] = \US_40kHz:PWMUDB:pwm2_i\[176]
Removing Lhs of wire \US_40kHz:PWMUDB:tc_i_reg\\D\[857] = \US_40kHz:PWMUDB:status_2\[65]
Removing Lhs of wire \Timer_US:TimerUDB:capture_last\\D\[858] = Net_515[451]
Removing Lhs of wire \Timer_US:TimerUDB:tc_reg_i\\D\[859] = \Timer_US:TimerUDB:status_tc\[457]
Removing Lhs of wire \Timer_US:TimerUDB:hwEnable_reg\\D\[860] = \Timer_US:TimerUDB:control_7\[434]
Removing Lhs of wire \Timer_US:TimerUDB:capture_out_reg_i\\D\[861] = \Timer_US:TimerUDB:capt_fifo_load\[453]
Removing Lhs of wire \Timer_US:TimerUDB:trig_last\\D\[865] = Net_272[181]
Removing Lhs of wire \Counter_1:CounterUDB:prevCapture\\D\[868] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:overflow_reg_i\\D\[869] = \Counter_1:CounterUDB:overflow\[761]
Removing Lhs of wire \Counter_1:CounterUDB:underflow_reg_i\\D\[870] = \Counter_1:CounterUDB:underflow\[764]
Removing Lhs of wire \Counter_1:CounterUDB:tc_reg_i\\D\[871] = \Counter_1:CounterUDB:reload\[742]
Removing Lhs of wire \Counter_1:CounterUDB:prevCompare\\D\[872] = \Counter_1:CounterUDB:cmp_out_i\[769]
Removing Lhs of wire \Counter_1:CounterUDB:cmp_out_reg_i\\D\[873] = \Counter_1:CounterUDB:cmp_out_i\[769]
Removing Lhs of wire \Counter_1:CounterUDB:count_stored_i\\D\[874] = Net_272[181]

------------------------------------------------------
Aliased 0 equations, 194 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:cmp1\' (cost = 0):
\US_40kHz:PWMUDB:cmp1\ <= (\US_40kHz:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:compare2\' (cost = 0):
\US_40kHz:PWMUDB:compare2\ <= (not \US_40kHz:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\US_40kHz:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \US_40kHz:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\US_40kHz:PWMUDB:dith_count_1\ and \US_40kHz:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_497' (cost = 0):
Net_497 <= (not Net_534);

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:trigger_polarized\' (cost = 0):
\Timer_US:TimerUDB:trigger_polarized\ <= (\Timer_US:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_US:TimerUDB:control_1\ and not \Timer_US:TimerUDB:int_capt_count_1\)
	OR (\Timer_US:TimerUDB:control_1\ and \Timer_US:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_US:TimerUDB:control_0\ and not \Timer_US:TimerUDB:int_capt_count_0\)
	OR (\Timer_US:TimerUDB:control_0\ and \Timer_US:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not \Timer_US:TimerUDB:control_1\ and not \Timer_US:TimerUDB:control_0\ and not \Timer_US:TimerUDB:int_capt_count_1\ and not \Timer_US:TimerUDB:int_capt_count_0\)
	OR (not \Timer_US:TimerUDB:control_1\ and not \Timer_US:TimerUDB:int_capt_count_1\ and \Timer_US:TimerUDB:control_0\ and \Timer_US:TimerUDB:int_capt_count_0\)
	OR (not \Timer_US:TimerUDB:control_0\ and not \Timer_US:TimerUDB:int_capt_count_0\ and \Timer_US:TimerUDB:control_1\ and \Timer_US:TimerUDB:int_capt_count_1\)
	OR (\Timer_US:TimerUDB:control_1\ and \Timer_US:TimerUDB:control_0\ and \Timer_US:TimerUDB:int_capt_count_1\ and \Timer_US:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 60):
\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not \Timer_US:TimerUDB:control_1\ and not \Timer_US:TimerUDB:control_0\ and not \Timer_US:TimerUDB:int_capt_count_1\ and not \Timer_US:TimerUDB:int_capt_count_0\)
	OR (not \Timer_US:TimerUDB:control_1\ and not \Timer_US:TimerUDB:int_capt_count_1\ and \Timer_US:TimerUDB:control_0\ and \Timer_US:TimerUDB:int_capt_count_0\)
	OR (not \Timer_US:TimerUDB:control_0\ and not \Timer_US:TimerUDB:int_capt_count_0\ and \Timer_US:TimerUDB:control_1\ and \Timer_US:TimerUDB:int_capt_count_1\)
	OR (\Timer_US:TimerUDB:control_1\ and \Timer_US:TimerUDB:control_0\ and \Timer_US:TimerUDB:int_capt_count_1\ and \Timer_US:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_US:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\' (cost = 0):
\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ <= (not \Timer_US:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_1:CounterUDB:capt_either_edge\ <= (\Counter_1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:overflow\' (cost = 0):
\Counter_1:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:underflow\' (cost = 0):
\Counter_1:CounterUDB:underflow\ <= (\Counter_1:CounterUDB:status_1\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:cmp2\' (cost = 0):
\US_40kHz:PWMUDB:cmp2\ <= (not \US_40kHz:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \US_40kHz:PWMUDB:dith_count_0\ and \US_40kHz:PWMUDB:dith_count_1\)
	OR (not \US_40kHz:PWMUDB:dith_count_1\ and \US_40kHz:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_515' (cost = 1):
Net_515 <= ((not Net_534 and Net_495));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:trigger_enable\' (cost = 3):
\Timer_US:TimerUDB:trigger_enable\ <= ((\Timer_US:TimerUDB:control_4\ and \Timer_US:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\' (cost = 8):
\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ <= ((not \Timer_US:TimerUDB:int_capt_count_0\ and \Timer_US:TimerUDB:int_capt_count_1\)
	OR (not \Timer_US:TimerUDB:int_capt_count_1\ and \Timer_US:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_US:TimerUDB:fifo_load_polarized\ <= ((not Net_534 and not \Timer_US:TimerUDB:capture_last\ and Net_495));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:timer_enable\' (cost = 2):
\Timer_US:TimerUDB:timer_enable\ <= ((\Timer_US:TimerUDB:control_7\ and \Timer_US:TimerUDB:control_4\ and \Timer_US:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Virtual signal \Timer_US:TimerUDB:capt_fifo_load\ with ( cost: 147 or cost_inv: 6)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer_US:TimerUDB:capt_fifo_load\ <= ((not Net_534 and not \Timer_US:TimerUDB:capture_last\ and Net_495 and \Timer_US:TimerUDB:control_7\ and \Timer_US:TimerUDB:control_4\ and \Timer_US:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 44 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \US_40kHz:PWMUDB:final_capture\ to zero
Aliasing \US_40kHz:PWMUDB:pwm_i\ to zero
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_1:CounterUDB:hwCapture\ to zero
Aliasing \Counter_1:CounterUDB:status_2\ to zero
Aliasing \Counter_1:CounterUDB:overflow\ to zero
Aliasing \US_40kHz:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \US_40kHz:PWMUDB:final_capture\[90] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm_i\[172] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[351] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[361] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[371] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:hwCapture\[741] = zero[89]
Removing Rhs of wire \Counter_1:CounterUDB:reload\[742] = \Counter_1:CounterUDB:status_1\[748]
Removing Lhs of wire \Counter_1:CounterUDB:status_2\[750] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:overflow\[761] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:runmode_enable\\D\[844] = Net_534[29]
Removing Lhs of wire \US_40kHz:PWMUDB:final_kill_reg\\D\[853] = zero[89]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\capteur_us.cyprj -dcpsoc3 capteur_us.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.193ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Thursday, 08 December 2016 12:05:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\capteur_us.cydsn\capteur_us.cyprj -d CY8C5868AXI-LP035 capteur_us.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \US_40kHz:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \US_40kHz:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \US_40kHz:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \US_40kHz:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:overflow_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_214
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \US_40kHz:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_US:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_US:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Counter_1:CounterUDB:count_stored_i\, Duplicate of \Timer_US:TimerUDB:trig_last\ 
    MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)

    Removing Net_500, Duplicate of \Counter_1:CounterUDB:underflow_reg_i\ 
    MacroCell: Name=Net_500, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\
        );
        Output = Net_500 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_272 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_491 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            analog_term => Net_389 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(0)\__PA ,
            pad => \CharLCD_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(1)\__PA ,
            pad => \CharLCD_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(2)\__PA ,
            pad => \CharLCD_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(3)\__PA ,
            pad => \CharLCD_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(4)\__PA ,
            pad => \CharLCD_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(5)\__PA ,
            pad => \CharLCD_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(6)\__PA ,
            pad => \CharLCD_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_463 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\US_40kHz:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * \US_40kHz:PWMUDB:tc_i\
        );
        Output = \US_40kHz:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_US:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_534 * Net_495 * \Timer_US:TimerUDB:control_7\ * 
              \Timer_US:TimerUDB:control_4\ * 
              !\Timer_US:TimerUDB:capture_last\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_US:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_US:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_US:TimerUDB:control_7\ * \Timer_US:TimerUDB:control_4\ * 
              \Timer_US:TimerUDB:per_zero\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_US:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_US:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_US:TimerUDB:control_7\ * \Timer_US:TimerUDB:control_4\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_US:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\ * 
              !\Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272 * !\Timer_US:TimerUDB:trig_last\ * 
              \Counter_1:CounterUDB:control_7\
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\US_40kHz:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_534
        );
        Output = \US_40kHz:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\US_40kHz:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = \US_40kHz:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\US_40kHz:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = \US_40kHz:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\US_40kHz:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:prevCompare1\ * \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = \US_40kHz:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\US_40kHz:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:prevCompare2\ * !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = \US_40kHz:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_491, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = Net_491 (fanout=1)

    MacroCell: Name=Net_272, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = Net_272 (fanout=5)

    MacroCell: Name=\Timer_US:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_534 * Net_495
        );
        Output = \Timer_US:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_536, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_534 * Net_495 * \Timer_US:TimerUDB:control_7\ * 
              \Timer_US:TimerUDB:control_4\ * 
              !\Timer_US:TimerUDB:capture_last\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = Net_536 (fanout=1)

    MacroCell: Name=\Timer_US:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_1\
            + \Timer_US:TimerUDB:control_1\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
            + !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
            + \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_1\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_US:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_US:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              !\Timer_US:TimerUDB:int_capt_count_1\ * 
              !\Timer_US:TimerUDB:int_capt_count_0\
            + \Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:int_capt_count_1\ * 
              !\Timer_US:TimerUDB:int_capt_count_0\
            + !\Timer_US:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_US:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_US:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              !\Timer_US:TimerUDB:int_capt_count_1\ * 
              !\Timer_US:TimerUDB:int_capt_count_0\
            + !\Timer_US:TimerUDB:control_1\ * \Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              !\Timer_US:TimerUDB:int_capt_count_1\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
            + \Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_1\ * 
              !\Timer_US:TimerUDB:int_capt_count_0\
            + \Timer_US:TimerUDB:control_1\ * \Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_1\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_US:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_US:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272
        );
        Output = \Timer_US:TimerUDB:trig_last\ (fanout=3)

    MacroCell: Name=\Timer_US:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_272 * \Timer_US:TimerUDB:control_7\ * 
              \Timer_US:TimerUDB:control_4\ * !\Timer_US:TimerUDB:trig_last\
            + \Timer_US:TimerUDB:control_7\ * \Timer_US:TimerUDB:control_4\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_US:TimerUDB:trig_rise_detected\ (fanout=5)

    MacroCell: Name=\Timer_US:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_272 * \Timer_US:TimerUDB:control_7\ * 
              \Timer_US:TimerUDB:control_4\ * \Timer_US:TimerUDB:trig_last\
            + \Timer_US:TimerUDB:control_7\ * \Timer_US:TimerUDB:control_4\ * 
              \Timer_US:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_US:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\
        );
        Output = \Counter_1:CounterUDB:underflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\US_40kHz:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_214 ,
            cs_addr_2 => \US_40kHz:PWMUDB:tc_i\ ,
            cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\ ,
            chain_out => \US_40kHz:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \US_40kHz:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\US_40kHz:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_214 ,
            cs_addr_2 => \US_40kHz:PWMUDB:tc_i\ ,
            cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\ ,
            cl0_comb => \US_40kHz:PWMUDB:cmp1_less\ ,
            z0_comb => \US_40kHz:PWMUDB:tc_i\ ,
            cl1_comb => \US_40kHz:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \US_40kHz:PWMUDB:status_3\ ,
            chain_in => \US_40kHz:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \US_40kHz:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_US:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_US:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_US:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_US:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_US:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_US:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_US:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_US:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_US:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_US:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_US:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_US:TimerUDB:status_2\ ,
            chain_in => \Timer_US:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_US:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Counter_1:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            z0_comb => \Counter_1:CounterUDB:reload\ ,
            ce1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\US_40kHz:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_214 ,
            status_3 => \US_40kHz:PWMUDB:status_3\ ,
            status_2 => \US_40kHz:PWMUDB:status_2\ ,
            status_1 => \US_40kHz:PWMUDB:status_1\ ,
            status_0 => \US_40kHz:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_US:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_US:TimerUDB:status_3\ ,
            status_2 => \Timer_US:TimerUDB:status_2\ ,
            status_1 => \Timer_US:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_US:TimerUDB:status_tc\ ,
            interrupt => Net_463 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Counter_1:CounterUDB:status_6\ ,
            status_5 => \Counter_1:CounterUDB:status_5\ ,
            status_3 => \Counter_1:CounterUDB:status_3\ ,
            status_1 => \Counter_1:CounterUDB:reload\ ,
            status_0 => \Counter_1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_US:TimerUDB:control_7\ ,
            control_6 => \Timer_US:TimerUDB:control_6\ ,
            control_5 => \Timer_US:TimerUDB:control_5\ ,
            control_4 => \Timer_US:TimerUDB:control_4\ ,
            control_3 => \Timer_US:TimerUDB:control_3\ ,
            control_2 => \Timer_US:TimerUDB:control_2\ ,
            control_1 => \Timer_US:TimerUDB:control_1\ ,
            control_0 => \Timer_US:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Counter_1:CounterUDB:control_7\ ,
            control_6 => \Counter_1:CounterUDB:control_6\ ,
            control_5 => \Counter_1:CounterUDB:control_5\ ,
            control_4 => \Counter_1:CounterUDB:control_4\ ,
            control_3 => \Counter_1:CounterUDB:control_3\ ,
            control_2 => \Counter_1:CounterUDB:control_2\ ,
            control_1 => \Counter_1:CounterUDB:control_1\ ,
            control_0 => \Counter_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_534 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_463 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =CounterISR
        PORT MAP (
            interrupt => \Counter_1:CounterUDB:underflow_reg_i\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Timer_out_ISR
        PORT MAP (
            interrupt => Net_536 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   14 :   58 :   72 : 19.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :  168 :  192 : 12.50 %
  Unique P-terms              :   32 :  352 :  384 :  8.33 %
  Total P-terms               :   34 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.048ms
Tech Mapping phase: Elapsed time ==> 0s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : Pin_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Pin_2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Pin_3(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_4(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \CharLCD_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \CharLCD_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \CharLCD_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \CharLCD_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \CharLCD_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \CharLCD_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \CharLCD_1:LCDPort(6)\ (fixed)
SC[3]@[FFB(SC,3)] : \Ampli_Recept:SC\
Comparator[0]@[FFB(Comparator,0)] : \Detect_Seuil_Recept:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \V_seuil:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_2
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 68% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : Pin_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Pin_2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Pin_3(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_4(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \CharLCD_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \CharLCD_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \CharLCD_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \CharLCD_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \CharLCD_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \CharLCD_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \CharLCD_1:LCDPort(6)\ (fixed)
SC[0]@[FFB(SC,0)] : \Ampli_Recept:SC\
Comparator[0]@[FFB(Comparator,0)] : \Detect_Seuil_Recept:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \V_seuil:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_2

Analog Placement phase: Elapsed time ==> 1s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_389 {
    sc_0_vin
    agl4_x_sc_0_vin
    agl4
    agl4_x_p4_0
    p4_0
  }
  Net: Net_439 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_sc_0_vref
    sc_0_vref
  }
  Net: Net_437 {
    comp_0_vplus
    agl5_x_comp_0_vplus
    agl5
    agl5_x_sc_0_vout
    sc_0_vout
  }
  Net: Net_436 {
    vidac_0_vout
    agl0_x_vidac_0_vout
    agl0
    agl0_x_comp_0_vminus
    comp_0_vminus
  }
  Net: \V_seuil:Net_77\ {
  }
}
Map of item to net {
  sc_0_vin                                         -> Net_389
  agl4_x_sc_0_vin                                  -> Net_389
  agl4                                             -> Net_389
  agl4_x_p4_0                                      -> Net_389
  p4_0                                             -> Net_389
  common_Vdda/2                                    -> Net_439
  common_Vdda/2_x_comp_vref_vdda                   -> Net_439
  comp_vref_vdda                                   -> Net_439
  abusl0_x_comp_vref_vdda                          -> Net_439
  abusl0                                           -> Net_439
  abusl0_x_sc_0_vref                               -> Net_439
  sc_0_vref                                        -> Net_439
  comp_0_vplus                                     -> Net_437
  agl5_x_comp_0_vplus                              -> Net_437
  agl5                                             -> Net_437
  agl5_x_sc_0_vout                                 -> Net_437
  sc_0_vout                                        -> Net_437
  vidac_0_vout                                     -> Net_436
  agl0_x_vidac_0_vout                              -> Net_436
  agl0                                             -> Net_436
  agl0_x_comp_0_vminus                             -> Net_436
  comp_0_vminus                                    -> Net_436
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.349ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   10 :   38 :   48 :  20.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            3.20
               Macrocells :            2.40
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       6.33 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_491, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = Net_491 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272 * !\Timer_US:TimerUDB:trig_last\ * 
              \Counter_1:CounterUDB:control_7\
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\US_40kHz:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = \US_40kHz:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_272, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = Net_272 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\US_40kHz:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_214 ,
        cs_addr_2 => \US_40kHz:PWMUDB:tc_i\ ,
        cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\ ,
        chain_out => \US_40kHz:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \US_40kHz:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Counter_1:CounterUDB:control_7\ ,
        control_6 => \Counter_1:CounterUDB:control_6\ ,
        control_5 => \Counter_1:CounterUDB:control_5\ ,
        control_4 => \Counter_1:CounterUDB:control_4\ ,
        control_3 => \Counter_1:CounterUDB:control_3\ ,
        control_2 => \Counter_1:CounterUDB:control_2\ ,
        control_1 => \Counter_1:CounterUDB:control_1\ ,
        control_0 => \Counter_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\ * 
              !\Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_1:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\
        );
        Output = \Counter_1:CounterUDB:underflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_US:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_1\
            + \Timer_US:TimerUDB:control_1\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
            + !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
            + \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_1\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_US:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_US:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              !\Timer_US:TimerUDB:int_capt_count_1\ * 
              !\Timer_US:TimerUDB:int_capt_count_0\
            + \Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:int_capt_count_1\ * 
              !\Timer_US:TimerUDB:int_capt_count_0\
            + !\Timer_US:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_US:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_1:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        z0_comb => \Counter_1:CounterUDB:reload\ ,
        ce1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Counter_1:CounterUDB:status_6\ ,
        status_5 => \Counter_1:CounterUDB:status_5\ ,
        status_3 => \Counter_1:CounterUDB:status_3\ ,
        status_1 => \Counter_1:CounterUDB:reload\ ,
        status_0 => \Counter_1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_US:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              !\Timer_US:TimerUDB:int_capt_count_1\ * 
              !\Timer_US:TimerUDB:int_capt_count_0\
            + !\Timer_US:TimerUDB:control_1\ * \Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              !\Timer_US:TimerUDB:int_capt_count_1\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
            + \Timer_US:TimerUDB:control_1\ * !\Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_1\ * 
              !\Timer_US:TimerUDB:int_capt_count_0\
            + \Timer_US:TimerUDB:control_1\ * \Timer_US:TimerUDB:control_0\ * 
              \Timer_US:TimerUDB:capt_fifo_load\ * 
              \Timer_US:TimerUDB:int_capt_count_1\ * 
              \Timer_US:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_US:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_US:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
        f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_US:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_US:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\US_40kHz:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:prevCompare2\ * !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = \US_40kHz:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\US_40kHz:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * \US_40kHz:PWMUDB:tc_i\
        );
        Output = \US_40kHz:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\US_40kHz:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:prevCompare1\ * \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = \US_40kHz:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\US_40kHz:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = \US_40kHz:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\US_40kHz:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_534
        );
        Output = \US_40kHz:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\US_40kHz:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_214 ,
        cs_addr_2 => \US_40kHz:PWMUDB:tc_i\ ,
        cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\ ,
        cl0_comb => \US_40kHz:PWMUDB:cmp1_less\ ,
        z0_comb => \US_40kHz:PWMUDB:tc_i\ ,
        cl1_comb => \US_40kHz:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \US_40kHz:PWMUDB:status_3\ ,
        chain_in => \US_40kHz:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \US_40kHz:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\US_40kHz:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_214 ,
        status_3 => \US_40kHz:PWMUDB:status_3\ ,
        status_2 => \US_40kHz:PWMUDB:status_2\ ,
        status_1 => \US_40kHz:PWMUDB:status_1\ ,
        status_0 => \US_40kHz:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_US:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272
        );
        Output = \Timer_US:TimerUDB:trig_last\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_US:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
        f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_US:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_US:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_US:TimerUDB:status_2\ ,
        chain_in => \Timer_US:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_US:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_534 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_US:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_US:TimerUDB:control_7\ * \Timer_US:TimerUDB:control_4\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_US:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_US:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_272 * \Timer_US:TimerUDB:control_7\ * 
              \Timer_US:TimerUDB:control_4\ * !\Timer_US:TimerUDB:trig_last\
            + \Timer_US:TimerUDB:control_7\ * \Timer_US:TimerUDB:control_4\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_US:TimerUDB:trig_rise_detected\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_US:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_272 * \Timer_US:TimerUDB:control_7\ * 
              \Timer_US:TimerUDB:control_4\ * \Timer_US:TimerUDB:trig_last\
            + \Timer_US:TimerUDB:control_7\ * \Timer_US:TimerUDB:control_4\ * 
              \Timer_US:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_US:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_US:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_US:TimerUDB:control_7\ * \Timer_US:TimerUDB:control_4\ * 
              \Timer_US:TimerUDB:per_zero\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_US:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_536, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_534 * Net_495 * \Timer_US:TimerUDB:control_7\ * 
              \Timer_US:TimerUDB:control_4\ * 
              !\Timer_US:TimerUDB:capture_last\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = Net_536 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_US:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_534 * Net_495 * \Timer_US:TimerUDB:control_7\ * 
              \Timer_US:TimerUDB:control_4\ * 
              !\Timer_US:TimerUDB:capture_last\ * 
              \Timer_US:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_US:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_US:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_534 * Net_495
        );
        Output = \Timer_US:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_US:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
        f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_US:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_US:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_US:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_US:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\Timer_US:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_US:TimerUDB:status_3\ ,
        status_2 => \Timer_US:TimerUDB:status_2\ ,
        status_1 => \Timer_US:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_US:TimerUDB:status_tc\ ,
        interrupt => Net_463 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_US:TimerUDB:control_7\ ,
        control_6 => \Timer_US:TimerUDB:control_6\ ,
        control_5 => \Timer_US:TimerUDB:control_5\ ,
        control_4 => \Timer_US:TimerUDB:control_4\ ,
        control_3 => \Timer_US:TimerUDB:control_3\ ,
        control_2 => \Timer_US:TimerUDB:control_2\ ,
        control_1 => \Timer_US:TimerUDB:control_1\ ,
        control_0 => \Timer_US:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =CounterISR
        PORT MAP (
            interrupt => \Counter_1:CounterUDB:underflow_reg_i\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_463 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Timer_out_ISR
        PORT MAP (
            interrupt => Net_536 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CharLCD_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(0)\__PA ,
        pad => \CharLCD_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CharLCD_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(1)\__PA ,
        pad => \CharLCD_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CharLCD_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(2)\__PA ,
        pad => \CharLCD_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CharLCD_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(3)\__PA ,
        pad => \CharLCD_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CharLCD_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(4)\__PA ,
        pad => \CharLCD_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CharLCD_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(5)\__PA ,
        pad => \CharLCD_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CharLCD_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(6)\__PA ,
        pad => \CharLCD_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        analog_term => Net_389 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_491 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_463 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_272 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_214 ,
            dclk_0 => Net_214_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Detect_Seuil_Recept:ctComp\
        PORT MAP (
            vplus => Net_437 ,
            vminus => Net_436 ,
            out => Net_495 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\Ampli_Recept:SC\
        PORT MAP (
            vref => Net_439 ,
            vin => Net_389 ,
            modout => \Ampli_Recept:Net_30\ ,
            vout => Net_437 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\V_seuil:viDAC8\
        PORT MAP (
            vout => Net_436 ,
            iout => \V_seuil:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_439 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------+----------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |               Pin_3(0) | Analog(Net_389)
     |   1 |     * |      NONE |         CMOS_OUT |               Pin_1(0) | In(Net_491)
     |   2 |     * |      NONE |         CMOS_OUT |               Pin_4(0) | In(Net_463)
     |   3 |     * |      NONE |         CMOS_OUT |               Pin_2(0) | In(Net_272)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.823ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.592ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.334ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.073ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in capteur_us_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.868ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.713ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.714ms
API generation phase: Elapsed time ==> 1s.318ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.002ms
