                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:47:26 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'

Error-[SFCOR] Source file cannot be opened
  Source file "bfm_ahb_tasks.v" cannot be opened for reading due to 'No such 
  file or directory'.
  Please fix above issue and compile again.
  "/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v", 233
  Source info:    `include "bfm_ahb_tasks.v"

1 error
CPU time: .405 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:47:27 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .137 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:51:35 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'

Error-[SFCOR] Source file cannot be opened
  Source file "bfm_ahb_tasks.v" cannot be opened for reading due to 'No such 
  file or directory'.
  Please fix above issue and compile again.
  "/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v", 233
  Source info:    `include "bfm_ahb_tasks.v"

1 error
CPU time: .193 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:51:36 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .172 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:52:47 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'

Error-[SVSTS] SystemVerilog construct
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 14
  Using constructs outside of modules or primitives is only supported in 
  SystemVerilog mode.
  You must use SystemVerilog mode to enable support for this feature.


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 19
  Identifier 'HCLK' has not been declared yet. If this error is not expected, 
  please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 20
  Identifier 'HBUSREQ' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 22
  Identifier 'HGRANT' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 22
  Identifier 'HREADY' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 24
  Identifier 'HADDR' has not been declared yet. If this error is not expected,
  please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 25
  Identifier 'HPROT' has not been declared yet. If this error is not expected,
  please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 26
  Identifier 'HTRANS' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 27
  Identifier 'HBURST' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v, 28
  Identifier 'HWRITE' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.
  


Note-[MAX_ERROR_COUNT] Maximum error count reached
  Current number of errors has reached the default maximum error count (10).
  Please use +error+<count> to increase the limit.

10 errors
CPU time: .166 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:52:47 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .135 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:54:21 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'

Error-[SFCOR] Source file cannot be opened
  Source file "bfm_ahb_tasks.v" cannot be opened for reading due to 'No such 
  file or directory'.
  Please fix above issue and compile again.
  "/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v", 233
  Source info:    `include "bfm_ahb_tasks.v"

1 error
CPU time: .150 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:54:21 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .131 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:55:34 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .158 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:55:34 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .165 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:58:52 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .183 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 14:58:52 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .147 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 15:40:06 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .396 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 15:40:07 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .136 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 15:46:34 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .172 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 15:46:34 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .144 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 16:41:07 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .209 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 16:41:08 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .153 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 16:42:30 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .164 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 16:42:30 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .147 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 17:33:00 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .177 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 17:33:01 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .166 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 17:35:16 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .149 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 17:35:16 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .156 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 17:36:32 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: .155 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Mar 14 17:36:33 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .160 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Fri Mar 15 09:01:12 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_fifo.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_master_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb2ahb_slave_core.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_decoder_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_default_slave.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_lite_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/ahb_s2m_s3.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'
Parsing included file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb_tasks.v'.
Back to file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/bfm_ahb.v'.
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/mem_ahb.v'
Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/srcs/top.v'
CPU time: 1.347 seconds to compile
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Fri Mar 15 09:01:13 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/xilinx_prj/ahb_to_ahb/vcs/glbl.v'
CPU time: .127 seconds to compile
