Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 10 15:22:23 2022
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (8)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/do_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.011        0.000                      0                   73        0.260        0.000                      0                   73        3.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.011        0.000                      0                   40        0.260        0.000                      0                   40        3.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.092        0.000                      0                   33        0.843        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.103%)  route 3.096ns (78.897%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.845     5.428    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456     5.884 f  tx_uart/pulse_gen/cnt_val_reg[6]/Q
                         net (fo=2, routed)           0.862     6.746    tx_uart/pulse_gen/cnt_val[6]
    SLICE_X110Y74        LUT4 (Prop_lut4_I1_O)        0.124     6.870 r  tx_uart/pulse_gen/cnt_val[31]_i_7/O
                         net (fo=1, routed)           0.416     7.286    tx_uart/pulse_gen/cnt_val[31]_i_7_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.410 r  tx_uart/pulse_gen/cnt_val[31]_i_4/O
                         net (fo=33, routed)          1.817     9.227    tx_uart/pulse_gen/cnt_val[31]_i_4_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I2_O)        0.124     9.351 r  tx_uart/pulse_gen/cnt_val[25]_i_1/O
                         net (fo=1, routed)           0.000     9.351    tx_uart/pulse_gen/cnt_val_0[25]
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672    12.882    tx_uart/pulse_gen/CLK
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[25]/C
                         clock pessimism              0.487    13.369    
                         clock uncertainty           -0.035    13.333    
    SLICE_X109Y79        FDCE (Setup_fdce_C_D)        0.029    13.362    tx_uart/pulse_gen/cnt_val_reg[25]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 2.355ns (60.071%)  route 1.565ns (39.929%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.847     5.430    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456     5.886 r  tx_uart/pulse_gen/cnt_val_reg[2]/Q
                         net (fo=2, routed)           0.610     6.495    tx_uart/pulse_gen/cnt_val[2]
    SLICE_X111Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.169 r  tx_uart/pulse_gen/cnt_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    tx_uart/pulse_gen/cnt_val0_carry_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  tx_uart/pulse_gen/cnt_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.292    tx_uart/pulse_gen/cnt_val0_carry__0_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  tx_uart/pulse_gen/cnt_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    tx_uart/pulse_gen/cnt_val0_carry__1_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  tx_uart/pulse_gen/cnt_val0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.520    tx_uart/pulse_gen/cnt_val0_carry__2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  tx_uart/pulse_gen/cnt_val0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.634    tx_uart/pulse_gen/cnt_val0_carry__3_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  tx_uart/pulse_gen/cnt_val0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.748    tx_uart/pulse_gen/cnt_val0_carry__4_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  tx_uart/pulse_gen/cnt_val0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.862    tx_uart/pulse_gen/cnt_val0_carry__5_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.101 r  tx_uart/pulse_gen/cnt_val0_carry__6/O[2]
                         net (fo=1, routed)           0.947     9.048    tx_uart/pulse_gen/data0[31]
    SLICE_X109Y80        LUT5 (Prop_lut5_I4_O)        0.302     9.350 r  tx_uart/pulse_gen/cnt_val[31]_i_1/O
                         net (fo=1, routed)           0.000     9.350    tx_uart/pulse_gen/cnt_val_0[31]
    SLICE_X109Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672    12.882    tx_uart/pulse_gen/CLK
    SLICE_X109Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[31]/C
                         clock pessimism              0.487    13.369    
                         clock uncertainty           -0.035    13.333    
    SLICE_X109Y80        FDCE (Setup_fdce_C_D)        0.029    13.362    tx_uart/pulse_gen/cnt_val_reg[31]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 2.479ns (63.571%)  route 1.421ns (36.429%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.847     5.430    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456     5.886 r  tx_uart/pulse_gen/cnt_val_reg[2]/Q
                         net (fo=2, routed)           0.610     6.495    tx_uart/pulse_gen/cnt_val[2]
    SLICE_X111Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.169 r  tx_uart/pulse_gen/cnt_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    tx_uart/pulse_gen/cnt_val0_carry_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  tx_uart/pulse_gen/cnt_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.292    tx_uart/pulse_gen/cnt_val0_carry__0_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  tx_uart/pulse_gen/cnt_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    tx_uart/pulse_gen/cnt_val0_carry__1_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  tx_uart/pulse_gen/cnt_val0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.520    tx_uart/pulse_gen/cnt_val0_carry__2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  tx_uart/pulse_gen/cnt_val0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.634    tx_uart/pulse_gen/cnt_val0_carry__3_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  tx_uart/pulse_gen/cnt_val0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.748    tx_uart/pulse_gen/cnt_val0_carry__4_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  tx_uart/pulse_gen/cnt_val0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.862    tx_uart/pulse_gen/cnt_val0_carry__5_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.196 r  tx_uart/pulse_gen/cnt_val0_carry__6/O[1]
                         net (fo=1, routed)           0.802     8.998    tx_uart/pulse_gen/data0[30]
    SLICE_X110Y80        LUT5 (Prop_lut5_I4_O)        0.331     9.329 r  tx_uart/pulse_gen/cnt_val[30]_i_1/O
                         net (fo=1, routed)           0.000     9.329    tx_uart/pulse_gen/cnt_val_0[30]
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.675    12.885    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[30]/C
                         clock pessimism              0.487    13.372    
                         clock uncertainty           -0.035    13.336    
    SLICE_X110Y80        FDCE (Setup_fdce_C_D)        0.075    13.411    tx_uart/pulse_gen/cnt_val_reg[30]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/do_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.918ns (23.710%)  route 2.954ns (76.290%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.847     5.430    tx_uart/pulse_gen/CLK
    SLICE_X112Y76        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.518     5.948 f  tx_uart/pulse_gen/cnt_val_reg[15]/Q
                         net (fo=2, routed)           0.815     6.763    tx_uart/pulse_gen/cnt_val[15]
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124     6.887 f  tx_uart/pulse_gen/cnt_val[31]_i_6/O
                         net (fo=1, routed)           0.425     7.312    tx_uart/pulse_gen/cnt_val[31]_i_6_n_0
    SLICE_X110Y75        LUT5 (Prop_lut5_I4_O)        0.124     7.436 f  tx_uart/pulse_gen/cnt_val[31]_i_3/O
                         net (fo=33, routed)          1.713     9.150    tx_uart/pulse_gen/cnt_val[31]_i_3_n_0
    SLICE_X109Y80        LUT4 (Prop_lut4_I1_O)        0.152     9.302 r  tx_uart/pulse_gen/do_pulse_i_1/O
                         net (fo=1, routed)           0.000     9.302    tx_uart/pulse_gen/do_pulse
    SLICE_X109Y80        FDCE                                         r  tx_uart/pulse_gen/do_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672    12.882    tx_uart/pulse_gen/CLK
    SLICE_X109Y80        FDCE                                         r  tx_uart/pulse_gen/do_pulse_reg/C
                         clock pessimism              0.487    13.369    
                         clock uncertainty           -0.035    13.333    
    SLICE_X109Y80        FDCE (Setup_fdce_C_D)        0.075    13.408    tx_uart/pulse_gen/do_pulse_reg
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 2.335ns (61.233%)  route 1.478ns (38.767%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.847     5.430    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456     5.886 r  tx_uart/pulse_gen/cnt_val_reg[2]/Q
                         net (fo=2, routed)           0.610     6.495    tx_uart/pulse_gen/cnt_val[2]
    SLICE_X111Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.169 r  tx_uart/pulse_gen/cnt_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    tx_uart/pulse_gen/cnt_val0_carry_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  tx_uart/pulse_gen/cnt_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.292    tx_uart/pulse_gen/cnt_val0_carry__0_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  tx_uart/pulse_gen/cnt_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    tx_uart/pulse_gen/cnt_val0_carry__1_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  tx_uart/pulse_gen/cnt_val0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.520    tx_uart/pulse_gen/cnt_val0_carry__2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  tx_uart/pulse_gen/cnt_val0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.634    tx_uart/pulse_gen/cnt_val0_carry__3_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  tx_uart/pulse_gen/cnt_val0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.748    tx_uart/pulse_gen/cnt_val0_carry__4_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  tx_uart/pulse_gen/cnt_val0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.862    tx_uart/pulse_gen/cnt_val0_carry__5_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.084 r  tx_uart/pulse_gen/cnt_val0_carry__6/O[0]
                         net (fo=1, routed)           0.860     8.944    tx_uart/pulse_gen/data0[29]
    SLICE_X110Y80        LUT5 (Prop_lut5_I4_O)        0.299     9.243 r  tx_uart/pulse_gen/cnt_val[29]_i_1/O
                         net (fo=1, routed)           0.000     9.243    tx_uart/pulse_gen/cnt_val_0[29]
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.675    12.885    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[29]/C
                         clock pessimism              0.487    13.372    
                         clock uncertainty           -0.035    13.336    
    SLICE_X110Y80        FDCE (Setup_fdce_C_D)        0.031    13.367    tx_uart/pulse_gen/cnt_val_reg[29]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.773%)  route 2.975ns (78.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.848     5.431    tx_uart/pulse_gen/CLK
    SLICE_X110Y77        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.456     5.887 r  tx_uart/pulse_gen/cnt_val_reg[18]/Q
                         net (fo=2, routed)           0.862     6.749    tx_uart/pulse_gen/cnt_val[18]
    SLICE_X110Y77        LUT4 (Prop_lut4_I1_O)        0.124     6.873 r  tx_uart/pulse_gen/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.722     7.595    tx_uart/pulse_gen/cnt_val[31]_i_9_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I1_O)        0.124     7.719 r  tx_uart/pulse_gen/cnt_val[31]_i_5/O
                         net (fo=33, routed)          1.391     9.110    tx_uart/pulse_gen/cnt_val[31]_i_5_n_0
    SLICE_X110Y75        LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  tx_uart/pulse_gen/cnt_val[11]_i_1/O
                         net (fo=1, routed)           0.000     9.234    tx_uart/pulse_gen/cnt_val_0[11]
    SLICE_X110Y75        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669    12.879    tx_uart/pulse_gen/CLK
    SLICE_X110Y75        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[11]/C
                         clock pessimism              0.527    13.406    
                         clock uncertainty           -0.035    13.370    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)        0.029    13.399    tx_uart/pulse_gen/cnt_val_reg[11]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 2.319ns (61.665%)  route 1.442ns (38.335%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.847     5.430    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456     5.886 r  tx_uart/pulse_gen/cnt_val_reg[2]/Q
                         net (fo=2, routed)           0.610     6.495    tx_uart/pulse_gen/cnt_val[2]
    SLICE_X111Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.169 r  tx_uart/pulse_gen/cnt_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    tx_uart/pulse_gen/cnt_val0_carry_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  tx_uart/pulse_gen/cnt_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.292    tx_uart/pulse_gen/cnt_val0_carry__0_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  tx_uart/pulse_gen/cnt_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    tx_uart/pulse_gen/cnt_val0_carry__1_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  tx_uart/pulse_gen/cnt_val0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.520    tx_uart/pulse_gen/cnt_val0_carry__2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  tx_uart/pulse_gen/cnt_val0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.634    tx_uart/pulse_gen/cnt_val0_carry__3_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  tx_uart/pulse_gen/cnt_val0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.748    tx_uart/pulse_gen/cnt_val0_carry__4_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.061 r  tx_uart/pulse_gen/cnt_val0_carry__5/O[3]
                         net (fo=1, routed)           0.823     8.884    tx_uart/pulse_gen/data0[28]
    SLICE_X109Y79        LUT5 (Prop_lut5_I4_O)        0.306     9.190 r  tx_uart/pulse_gen/cnt_val[28]_i_1/O
                         net (fo=1, routed)           0.000     9.190    tx_uart/pulse_gen/cnt_val_0[28]
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672    12.882    tx_uart/pulse_gen/CLK
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[28]/C
                         clock pessimism              0.487    13.369    
                         clock uncertainty           -0.035    13.333    
    SLICE_X109Y79        FDCE (Setup_fdce_C_D)        0.032    13.365    tx_uart/pulse_gen/cnt_val_reg[28]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.828ns (22.052%)  route 2.927ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.845     5.428    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456     5.884 f  tx_uart/pulse_gen/cnt_val_reg[6]/Q
                         net (fo=2, routed)           0.862     6.746    tx_uart/pulse_gen/cnt_val[6]
    SLICE_X110Y74        LUT4 (Prop_lut4_I1_O)        0.124     6.870 r  tx_uart/pulse_gen/cnt_val[31]_i_7/O
                         net (fo=1, routed)           0.416     7.286    tx_uart/pulse_gen/cnt_val[31]_i_7_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.410 r  tx_uart/pulse_gen/cnt_val[31]_i_4/O
                         net (fo=33, routed)          1.648     9.059    tx_uart/pulse_gen/cnt_val[31]_i_4_n_0
    SLICE_X109Y77        LUT5 (Prop_lut5_I2_O)        0.124     9.183 r  tx_uart/pulse_gen/cnt_val[19]_i_1/O
                         net (fo=1, routed)           0.000     9.183    tx_uart/pulse_gen/cnt_val_0[19]
    SLICE_X109Y77        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669    12.879    tx_uart/pulse_gen/CLK
    SLICE_X109Y77        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[19]/C
                         clock pessimism              0.487    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X109Y77        FDCE (Setup_fdce_C_D)        0.029    13.359    tx_uart/pulse_gen/cnt_val_reg[19]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.828ns (22.047%)  route 2.928ns (77.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.845     5.428    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456     5.884 f  tx_uart/pulse_gen/cnt_val_reg[6]/Q
                         net (fo=2, routed)           0.862     6.746    tx_uart/pulse_gen/cnt_val[6]
    SLICE_X110Y74        LUT4 (Prop_lut4_I1_O)        0.124     6.870 r  tx_uart/pulse_gen/cnt_val[31]_i_7/O
                         net (fo=1, routed)           0.416     7.286    tx_uart/pulse_gen/cnt_val[31]_i_7_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.410 r  tx_uart/pulse_gen/cnt_val[31]_i_4/O
                         net (fo=33, routed)          1.649     9.059    tx_uart/pulse_gen/cnt_val[31]_i_4_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I2_O)        0.124     9.183 r  tx_uart/pulse_gen/cnt_val[26]_i_1/O
                         net (fo=1, routed)           0.000     9.183    tx_uart/pulse_gen/cnt_val_0[26]
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672    12.882    tx_uart/pulse_gen/CLK
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[26]/C
                         clock pessimism              0.487    13.369    
                         clock uncertainty           -0.035    13.333    
    SLICE_X109Y79        FDCE (Setup_fdce_C_D)        0.031    13.364    tx_uart/pulse_gen/cnt_val_reg[26]
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.828ns (22.162%)  route 2.908ns (77.838%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.845     5.428    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456     5.884 f  tx_uart/pulse_gen/cnt_val_reg[6]/Q
                         net (fo=2, routed)           0.862     6.746    tx_uart/pulse_gen/cnt_val[6]
    SLICE_X110Y74        LUT4 (Prop_lut4_I1_O)        0.124     6.870 r  tx_uart/pulse_gen/cnt_val[31]_i_7/O
                         net (fo=1, routed)           0.416     7.286    tx_uart/pulse_gen/cnt_val[31]_i_7_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.410 r  tx_uart/pulse_gen/cnt_val[31]_i_4/O
                         net (fo=33, routed)          1.630     9.040    tx_uart/pulse_gen/cnt_val[31]_i_4_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I1_O)        0.124     9.164 r  tx_uart/pulse_gen/cnt_val[0]_i_1/O
                         net (fo=1, routed)           0.000     9.164    tx_uart/pulse_gen/cnt_val_0[0]
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.675    12.885    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[0]/C
                         clock pessimism              0.487    13.372    
                         clock uncertainty           -0.035    13.336    
    SLICE_X110Y80        FDCE (Setup_fdce_C_D)        0.029    13.365    tx_uart/pulse_gen/cnt_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  4.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[6]/Q
                         net (fo=4, routed)           0.172     2.020    tx_uart/pulse_gen/Q[6]
    SLICE_X112Y79        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  tx_uart/pulse_gen/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     2.065    tx_uart/pulse_gen_n_0
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.527     1.683    
    SLICE_X112Y79        FDCE (Hold_fdce_C_D)         0.121     1.804    tx_uart/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.625     1.681    tx_uart/CLK
    SLICE_X109Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.141     1.822 r  tx_uart/FSM_onehot_current_state_reg[3]/Q
                         net (fo=5, routed)           0.168     1.990    tx_uart/pulse_gen/Q[3]
    SLICE_X109Y78        LUT6 (Prop_lut6_I0_O)        0.045     2.035 r  tx_uart/pulse_gen/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.035    tx_uart/pulse_gen_n_2
    SLICE_X109Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.893     2.207    tx_uart/CLK
    SLICE_X109Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.525     1.681    
    SLICE_X109Y78        FDCE (Hold_fdce_C_D)         0.091     1.772    tx_uart/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.375%)  route 0.176ns (48.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.628     1.684    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.141     1.825 r  tx_uart/pulse_gen/cnt_val_reg[0]/Q
                         net (fo=34, routed)          0.176     2.001    tx_uart/pulse_gen/cnt_val[0]
    SLICE_X110Y80        LUT5 (Prop_lut5_I0_O)        0.045     2.046 r  tx_uart/pulse_gen/cnt_val[29]_i_1/O
                         net (fo=1, routed)           0.000     2.046    tx_uart/pulse_gen/cnt_val_0[29]
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     2.212    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[29]/C
                         clock pessimism             -0.527     1.684    
    SLICE_X110Y80        FDCE (Hold_fdce_C_D)         0.092     1.776    tx_uart/pulse_gen/cnt_val_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.198     2.046    tx_uart/bit_counter/reg2/Q[0]
    SLICE_X112Y79        LUT4 (Prop_lut4_I1_O)        0.045     2.091 r  tx_uart/bit_counter/reg2/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.091    tx_uart/bit_counter_n_0
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.527     1.683    
    SLICE_X112Y79        FDCE (Hold_fdce_C_D)         0.121     1.804    tx_uart/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.198     2.046    tx_uart/pulse_gen/Q[4]
    SLICE_X112Y79        LUT4 (Prop_lut4_I2_O)        0.045     2.091 r  tx_uart/pulse_gen/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.091    tx_uart/pulse_gen_n_1
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.527     1.683    
    SLICE_X112Y79        FDCE (Hold_fdce_C_D)         0.120     1.803    tx_uart/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.459%)  route 0.354ns (65.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.628     1.684    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.141     1.825 r  tx_uart/pulse_gen/cnt_val_reg[0]/Q
                         net (fo=34, routed)          0.354     2.179    tx_uart/pulse_gen/cnt_val[0]
    SLICE_X112Y74        LUT5 (Prop_lut5_I0_O)        0.045     2.224 r  tx_uart/pulse_gen/cnt_val[5]_i_1/O
                         net (fo=1, routed)           0.000     2.224    tx_uart/pulse_gen/cnt_val_0[5]
    SLICE_X112Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.206    tx_uart/pulse_gen/CLK
    SLICE_X112Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[5]/C
                         clock pessimism             -0.491     1.714    
    SLICE_X112Y74        FDCE (Hold_fdce_C_D)         0.120     1.834    tx_uart/pulse_gen/cnt_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.246ns (46.742%)  route 0.280ns (53.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 r  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.280     2.111    tx_uart/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X112Y80        LUT2 (Prop_lut2_I0_O)        0.098     2.209 r  tx_uart/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.209    tx_uart/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     2.212    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.513     1.698    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.120     1.818    tx_uart/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.931%)  route 0.346ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.628     1.684    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.141     1.825 r  tx_uart/pulse_gen/cnt_val_reg[0]/Q
                         net (fo=34, routed)          0.346     2.172    tx_uart/pulse_gen/cnt_val[0]
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.045     2.217 r  tx_uart/pulse_gen/cnt_val[2]_i_1/O
                         net (fo=1, routed)           0.000     2.217    tx_uart/pulse_gen/cnt_val_0[2]
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.893     2.207    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[2]/C
                         clock pessimism             -0.491     1.715    
    SLICE_X110Y73        FDCE (Hold_fdce_C_D)         0.092     1.807    tx_uart/pulse_gen/cnt_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.306%)  route 0.279ns (54.694%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.623     1.679    tx_uart/pulse_gen/CLK
    SLICE_X110Y75        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDCE (Prop_fdce_C_Q)         0.141     1.820 r  tx_uart/pulse_gen/cnt_val_reg[11]/Q
                         net (fo=2, routed)           0.134     1.955    tx_uart/pulse_gen/cnt_val[11]
    SLICE_X110Y75        LUT5 (Prop_lut5_I3_O)        0.045     2.000 r  tx_uart/pulse_gen/cnt_val[31]_i_3/O
                         net (fo=33, routed)          0.144     2.144    tx_uart/pulse_gen/cnt_val[31]_i_3_n_0
    SLICE_X110Y75        LUT5 (Prop_lut5_I1_O)        0.045     2.189 r  tx_uart/pulse_gen/cnt_val[9]_i_1/O
                         net (fo=1, routed)           0.000     2.189    tx_uart/pulse_gen/cnt_val_0[9]
    SLICE_X110Y75        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.206    tx_uart/pulse_gen/CLK
    SLICE_X110Y75        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[9]/C
                         clock pessimism             -0.526     1.679    
    SLICE_X110Y75        FDCE (Hold_fdce_C_D)         0.092     1.771    tx_uart/pulse_gen/cnt_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.540%)  route 0.369ns (66.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.628     1.684    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.141     1.825 r  tx_uart/pulse_gen/cnt_val_reg[0]/Q
                         net (fo=34, routed)          0.369     2.194    tx_uart/pulse_gen/cnt_val[0]
    SLICE_X110Y75        LUT5 (Prop_lut5_I0_O)        0.045     2.239 r  tx_uart/pulse_gen/cnt_val[11]_i_1/O
                         net (fo=1, routed)           0.000     2.239    tx_uart/pulse_gen/cnt_val_0[11]
    SLICE_X110Y75        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.206    tx_uart/pulse_gen/CLK
    SLICE_X110Y75        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[11]/C
                         clock pessimism             -0.513     1.692    
    SLICE_X110Y75        FDCE (Hold_fdce_C_D)         0.091     1.783    tx_uart/pulse_gen/cnt_val_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.456    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y80   tx_uart/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y78   tx_uart/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y78   tx_uart/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y80   tx_uart/pulse_gen/cnt_val_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y75   tx_uart/pulse_gen/cnt_val_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y78   tx_uart/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y78   tx_uart/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y78   tx_uart/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y78   tx_uart/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y78   tx_uart/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y78   tx_uart/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y78   tx_uart/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y78   tx_uart/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   tx_uart/FSM_onehot_current_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.642ns (18.895%)  route 2.756ns (81.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.785     8.833    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X109Y77        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669    12.879    tx_uart/pulse_gen/CLK
    SLICE_X109Y77        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[19]/C
                         clock pessimism              0.487    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X109Y77        FDCE (Recov_fdce_C_CLR)     -0.405    12.925    tx_uart/pulse_gen/cnt_val_reg[19]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.642ns (20.530%)  route 2.485ns (79.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.514     8.563    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y73        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671    12.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[1]/C
                         clock pessimism              0.487    13.368    
                         clock uncertainty           -0.035    13.332    
    SLICE_X110Y73        FDCE (Recov_fdce_C_CLR)     -0.405    12.927    tx_uart/pulse_gen/cnt_val_reg[1]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.642ns (20.530%)  route 2.485ns (79.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.514     8.563    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y73        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671    12.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[2]/C
                         clock pessimism              0.487    13.368    
                         clock uncertainty           -0.035    13.332    
    SLICE_X110Y73        FDCE (Recov_fdce_C_CLR)     -0.405    12.927    tx_uart/pulse_gen/cnt_val_reg[2]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.642ns (20.530%)  route 2.485ns (79.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.514     8.563    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y73        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671    12.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[3]/C
                         clock pessimism              0.487    13.368    
                         clock uncertainty           -0.035    13.332    
    SLICE_X110Y73        FDCE (Recov_fdce_C_CLR)     -0.405    12.927    tx_uart/pulse_gen/cnt_val_reg[3]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.642ns (20.600%)  route 2.475ns (79.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.504     8.552    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y76        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671    12.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y76        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[14]/C
                         clock pessimism              0.527    13.408    
                         clock uncertainty           -0.035    13.372    
    SLICE_X110Y76        FDCE (Recov_fdce_C_CLR)     -0.405    12.967    tx_uart/pulse_gen/cnt_val_reg[14]
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.642ns (20.600%)  route 2.475ns (79.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.504     8.552    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y76        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671    12.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y76        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[16]/C
                         clock pessimism              0.527    13.408    
                         clock uncertainty           -0.035    13.372    
    SLICE_X110Y76        FDCE (Recov_fdce_C_CLR)     -0.405    12.967    tx_uart/pulse_gen/cnt_val_reg[16]
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.642ns (21.491%)  route 2.345ns (78.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.374     8.423    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y74        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669    12.879    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[6]/C
                         clock pessimism              0.487    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X110Y74        FDCE (Recov_fdce_C_CLR)     -0.405    12.925    tx_uart/pulse_gen/cnt_val_reg[6]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.642ns (21.491%)  route 2.345ns (78.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.374     8.423    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y74        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669    12.879    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[7]/C
                         clock pessimism              0.487    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X110Y74        FDCE (Recov_fdce_C_CLR)     -0.405    12.925    tx_uart/pulse_gen/cnt_val_reg[7]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.642ns (21.491%)  route 2.345ns (78.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.374     8.423    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y74        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669    12.879    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[8]/C
                         clock pessimism              0.487    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X110Y74        FDCE (Recov_fdce_C_CLR)     -0.405    12.925    tx_uart/pulse_gen/cnt_val_reg[8]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.642ns (21.472%)  route 2.348ns (78.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.971     6.925    tx_uart/pulse_gen/Q[1]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.377     8.426    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X112Y73        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671    12.881    tx_uart/pulse_gen/CLK
    SLICE_X112Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[4]/C
                         clock pessimism              0.487    13.368    
                         clock uncertainty           -0.035    13.332    
    SLICE_X112Y73        FDCE (Recov_fdce_C_CLR)     -0.319    13.013    tx_uart/pulse_gen/cnt_val_reg[4]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.341%)  route 0.539ns (68.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.215     2.468    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X109Y80        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.895     2.209    tx_uart/pulse_gen/CLK
    SLICE_X109Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[31]/C
                         clock pessimism             -0.491     1.717    
    SLICE_X109Y80        FDCE (Remov_fdce_C_CLR)     -0.092     1.625    tx_uart/pulse_gen/cnt_val_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/do_pulse_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.341%)  route 0.539ns (68.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.215     2.468    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X109Y80        FDCE                                         f  tx_uart/pulse_gen/do_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.895     2.209    tx_uart/pulse_gen/CLK
    SLICE_X109Y80        FDCE                                         r  tx_uart/pulse_gen/do_pulse_reg/C
                         clock pessimism             -0.491     1.717    
    SLICE_X109Y80        FDCE (Remov_fdce_C_CLR)     -0.092     1.625    tx_uart/pulse_gen/do_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.246ns (31.817%)  route 0.527ns (68.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.204     2.456    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y80        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     2.212    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[0]/C
                         clock pessimism             -0.513     1.698    
    SLICE_X110Y80        FDCE (Remov_fdce_C_CLR)     -0.092     1.606    tx_uart/pulse_gen/cnt_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.246ns (31.817%)  route 0.527ns (68.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.204     2.456    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y80        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     2.212    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[29]/C
                         clock pessimism             -0.513     1.698    
    SLICE_X110Y80        FDCE (Remov_fdce_C_CLR)     -0.092     1.606    tx_uart/pulse_gen/cnt_val_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.246ns (31.817%)  route 0.527ns (68.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.204     2.456    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y80        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     2.212    tx_uart/pulse_gen/CLK
    SLICE_X110Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[30]/C
                         clock pessimism             -0.513     1.698    
    SLICE_X110Y80        FDCE (Remov_fdce_C_CLR)     -0.092     1.606    tx_uart/pulse_gen/cnt_val_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.246ns (31.101%)  route 0.545ns (68.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.221     2.474    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y78        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.896     2.210    tx_uart/pulse_gen/CLK
    SLICE_X110Y78        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[22]/C
                         clock pessimism             -0.513     1.696    
    SLICE_X110Y78        FDCE (Remov_fdce_C_CLR)     -0.092     1.604    tx_uart/pulse_gen/cnt_val_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.246ns (31.101%)  route 0.545ns (68.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.221     2.474    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y78        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.896     2.210    tx_uart/pulse_gen/CLK
    SLICE_X110Y78        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[23]/C
                         clock pessimism             -0.513     1.696    
    SLICE_X110Y78        FDCE (Remov_fdce_C_CLR)     -0.092     1.604    tx_uart/pulse_gen/cnt_val_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.246ns (31.101%)  route 0.545ns (68.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.221     2.474    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y78        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.896     2.210    tx_uart/pulse_gen/CLK
    SLICE_X110Y78        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[24]/C
                         clock pessimism             -0.513     1.696    
    SLICE_X110Y78        FDCE (Remov_fdce_C_CLR)     -0.092     1.604    tx_uart/pulse_gen/cnt_val_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.246ns (29.295%)  route 0.594ns (70.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.270     2.523    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X112Y77        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.895     2.209    tx_uart/pulse_gen/CLK
    SLICE_X112Y77        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[17]/C
                         clock pessimism             -0.513     1.695    
    SLICE_X112Y77        FDCE (Remov_fdce_C_CLR)     -0.067     1.628    tx_uart/pulse_gen/cnt_val_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_val_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.246ns (29.152%)  route 0.598ns (70.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     1.831 f  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.155    tx_uart/pulse_gen/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.098     2.253 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          0.274     2.527    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y77        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.895     2.209    tx_uart/pulse_gen/CLK
    SLICE_X110Y77        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[18]/C
                         clock pessimism             -0.513     1.695    
    SLICE_X110Y77        FDCE (Remov_fdce_C_CLR)     -0.092     1.603    tx_uart/pulse_gen/cnt_val_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.924    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 3.509ns (57.958%)  route 2.545ns (42.042%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE                         0.000     0.000 r  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/C
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.658     0.658 r  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/Q
                         net (fo=1, routed)           0.661     1.319    tx_uart/rdc_12/generate_regs[7].reg_i/output
    SLICE_X110Y81        LUT6 (Prop_lut6_I1_O)        0.124     1.443 r  tx_uart/rdc_12/generate_regs[7].reg_i/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.884     3.327    tx_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.727     6.054 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.054    tx
    W15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[5]
                            (input port)
  Destination:            tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.953ns  (logic 1.112ns (37.663%)  route 1.841ns (62.337%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  data[5] (IN)
                         net (fo=0)                   0.000     0.000    data[5]
    V18                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  data_IBUF[5]_inst/O
                         net (fo=1, routed)           1.841     2.829    tx_uart/rdc_12/generate_regs[6].reg_i/data_IBUF[0]
    SLICE_X110Y81        LUT3 (Prop_lut3_I0_O)        0.124     2.953 r  tx_uart/rdc_12/generate_regs[6].reg_i/q_i_1__3/O
                         net (fo=1, routed)           0.000     2.953    tx_uart/rdc_12/generate_regs[7].reg_i/d_int_7
    SLICE_X110Y81        FDCE                                         r  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[4]
                            (input port)
  Destination:            tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.773ns  (logic 1.120ns (40.389%)  route 1.653ns (59.611%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data[4] (IN)
                         net (fo=0)                   0.000     0.000    data[4]
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  data_IBUF[4]_inst/O
                         net (fo=1, routed)           1.653     2.649    tx_uart/rdc_12/generate_regs[5].reg_i/data_IBUF[0]
    SLICE_X110Y81        LUT3 (Prop_lut3_I0_O)        0.124     2.773 r  tx_uart/rdc_12/generate_regs[5].reg_i/q_i_1__2/O
                         net (fo=1, routed)           0.000     2.773    tx_uart/rdc_12/generate_regs[6].reg_i/d_int_6
    SLICE_X110Y81        FDCE                                         r  tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.695ns  (logic 1.112ns (41.257%)  route 1.583ns (58.743%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    R14                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  data_IBUF[1]_inst/O
                         net (fo=1, routed)           1.583     2.543    tx_uart/rdc_12/generate_regs[2].reg_i/data_IBUF[1]
    SLICE_X110Y81        LUT3 (Prop_lut3_I0_O)        0.152     2.695 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_i_1/O
                         net (fo=1, routed)           0.000     2.695    tx_uart/rdc_12/generate_regs[3].reg_i/d_int_3
    SLICE_X110Y81        FDCE                                         r  tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.691ns  (logic 1.112ns (41.304%)  route 1.580ns (58.696%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    P14                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  data_IBUF[0]_inst/O
                         net (fo=1, routed)           1.580     2.567    tx_uart/rdc_12/generate_regs[2].reg_i/data_IBUF[0]
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     2.691 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_i_2/O
                         net (fo=1, routed)           0.000     2.691    tx_uart/rdc_12/generate_regs[2].reg_i/d_int_2
    SLICE_X110Y81        FDCE                                         r  tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            tx_uart/rdc_12/generate_regs[4].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 1.199ns (48.269%)  route 1.284ns (51.731%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  data_IBUF[2]_inst/O
                         net (fo=1, routed)           1.284     2.359    tx_uart/rdc_12/generate_regs[3].reg_i/data_IBUF[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     2.483 r  tx_uart/rdc_12/generate_regs[3].reg_i/q_i_1__0/O
                         net (fo=1, routed)           0.000     2.483    tx_uart/rdc_12/generate_regs[4].reg_i/d_int_4
    SLICE_X110Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[4].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.206ns  (logic 1.194ns (54.107%)  route 1.013ns (45.893%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    U15                  IBUF (Prop_ibuf_I_O)         1.070     1.070 r  data_IBUF[3]_inst/O
                         net (fo=1, routed)           1.013     2.082    tx_uart/rdc_12/generate_regs[4].reg_i/data_IBUF[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.124     2.206 r  tx_uart/rdc_12/generate_regs[4].reg_i/q_i_1__1/O
                         net (fo=1, routed)           0.000     2.206    tx_uart/rdc_12/generate_regs[5].reg_i/d_int_5
    SLICE_X110Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg1/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.103ns  (logic 0.997ns (47.415%)  route 1.106ns (52.585%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg1/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.680     0.680 r  tx_uart/bit_counter/reg1/q_reg/Q
                         net (fo=7, routed)           1.106     1.786    tx_uart/bit_counter/reg0/q_reg_0[0]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.317     2.103 r  tx_uart/bit_counter/reg0/q_i_1__12/O
                         net (fo=1, routed)           0.000     2.103    tx_uart/bit_counter/reg1/SUM_1[0]
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg7/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.089ns  (logic 0.906ns (43.368%)  route 1.183ns (56.632%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg3/q_reg/C
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.658     0.658 f  tx_uart/bit_counter/reg3/q_reg/Q
                         net (fo=5, routed)           0.879     1.537    tx_uart/bit_counter/reg4/q_reg_2[3]
    SLICE_X113Y78        LUT6 (Prop_lut6_I4_O)        0.124     1.661 r  tx_uart/bit_counter/reg4/q_i_2__0/O
                         net (fo=2, routed)           0.304     1.965    tx_uart/bit_counter/reg6/q_reg_1
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.124     2.089 r  tx_uart/bit_counter/reg6/q_i_1__9/O
                         net (fo=1, routed)           0.000     2.089    tx_uart/bit_counter/reg7/q_reg_1
    SLICE_X113Y77        FDCE                                         r  tx_uart/bit_counter/reg7/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg6/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.086ns  (logic 0.906ns (43.430%)  route 1.180ns (56.570%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg3/q_reg/C
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.658     0.658 f  tx_uart/bit_counter/reg3/q_reg/Q
                         net (fo=5, routed)           0.879     1.537    tx_uart/bit_counter/reg4/q_reg_2[3]
    SLICE_X113Y78        LUT6 (Prop_lut6_I4_O)        0.124     1.661 r  tx_uart/bit_counter/reg4/q_i_2__0/O
                         net (fo=2, routed)           0.301     1.962    tx_uart/bit_counter/reg4/q_reg_0
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.124     2.086 r  tx_uart/bit_counter/reg4/q_i_1__8/O
                         net (fo=1, routed)           0.000     2.086    tx_uart/bit_counter/reg6/SUM_1[0]
    SLICE_X113Y77        FDCE                                         r  tx_uart/bit_counter/reg6/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/bit_counter/reg4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg5/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.271ns (76.464%)  route 0.083ns (23.536%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg4/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.226     0.226 r  tx_uart/bit_counter/reg4/q_reg/Q
                         net (fo=4, routed)           0.083     0.309    tx_uart/bit_counter/reg4/C_OUT[0]
    SLICE_X113Y78        LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  tx_uart/bit_counter/reg4/q_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    tx_uart/bit_counter/reg5/SUM_1[0]
    SLICE_X113Y78        FDCE                                         r  tx_uart/bit_counter/reg5/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.308ns (78.271%)  route 0.086ns (21.729%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg1/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.210     0.210 r  tx_uart/bit_counter/reg1/q_reg/Q
                         net (fo=7, routed)           0.086     0.296    tx_uart/bit_counter/reg1/q_reg_0[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I0_O)        0.098     0.394 r  tx_uart/bit_counter/reg1/q_i_1__4/O
                         net (fo=1, routed)           0.000     0.394    tx_uart/bit_counter/reg2/q_reg_1[0]
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg3/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.271ns (66.153%)  route 0.139ns (33.847%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg0/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.226     0.226 r  tx_uart/bit_counter/reg0/q_reg/Q
                         net (fo=8, routed)           0.139     0.365    tx_uart/bit_counter/reg2/q_reg_2[0]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.045     0.410 r  tx_uart/bit_counter/reg2/q_i_1__5/O
                         net (fo=1, routed)           0.000     0.410    tx_uart/bit_counter/reg3/SUM_1[0]
    SLICE_X113Y78        FDCE                                         r  tx_uart/bit_counter/reg3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg7/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg7/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.248ns (59.581%)  route 0.168ns (40.419%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg7/q_reg/C
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.203     0.203 r  tx_uart/bit_counter/reg7/q_reg/Q
                         net (fo=2, routed)           0.168     0.371    tx_uart/bit_counter/reg6/q_reg_2[0]
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.045     0.416 r  tx_uart/bit_counter/reg6/q_i_1__9/O
                         net (fo=1, routed)           0.000     0.416    tx_uart/bit_counter/reg7/q_reg_1
    SLICE_X113Y77        FDCE                                         r  tx_uart/bit_counter/reg7/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.245ns (58.669%)  route 0.173ns (41.331%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE                         0.000     0.000 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/C
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.203     0.203 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/Q
                         net (fo=1, routed)           0.173     0.376    tx_uart/rdc_12/generate_regs[2].reg_i/q_int_2
    SLICE_X110Y81        LUT3 (Prop_lut3_I2_O)        0.042     0.418 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_i_1/O
                         net (fo=1, routed)           0.000     0.418    tx_uart/rdc_12/generate_regs[3].reg_i/d_int_3
    SLICE_X110Y81        FDCE                                         r  tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg2/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg4/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.271ns (59.384%)  route 0.185ns (40.616%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg2/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.226     0.226 r  tx_uart/bit_counter/reg2/q_reg/Q
                         net (fo=6, routed)           0.185     0.411    tx_uart/bit_counter/reg3/C_OUT[2]
    SLICE_X112Y78        LUT5 (Prop_lut5_I3_O)        0.045     0.456 r  tx_uart/bit_counter/reg3/q_i_1__6/O
                         net (fo=1, routed)           0.000     0.456    tx_uart/bit_counter/reg4/q_reg_1[0]
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg4/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.248ns (52.648%)  route 0.223ns (47.352%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE                         0.000     0.000 r  tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/C
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.203     0.203 r  tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/Q
                         net (fo=1, routed)           0.223     0.426    tx_uart/rdc_12/generate_regs[6].reg_i/q_int_6
    SLICE_X110Y81        LUT3 (Prop_lut3_I2_O)        0.045     0.471 r  tx_uart/rdc_12/generate_regs[6].reg_i/q_i_1__3/O
                         net (fo=1, routed)           0.000     0.471    tx_uart/rdc_12/generate_regs[7].reg_i/d_int_7
    SLICE_X110Y81        FDCE                                         r  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.269ns (55.049%)  route 0.220ns (44.951%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg0/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.226     0.226 r  tx_uart/bit_counter/reg0/q_reg/Q
                         net (fo=8, routed)           0.220     0.446    tx_uart/bit_counter/reg0/C_OUT[0]
    SLICE_X112Y78        LUT2 (Prop_lut2_I0_O)        0.043     0.489 r  tx_uart/bit_counter/reg0/q_i_1__12/O
                         net (fo=1, routed)           0.000     0.489    tx_uart/bit_counter/reg1/SUM_1[0]
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg6/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg6/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.248ns (50.577%)  route 0.242ns (49.423%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg6/q_reg/C
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.203     0.203 r  tx_uart/bit_counter/reg6/q_reg/Q
                         net (fo=3, routed)           0.242     0.445    tx_uart/bit_counter/reg4/q_reg_2[5]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.045     0.490 r  tx_uart/bit_counter/reg4/q_i_1__8/O
                         net (fo=1, routed)           0.000     0.490    tx_uart/bit_counter/reg6/SUM_1[0]
    SLICE_X113Y77        FDCE                                         r  tx_uart/bit_counter/reg6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.271ns (55.232%)  route 0.220ns (44.768%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg0/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.226     0.226 f  tx_uart/bit_counter/reg0/q_reg/Q
                         net (fo=8, routed)           0.220     0.446    tx_uart/bit_counter/reg0/C_OUT[0]
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.491 r  tx_uart/bit_counter/reg0/q_i_1__11/O
                         net (fo=1, routed)           0.000     0.491    tx_uart/bit_counter/reg0/adder_1/bit_adder_0/S42_in
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg0/q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 3.857ns (50.505%)  route 3.780ns (49.495%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.852     5.435    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.478     5.913 r  tx_uart/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.838     6.750    tx_uart/rdc_12/generate_regs[7].reg_i/Q[0]
    SLICE_X110Y79        LUT2 (Prop_lut2_I0_O)        0.320     7.070 r  tx_uart/rdc_12/generate_regs[7].reg_i/q_i_4/O
                         net (fo=7, routed)           1.058     8.128    tx_uart/rdc_12/generate_regs[7].reg_i/rdc_reset
    SLICE_X110Y81        LUT6 (Prop_lut6_I0_O)        0.332     8.460 r  tx_uart/rdc_12/generate_regs[7].reg_i/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.884    10.344    tx_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.727    13.071 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.071    tx
    W15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            occupe
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 3.504ns (53.615%)  route 3.032ns (46.385%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.851     5.434    tx_uart/CLK
    SLICE_X111Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.456     5.890 r  tx_uart/FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.965     6.855    tx_uart/rdc_mode
    SLICE_X113Y79        LUT5 (Prop_lut5_I2_O)        0.152     7.007 r  tx_uart/occupe_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.066     9.073    occupe_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.896    11.970 r  occupe_OBUF_inst/O
                         net (fo=0)                   0.000    11.970    occupe
    V12                                                               r  occupe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            termine
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.342ns  (logic 3.227ns (50.872%)  route 3.116ns (49.128%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.851     5.434    tx_uart/CLK
    SLICE_X111Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.456     5.890 f  tx_uart/FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.965     6.855    tx_uart/rdc_mode
    SLICE_X113Y79        LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  tx_uart/termine_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.150     9.130    termine_OBUF
    W16                  OBUF (Prop_obuf_I_O)         2.647    11.776 r  termine_OBUF_inst/O
                         net (fo=0)                   0.000    11.776    termine
    W16                                                               r  termine (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg6/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.788ns  (logic 0.642ns (23.025%)  route 2.146ns (76.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          1.568     7.522    tx_uart/bit_counter/reg7/Q[1]
    SLICE_X112Y78        LUT6 (Prop_lut6_I3_O)        0.124     7.646 f  tx_uart/bit_counter/reg7/q_i_2__1/O
                         net (fo=8, routed)           0.578     8.224    tx_uart/bit_counter/reg6/counter_reset
    SLICE_X113Y77        FDCE                                         f  tx_uart/bit_counter/reg6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg7/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.788ns  (logic 0.642ns (23.025%)  route 2.146ns (76.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          1.568     7.522    tx_uart/bit_counter/reg7/Q[1]
    SLICE_X112Y78        LUT6 (Prop_lut6_I3_O)        0.124     7.646 f  tx_uart/bit_counter/reg7/q_i_2__1/O
                         net (fo=8, routed)           0.578     8.224    tx_uart/bit_counter/reg7/counter_reset
    SLICE_X113Y77        FDCE                                         f  tx_uart/bit_counter/reg7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.749ns  (logic 0.642ns (23.356%)  route 2.107ns (76.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          1.568     7.522    tx_uart/bit_counter/reg7/Q[1]
    SLICE_X112Y78        LUT6 (Prop_lut6_I3_O)        0.124     7.646 f  tx_uart/bit_counter/reg7/q_i_2__1/O
                         net (fo=8, routed)           0.539     8.185    tx_uart/bit_counter/reg0/counter_reset
    SLICE_X112Y78        FDCE                                         f  tx_uart/bit_counter/reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.749ns  (logic 0.642ns (23.356%)  route 2.107ns (76.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          1.568     7.522    tx_uart/bit_counter/reg7/Q[1]
    SLICE_X112Y78        LUT6 (Prop_lut6_I3_O)        0.124     7.646 f  tx_uart/bit_counter/reg7/q_i_2__1/O
                         net (fo=8, routed)           0.539     8.185    tx_uart/bit_counter/reg1/counter_reset
    SLICE_X112Y78        FDCE                                         f  tx_uart/bit_counter/reg1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.749ns  (logic 0.642ns (23.356%)  route 2.107ns (76.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          1.568     7.522    tx_uart/bit_counter/reg7/Q[1]
    SLICE_X112Y78        LUT6 (Prop_lut6_I3_O)        0.124     7.646 f  tx_uart/bit_counter/reg7/q_i_2__1/O
                         net (fo=8, routed)           0.539     8.185    tx_uart/bit_counter/reg2/counter_reset
    SLICE_X112Y78        FDCE                                         f  tx_uart/bit_counter/reg2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg3/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.749ns  (logic 0.642ns (23.356%)  route 2.107ns (76.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          1.568     7.522    tx_uart/bit_counter/reg7/Q[1]
    SLICE_X112Y78        LUT6 (Prop_lut6_I3_O)        0.124     7.646 f  tx_uart/bit_counter/reg7/q_i_2__1/O
                         net (fo=8, routed)           0.539     8.185    tx_uart/bit_counter/reg3/counter_reset
    SLICE_X113Y78        FDCE                                         f  tx_uart/bit_counter/reg3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg4/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.749ns  (logic 0.642ns (23.356%)  route 2.107ns (76.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.853     5.436    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          1.568     7.522    tx_uart/bit_counter/reg7/Q[1]
    SLICE_X112Y78        LUT6 (Prop_lut6_I3_O)        0.124     7.646 f  tx_uart/bit_counter/reg7/q_i_2__1/O
                         net (fo=8, routed)           0.539     8.185    tx_uart/bit_counter/reg4/counter_reset
    SLICE_X112Y78        FDCE                                         f  tx_uart/bit_counter/reg4/q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg0/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.374%)  route 0.175ns (51.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.175     2.022    tx_uart/bit_counter/reg0/Q[0]
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg0/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg1/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.374%)  route 0.175ns (51.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.175     2.022    tx_uart/bit_counter/reg1/Q[0]
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg1/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg2/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.374%)  route 0.175ns (51.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.175     2.022    tx_uart/bit_counter/reg2/Q[0]
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg2/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg3/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.374%)  route 0.175ns (51.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.175     2.022    tx_uart/bit_counter/reg3/Q[0]
    SLICE_X113Y78        FDCE                                         r  tx_uart/bit_counter/reg3/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg4/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.374%)  route 0.175ns (51.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.175     2.022    tx_uart/bit_counter/reg4/Q[0]
    SLICE_X112Y78        FDCE                                         r  tx_uart/bit_counter/reg4/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg5/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.374%)  route 0.175ns (51.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.175     2.022    tx_uart/bit_counter/reg5/Q[0]
    SLICE_X113Y78        FDCE                                         r  tx_uart/bit_counter/reg5/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg6/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.164ns (41.848%)  route 0.228ns (58.152%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.228     2.075    tx_uart/bit_counter/reg6/Q[0]
    SLICE_X113Y77        FDCE                                         r  tx_uart/bit_counter/reg6/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/bit_counter/reg7/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.164ns (41.848%)  route 0.228ns (58.152%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.627     1.683    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_uart/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.228     2.075    tx_uart/bit_counter/reg7/Q[4]
    SLICE_X113Y77        FDCE                                         r  tx_uart/bit_counter/reg7/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.110%)  route 0.266ns (58.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.626     1.682    tx_uart/CLK
    SLICE_X111Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.141     1.823 r  tx_uart/FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.266     2.090    tx_uart/rdc_12/generate_regs[4].reg_i/Q[0]
    SLICE_X110Y79        LUT3 (Prop_lut3_I1_O)        0.045     2.135 r  tx_uart/rdc_12/generate_regs[4].reg_i/q_i_1__1/O
                         net (fo=1, routed)           0.000     2.135    tx_uart/rdc_12/generate_regs[5].reg_i/d_int_5
    SLICE_X110Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.906%)  route 0.292ns (61.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.626     1.682    tx_uart/CLK
    SLICE_X111Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.141     1.823 r  tx_uart/FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.292     2.115    tx_uart/rdc_12/generate_regs[2].reg_i/Q[0]
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     2.160 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_i_2/O
                         net (fo=1, routed)           0.000     2.160    tx_uart/rdc_12/generate_regs[2].reg_i/d_int_2
    SLICE_X110Y81        FDCE                                         r  tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.138ns (27.081%)  route 3.063ns (72.919%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.785     4.201    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X109Y77        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669     4.879    tx_uart/pulse_gen/CLK
    SLICE_X109Y77        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[19]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.138ns (28.945%)  route 2.793ns (71.055%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.514     3.930    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y73        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671     4.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.138ns (28.945%)  route 2.793ns (71.055%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.514     3.930    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y73        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671     4.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.138ns (28.945%)  route 2.793ns (71.055%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.514     3.930    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y73        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671     4.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.138ns (29.024%)  route 2.782ns (70.976%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.504     3.920    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y76        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671     4.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y76        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[14]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.138ns (29.024%)  route 2.782ns (70.976%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.504     3.920    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y76        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671     4.881    tx_uart/pulse_gen/CLK
    SLICE_X110Y76        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[16]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.138ns (29.992%)  route 2.655ns (70.008%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.377     3.793    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X112Y73        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.671     4.881    tx_uart/pulse_gen/CLK
    SLICE_X112Y73        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.138ns (30.013%)  route 2.653ns (69.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.374     3.790    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y74        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669     4.879    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.138ns (30.013%)  route 2.653ns (69.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.374     3.790    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y74        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669     4.879    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/pulse_gen/cnt_val_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.138ns (30.013%)  route 2.653ns (69.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         1.014     1.014 r  start_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.292    tx_uart/pulse_gen/start_IBUF
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124     2.416 f  tx_uart/pulse_gen/cnt_val[31]_i_2/O
                         net (fo=33, routed)          1.374     3.790    tx_uart/pulse_gen/pulse_gen_reset
    SLICE_X110Y74        FDCE                                         f  tx_uart/pulse_gen/cnt_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.669     4.879    tx_uart/pulse_gen/CLK
    SLICE_X110Y74        FDCE                                         r  tx_uart/pulse_gen/cnt_val_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/bit_counter/reg0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.381ns (58.689%)  route 0.268ns (41.311%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg0/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.226     0.226 f  tx_uart/bit_counter/reg0/q_reg/Q
                         net (fo=8, routed)           0.139     0.365    tx_uart/bit_counter/reg2/q_reg_2[0]
    SLICE_X113Y78        LUT5 (Prop_lut5_I2_O)        0.048     0.413 f  tx_uart/bit_counter/reg2/FSM_onehot_current_state[5]_i_2/O
                         net (fo=2, routed)           0.130     0.542    tx_uart/bit_counter/reg2/q_reg_0
    SLICE_X112Y79        LUT4 (Prop_lut4_I0_O)        0.107     0.649 r  tx_uart/bit_counter/reg2/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.649    tx_uart/bit_counter_n_0
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.237ns (30.955%)  route 0.528ns (69.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.528     0.765    tx_uart/AS[0]
    SLICE_X112Y80        FDCE                                         f  tx_uart/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     2.212    tx_uart/CLK
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.381ns (46.681%)  route 0.435ns (53.319%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg0/q_reg/C
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.226     0.226 r  tx_uart/bit_counter/reg0/q_reg/Q
                         net (fo=8, routed)           0.139     0.365    tx_uart/bit_counter/reg2/q_reg_2[0]
    SLICE_X113Y78        LUT5 (Prop_lut5_I2_O)        0.048     0.413 r  tx_uart/bit_counter/reg2/FSM_onehot_current_state[5]_i_2/O
                         net (fo=2, routed)           0.297     0.709    tx_uart/pulse_gen/FSM_onehot_current_state_reg[4]
    SLICE_X112Y79        LUT4 (Prop_lut4_I3_O)        0.107     0.816 r  tx_uart/pulse_gen/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.816    tx_uart/pulse_gen_n_1
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.237ns (28.575%)  route 0.592ns (71.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.592     0.829    tx_uart/AS[0]
    SLICE_X112Y79        FDPE                                         f  tx_uart/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDPE                                         r  tx_uart/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.237ns (28.575%)  route 0.592ns (71.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.592     0.829    tx_uart/AS[0]
    SLICE_X112Y79        FDCE                                         f  tx_uart/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.237ns (28.575%)  route 0.592ns (71.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.592     0.829    tx_uart/AS[0]
    SLICE_X112Y79        FDCE                                         f  tx_uart/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_onehot_current_state_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.237ns (28.575%)  route 0.592ns (71.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.592     0.829    tx_uart/AS[0]
    SLICE_X112Y79        FDCE                                         f  tx_uart/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.237ns (28.362%)  route 0.598ns (71.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.598     0.835    tx_uart/AS[0]
    SLICE_X109Y78        FDCE                                         f  tx_uart/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.893     2.207    tx_uart/CLK
    SLICE_X109Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.237ns (28.201%)  route 0.603ns (71.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.603     0.840    tx_uart/AS[0]
    SLICE_X111Y78        FDCE                                         f  tx_uart/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.896     2.210    tx_uart/CLK
    SLICE_X111Y78        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            tx_uart/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.287ns (32.753%)  route 0.589ns (67.247%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T14                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  start_IBUF_inst/O
                         net (fo=8, routed)           0.589     0.831    tx_uart/pulse_gen/start_IBUF
    SLICE_X112Y79        LUT6 (Prop_lut6_I2_O)        0.045     0.876 r  tx_uart/pulse_gen/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.876    tx_uart/pulse_gen_n_0
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.897     2.211    tx_uart/CLK
    SLICE_X112Y79        FDCE                                         r  tx_uart/FSM_onehot_current_state_reg[6]/C





