ARM W+RR+dmb
"Rfe DMBsRR Fre"
Cycle=Rfe DMBsRR Fre
Relax=
Safe=Rfe Fre DMBsRR
Prefetch=
Com=Rf Fr
Orig=Rfe DMBsRR Fre
{
%x0=x;
%x1=x;
}
 P0           | P1           ;
 MOV R0,#1    | LDR R0,[%x1] ;
 STR R0,[%x0] | DMB          ;
              | LDR R1,[%x1] ;
forall
(x=1 /\ ((1:R1=1 /\ (1:R0=1 \/ 1:R0=0)) \/ (1:R1=0 /\ 1:R0=0)))
