arch	circuit	crit_path_delay_(mcw)	clk_to_clk	clk_to_clk2	clk_to_input	clk_to_output	clk2_to_clk2	clk2_to_clk	clk2_to_input	clk2_to_output	input_to_input	input_to_clk	input_to_clk2	input_to_output	output_to_output	output_to_clk	output_to_clk2	output_to_input	
k6_frac_N10_mem32K_40nm.xml	multiclock.blif	1.99932	0.545	0.789813	-1	2.30801	0.545	0.789813	-1	1.99932	-1	1.04553	-1	2.30801	-1	-1	-1	-1	
