$date
	Tue Oct 15 06:36:17 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module task2_tb $end
$var wire 8 ! y [7:0] $end
$var reg 1 " clk $end
$var reg 4 # h0 [3:0] $end
$var reg 4 $ h1 [3:0] $end
$var reg 4 % h2 [3:0] $end
$var reg 1 & reset $end
$var reg 4 ' x0 [3:0] $end
$scope module obj $end
$var wire 1 " clk $end
$var wire 4 ( h0 [3:0] $end
$var wire 4 ) h1 [3:0] $end
$var wire 4 * h2 [3:0] $end
$var wire 1 & reset $end
$var wire 4 + x0 [3:0] $end
$var wire 8 , y [7:0] $end
$var wire 8 - w2 [7:0] $end
$var wire 8 . w1 [7:0] $end
$var wire 8 / w01 [7:0] $end
$var wire 8 0 w0 [7:0] $end
$var reg 4 1 x1 [3:0] $end
$var reg 4 2 x2 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b1 *
b10 )
b1 (
b0 '
0&
b1 %
b10 $
b1 #
0"
b0 !
$end
#5
1"
#10
0"
1&
#15
1"
#20
0"
b1 !
b1 ,
b1 /
b1 0
b1 '
b1 +
#25
b11 !
b11 ,
b11 /
b10 .
b1 1
1"
#30
0"
b100 !
b100 ,
b100 /
b10 0
b10 '
b10 +
#35
b1 -
b1 2
b111 !
b111 ,
b110 /
b100 .
b10 1
1"
#40
0"
b1000 !
b1000 ,
b111 /
b11 0
b11 '
b11 +
#45
b10 -
b10 2
b1011 !
b1011 ,
b1001 /
b110 .
b11 1
1"
#50
0"
b1100 !
b1100 ,
b1010 /
b100 0
b100 '
b100 +
#55
b11 -
b11 2
b1111 !
b1111 ,
b1100 /
b1000 .
b100 1
1"
#60
0"
b10000 !
b10000 ,
b1101 /
b101 0
b101 '
b101 +
