// Seed: 646128728
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  assign module_1.id_16 = 0;
  inout wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri id_2,
    input wand id_3,
    output tri id_4,
    output tri id_5,
    inout tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12,
    output logic id_13
);
  logic id_15, id_16;
  parameter id_17 = 1'd0;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15
  );
  assign id_16 = id_0;
  initial id_13 <= $clog2(24);
  ;
  assign id_2  = -1 & "";
  assign id_15 = -1'b0;
endmodule
