irq_set_chip_and_handler	,	F_23
weint_data	,	V_105
irq_set_chained_handler	,	F_54
of_match_node	,	F_49
virq	,	V_58
shift	,	V_23
eint_mask	,	V_13
PINCFG_TYPE_FUNC	,	V_52
bank	,	V_8
dev	,	V_48
eint_fltcon1	,	V_120
irq_desc	,	V_90
eint_fltcon0	,	V_118
exynos_pinctrl_suspend	,	F_57
bank_type	,	V_45
banks	,	V_101
"%s: save fltcon0 %#010x\n"	,	L_16
err_domains	,	V_81
IRQ_TYPE_LEVEL_LOW	,	V_37
"wake %s for irq %d\n"	,	L_6
domain	,	V_99
pr_err	,	F_14
of_node	,	V_78
GFP_KERNEL	,	V_84
device	,	V_72
soc_priv	,	V_82
irq_mask	,	V_95
IRQ_NONE	,	V_71
eint_type	,	V_76
"%s:     con %#010x =&gt; %#010x\n"	,	L_18
EINT_TYPE_GPIO	,	V_77
EXYNOS_EINT_LEVEL_LOW	,	V_38
handle_level_irq	,	V_42
device_node	,	V_102
"irq request failed\n"	,	L_4
"%s: save fltcon1 %#010x\n"	,	L_17
irq_hw_number_t	,	T_1
irq_data_get_irq_chip_data	,	F_5
virt_base	,	V_18
IRQF_VALID	,	V_62
pend	,	V_98
svc	,	V_65
chip	,	V_3
b	,	V_60
d	,	V_10
pr_info	,	F_37
h	,	V_57
irq	,	V_40
i	,	V_73
"%s: fltcon1 %#010x =&gt; %#010x\n"	,	L_20
regs	,	V_116
fls	,	F_44
exynos_pinctrl_resume	,	F_59
drvdata	,	V_11
exynos_irq_ack	,	F_10
irq_domain_remove	,	F_34
EXYNOS_EINT_CON_MASK	,	V_43
exynos_irq_demux_eint	,	F_43
irq_linear_revmap	,	F_27
exynos_irq_demux_eint16_31	,	F_46
__iomem	,	T_4
eint_pend	,	V_21
exynos_wkup_irq_ids	,	V_111
exynos_get_eint_wake_mask	,	F_35
gpiochip_lock_as_irq	,	F_17
our_chip	,	V_6
slock	,	V_17
eint_irq	,	V_94
samsung_pin_bank_type	,	V_44
ret	,	V_46
irq_domain_add_linear	,	F_32
"unable to lock pin %s-%lu IRQ\n"	,	L_2
samsung_pinctrl_drv_data	,	V_9
irq_data_get_irq_chip	,	F_4
spin_unlock_irqrestore	,	F_9
EXYNOS_GPIO_ECON_OFFSET	,	V_117
name	,	V_49
exynos_eint_irqd_ops	,	V_80
pctl_offset	,	V_50
generic_handle_irq	,	F_28
idx	,	V_108
desc	,	V_91
irq_get_chip	,	F_40
exynos_irq_chip	,	V_1
chained_irq_exit	,	F_42
"irq number for eint-%s-%d not found\n"	,	L_12
irqd	,	V_5
dev_err	,	F_18
exynos_eint_wkup_init	,	F_47
host_data	,	V_61
exynos_eint_gpio_save	,	V_83
of_device_id	,	V_109
EINT_TYPE_WKUP	,	V_113
mask	,	V_15
handle_edge_irq	,	V_41
irq_unmask	,	V_97
set_irq_flags	,	F_24
pr_debug	,	F_56
EXYNOS_SVC_OFFSET	,	V_68
ENOMEM	,	V_85
of_find_property	,	F_51
hwirq	,	V_19
exynos_irq_request_resources	,	F_16
bit	,	V_89
irq_set_chip_data	,	F_22
hw	,	V_59
exynos_eint_gpio_irq	,	F_25
exynos_muxed_weint_data	,	V_100
irq_domain	,	V_56
"unsupported external interrupt type\n"	,	L_1
EXYNOS_SVC_NUM_MASK	,	V_69
samsung_pin_bank	,	V_7
"disabled"	,	L_8
exynos_irq_mask	,	F_3
IRQ_HANDLED	,	V_70
EXYNOS_SVC_GROUP	,	F_26
IRQ_TYPE_LEVEL_HIGH	,	V_35
chained_irq_enter	,	F_41
irq_data	,	V_4
ENODEV	,	V_112
irqd_get_trigger_type	,	F_12
EXYNOS_EINT_LEVEL_HIGH	,	V_36
flags	,	V_16
save	,	V_115
"%s: fltcon0 %#010x =&gt; %#010x\n"	,	L_19
irq_get_handler_data	,	F_39
"could not allocate memory for muxed_data\n"	,	L_14
EXYNOS_GPIO_EFLTCON_OFFSET	,	V_119
IRQ_TYPE_EDGE_BOTH	,	V_33
exynos_eint_gpio_init	,	F_29
"irq number not available\n"	,	L_3
exynos_weint_data	,	V_92
__irq_set_handler_locked	,	F_15
for_each_child_of_node	,	F_48
exynos_eint_wake_mask	,	V_87
pin_banks	,	V_64
"%s: save     con %#010x\n"	,	L_15
exynos_pinctrl_resume_bank	,	F_58
exynos_irq_release_resources	,	F_19
irq_ack	,	V_96
reg_offset	,	V_51
IRQ_TYPE_EDGE_RISING	,	V_29
EINVAL	,	V_39
eint_offset	,	V_14
reg_pend	,	V_20
exynos_gpio_irq_chip	,	V_86
con	,	V_25
data	,	V_63
muxed_data	,	V_106
exynos_irq_eint0_15	,	F_38
nr_banks	,	V_75
gpiochip_unlock_as_irq	,	F_20
IRQ_TYPE_EDGE_FALLING	,	V_31
EXYNOS_EINT_EDGE_BOTH	,	V_34
pin	,	V_67
u32	,	T_3
trig_type	,	V_26
EXYNOS_EINT_FUNC	,	V_54
muxed_banks	,	V_107
FUNC_INPUT	,	V_55
group	,	V_66
eint_con	,	V_28
"irq number for muxed EINTs not found\n"	,	L_13
fld_width	,	V_53
to_exynos_irq_chip	,	F_1
EXYNOS_EINT_EDGE_FALLING	,	V_32
"gpio irq domain add failed\n"	,	L_5
EINT_TYPE_WKUP_MUX	,	V_114
spin_lock_irqsave	,	F_6
"could not allocate memory for weint_data\n"	,	L_11
irq_of_parse_and_map	,	F_52
exynos_irq_set_type	,	F_13
devm_kzalloc	,	F_33
"wkup irq domain add failed\n"	,	L_9
np	,	V_104
ENXIO	,	V_74
kmemdup	,	F_50
"interrupts"	,	L_10
wkup_np	,	V_103
irq_find_mapping	,	F_45
exynos_irq_unmask	,	F_11
"enabled"	,	L_7
irq_chip	,	V_2
EXYNOS_EINT_EDGE_RISING	,	V_30
on	,	V_88
reg_con	,	V_27
dev_name	,	F_31
EXYNOS_EINT_CON_LEN	,	V_24
readl	,	F_7
exynos_pinctrl_suspend_bank	,	F_55
writel	,	F_8
irqreturn_t	,	T_2
match	,	V_110
IRQ_TYPE_LEVEL_MASK	,	V_22
gpio_chip	,	V_47
container_of	,	F_2
exynos_wkup_irq_set_wake	,	F_36
exynos_eint_irq_map	,	F_21
eintd	,	V_93
reg_mask	,	V_12
irq_set_handler_data	,	F_53
nr_pins	,	V_79
devm_request_irq	,	F_30
