%Verwendete Abk√ºrzungen

\addabk{ASIC}{\textbf{A}pplication \textbf{S}pecific \textbf{I}ntegrated \textbf{C}ircuit}
\addabk{SIL}{\textbf{S}afety \textbf{I}ntegrity \textbf{L}evel}
\addabk{UART}{\textbf{U}niversal \textbf{A}synchronous \textbf{R}eceiver/\textbf{T}ransmitter}
\addabk{SPI}{\textbf{S}erial \textbf{P}eriphal \textbf{I}nterface}
\addabk{MISO}{\textbf{M}aster \textbf{I}n \textbf{S}lave \textbf{O}ut}
\addabk{MOSI}{\textbf{M}aster \textbf{O}ut \textbf{S}lave \textbf{I}n}
\addabk{ADC}{\textbf{A}nalog \textbf{D}igital \textbf{C}onverter}
\addabk{DAC}{\textbf{D}igital \textbf{A}nalog \textbf{C}onverter}
\addabk{DSP}{\textbf{D}igitaler \textbf{S}ignal\textbf{p}rozessor}
\addabk{CRC}{\textbf{C}yclic \textbf{R}edundancy \textbf{C}heck}
\addabk{CPU}{\textbf{C}entral \textbf{P}rocessing \textbf{U}nit}
\addabk{DMA}{\textbf{D}irect \textbf{M}emory \textbf{A}ccess}
\addabk{DTC}{\textbf{D}ata \textbf{T}ransfer \textbf{C}ontroller}
\addabk{MIPS}{\textbf{M}illion \textbf{I}nstructions \textbf{P}er \textbf{S}econd}
\addabk{DMIPS}{\textbf{D}hrystone \textbf{MIPS}}
\addabk{RAM}{\textbf{R}andom \textbf{A}ccess \textbf{M}emory}
\addabk{EMV}{\textbf{E}lectro\textbf{m}agnetische \textbf{V}ertr‰glichkeit}
\addabk{PAP}{\textbf{P}rogramm\textbf{a}blauf\textbf{p}lan}
\addabk{SCI}{\textbf{S}erial \textbf{C}ommunication \textbf{I}nterface}
\addabk{USART}{\textbf{U}niversial \textbf{S}ynchronous/\textbf{A}synchronous \textbf{R}eceiver/\textbf{T}ransmitter}
\addabk{HART}{\textbf{H}ighway \textbf{A}ddressable \textbf{R}emote \textbf{T}ransducer}

\addabk{ISR}{Interrupt Service Routine}
\addabk{TCB}{Task-Controll-Block}