
stm32-f103rb-cnss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d84  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08001eb4  08001eb4  00011eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021b4  080021b4  000200d4  2**0
                  CONTENTS
  4 .ARM          00000000  080021b4  080021b4  000200d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080021b4  080021b4  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021b4  080021b4  000121b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080021b8  080021b8  000121b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  080021bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ab4  200000d4  08002290  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b88  08002290  00020b88  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007c23  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000015c9  00000000  00000000  00027d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000380  00000000  00000000  000292f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000002d8  00000000  00000000  00029670  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000120eb  00000000  00000000  00029948  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000480d  00000000  00000000  0003ba33  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00059355  00000000  00000000  00040240  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00099595  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ed8  00000000  00000000  00099610  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200000d4 	.word	0x200000d4
 800014c:	00000000 	.word	0x00000000
 8000150:	08001e9c 	.word	0x08001e9c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200000d8 	.word	0x200000d8
 800016c:	08001e9c 	.word	0x08001e9c

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <set_sys_clock_to_32MHz>:
#include "stm32f103xb.h"
//#include "system_stm32f1xx.h"


/*This function should be called before any other function in this project*/
void set_sys_clock_to_32MHz(void){
 8000180:	b480      	push	{r7}
 8000182:	af00      	add	r7, sp, #0
	//HSION, HSIRDY, HSITRIM and HSICAL are set to default values

	/*Enable HSI clock [refernce manual p. 134 section 8.3.4]*/
	//RCC->CR |= 0x00000001; // default value, set HSION

	while((RCC->CR & 0x00000002) != 0x00000002); // wait while HSI is not ready: HSIRDY = 0
 8000184:	bf00      	nop
 8000186:	4b21      	ldr	r3, [pc, #132]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	f003 0302 	and.w	r3, r3, #2
 800018e:	2b02      	cmp	r3, #2
 8000190:	d1f9      	bne.n	8000186 <set_sys_clock_to_32MHz+0x6>

	/*set PLL entry clock src*/
	//By default RCC_CFGR[PLLSRC] = HSI oscillator clock/2

	/*set PLL multiplication factor x8 [reference manual p. 135 section 8.3.2]*/
	RCC->CFGR &= 0xFFC3FFFF; //reset PLLMUL
 8000192:	4b1e      	ldr	r3, [pc, #120]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 8000194:	685b      	ldr	r3, [r3, #4]
 8000196:	4a1d      	ldr	r2, [pc, #116]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 8000198:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 800019c:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= 0x00180000; //0110: PLL input clock x 8
 800019e:	4b1b      	ldr	r3, [pc, #108]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001a0:	685b      	ldr	r3, [r3, #4]
 80001a2:	4a1a      	ldr	r2, [pc, #104]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001a4:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 80001a8:	6053      	str	r3, [r2, #4]

	/*Configur AHB prescaler [referance manual p. 137 section 8.3.2]*/
	RCC->CFGR &= 0xFFFFFF0F; //reset HPRE
 80001aa:	4b18      	ldr	r3, [pc, #96]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001ac:	685b      	ldr	r3, [r3, #4]
 80001ae:	4a17      	ldr	r2, [pc, #92]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80001b4:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= 0x00000090; //1001: SYSCLK divided by 4 -> 32/4 = 8MHz
 80001b6:	4b15      	ldr	r3, [pc, #84]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001b8:	685b      	ldr	r3, [r3, #4]
 80001ba:	4a14      	ldr	r2, [pc, #80]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001bc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80001c0:	6053      	str	r3, [r2, #4]

	/*Enable PLL [refernace manual p. 133 section 8.3.1]*/
	RCC->CR |= 0x01000000;//set PLLON
 80001c2:	4b12      	ldr	r3, [pc, #72]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	4a11      	ldr	r2, [pc, #68]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001cc:	6013      	str	r3, [r2, #0]

	while((RCC->CR & 0x02000000) != 0x02000000); // wait while PLL not ready: PLLRDY = 0
 80001ce:	bf00      	nop
 80001d0:	4b0e      	ldr	r3, [pc, #56]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80001d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80001dc:	d1f8      	bne.n	80001d0 <set_sys_clock_to_32MHz+0x50>

	/*Set system clock [referance manual p. 137 section 8.3.2]*/
	RCC->CFGR &= 0xFFFFFFF0;// reset SW and SWS, just in case
 80001de:	4b0b      	ldr	r3, [pc, #44]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001e0:	685b      	ldr	r3, [r3, #4]
 80001e2:	4a0a      	ldr	r2, [pc, #40]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001e4:	f023 030f 	bic.w	r3, r3, #15
 80001e8:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= 0x00000002; //Configer system clock as PLL
 80001ea:	4b08      	ldr	r3, [pc, #32]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001ec:	685b      	ldr	r3, [r3, #4]
 80001ee:	4a07      	ldr	r2, [pc, #28]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001f0:	f043 0302 	orr.w	r3, r3, #2
 80001f4:	6053      	str	r3, [r2, #4]

	while((RCC->CFGR & 0x00000008) != 0x00000008); // wait while system clock is not PLL: SWS != 10
 80001f6:	bf00      	nop
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <set_sys_clock_to_32MHz+0x8c>)
 80001fa:	685b      	ldr	r3, [r3, #4]
 80001fc:	f003 0308 	and.w	r3, r3, #8
 8000200:	2b08      	cmp	r3, #8
 8000202:	d1f9      	bne.n	80001f8 <set_sys_clock_to_32MHz+0x78>
	//THIS FUNCTION IS NOT ALLOWING BUILD - WE DON"T KNOW IF IT IS REALY NEEDED
	//SystemCoreClockUpdate();//must be called whenever the core clock is changed during program execution.
	//The function evaluates the clock register settings and calculates the current core clock.


}
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	40021000 	.word	0x40021000

08000210 <init_MCO>:


void init_MCO(void){
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0

	/*Enable Port A RCC clock (PA8 corresponds to MCO) [Datasheet p. 31 Table 5.] */
	RCC->APB2ENR |= 0x00000004; // set IOPAEN [reference manual section 8.3.7]
 8000214:	4b13      	ldr	r3, [pc, #76]	; (8000264 <init_MCO+0x54>)
 8000216:	699b      	ldr	r3, [r3, #24]
 8000218:	4a12      	ldr	r2, [pc, #72]	; (8000264 <init_MCO+0x54>)
 800021a:	f043 0304 	orr.w	r3, r3, #4
 800021e:	6193      	str	r3, [r2, #24]

	/*Clock enable AFIO*/
	RCC->APB2ENR |= 0x00000001; // set AFIOEN [reference manual section 8.3.7]
 8000220:	4b10      	ldr	r3, [pc, #64]	; (8000264 <init_MCO+0x54>)
 8000222:	699b      	ldr	r3, [r3, #24]
 8000224:	4a0f      	ldr	r2, [pc, #60]	; (8000264 <init_MCO+0x54>)
 8000226:	f043 0301 	orr.w	r3, r3, #1
 800022a:	6193      	str	r3, [r2, #24]

	/*Configure PA8 as Alternate function mode push pull [reference manual p. 170 Table 33.]*/
	GPIOA->CRH &= 0xFFFFFFF0; // reset CNF8 and MODE8 [reference manual 9.2.2]
 800022c:	4b0e      	ldr	r3, [pc, #56]	; (8000268 <init_MCO+0x58>)
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	4a0d      	ldr	r2, [pc, #52]	; (8000268 <init_MCO+0x58>)
 8000232:	f023 030f 	bic.w	r3, r3, #15
 8000236:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= 0x0000000A; // set PA8 as Alternate function push-pull | frequency of 2 MHz
 8000238:	4b0b      	ldr	r3, [pc, #44]	; (8000268 <init_MCO+0x58>)
 800023a:	685b      	ldr	r3, [r3, #4]
 800023c:	4a0a      	ldr	r2, [pc, #40]	; (8000268 <init_MCO+0x58>)
 800023e:	f043 030a 	orr.w	r3, r3, #10
 8000242:	6053      	str	r3, [r2, #4]

	/*Set clock src for Microcontorller clock output (MCO) [refernce manual section 8.3.2 p. 135]*/
	RCC->CFGR &= 0xF0FFFFFF; // reset MCO
 8000244:	4b07      	ldr	r3, [pc, #28]	; (8000264 <init_MCO+0x54>)
 8000246:	685b      	ldr	r3, [r3, #4]
 8000248:	4a06      	ldr	r2, [pc, #24]	; (8000264 <init_MCO+0x54>)
 800024a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800024e:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= 0x04000000; // 0100: System clock (SYSCLK) selected
 8000250:	4b04      	ldr	r3, [pc, #16]	; (8000264 <init_MCO+0x54>)
 8000252:	685b      	ldr	r3, [r3, #4]
 8000254:	4a03      	ldr	r2, [pc, #12]	; (8000264 <init_MCO+0x54>)
 8000256:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800025a:	6053      	str	r3, [r2, #4]

}
 800025c:	bf00      	nop
 800025e:	46bd      	mov	sp, r7
 8000260:	bc80      	pop	{r7}
 8000262:	4770      	bx	lr
 8000264:	40021000 	.word	0x40021000
 8000268:	40010800 	.word	0x40010800

0800026c <setImagePath>:
static uint8_t image_path[PATH_SIZE];




void setImagePath(void){
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0

	memset((char*)image_path, '\0', PATH_SIZE*sizeof(uint8_t));
 8000270:	2280      	movs	r2, #128	; 0x80
 8000272:	2100      	movs	r1, #0
 8000274:	4806      	ldr	r0, [pc, #24]	; (8000290 <setImagePath+0x24>)
 8000276:	f001 f9d5 	bl	8001624 <memset>
	sprintf((char*)image_path, "image/path");
 800027a:	4b05      	ldr	r3, [pc, #20]	; (8000290 <setImagePath+0x24>)
 800027c:	4a05      	ldr	r2, [pc, #20]	; (8000294 <setImagePath+0x28>)
 800027e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000280:	c303      	stmia	r3!, {r0, r1}
 8000282:	801a      	strh	r2, [r3, #0]
 8000284:	3302      	adds	r3, #2
 8000286:	0c12      	lsrs	r2, r2, #16
 8000288:	701a      	strb	r2, [r3, #0]
}
 800028a:	bf00      	nop
 800028c:	bd80      	pop	{r7, pc}
 800028e:	bf00      	nop
 8000290:	20000478 	.word	0x20000478
 8000294:	08001eb4 	.word	0x08001eb4

08000298 <alert_Handler>:

void *alert_Handler(void){
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0

	uint32_t i  = 3;
 800029e:	2303      	movs	r3, #3
 80002a0:	607b      	str	r3, [r7, #4]
	while(i > 0 && !recordAlert()){
 80002a2:	e002      	b.n	80002aa <alert_Handler+0x12>
		i--;
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	3b01      	subs	r3, #1
 80002a8:	607b      	str	r3, [r7, #4]
	while(i > 0 && !recordAlert()){
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d004      	beq.n	80002ba <alert_Handler+0x22>
 80002b0:	f000 f808 	bl	80002c4 <recordAlert>
 80002b4:	4603      	mov	r3, r0
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d0f4      	beq.n	80002a4 <alert_Handler+0xc>
	}
	return NULL;
 80002ba:	2300      	movs	r3, #0


}
 80002bc:	4618      	mov	r0, r3
 80002be:	3708      	adds	r7, #8
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}

080002c4 <recordAlert>:


/*This function sends an alert to realtime DB in containig the time of the alert firebase
 * before useing this function
 * init_usart1(), init_usart2() and init_timer4() must be executed.*/
BOOL recordAlert(void){
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0

	//write_usart2((uint8_t*)"0\r\n"); //with this it reaches AT+CWJAP


	//Set client mode
	if(!setClientMode(3,6)){
 80002c8:	2106      	movs	r1, #6
 80002ca:	2003      	movs	r0, #3
 80002cc:	f000 f85e 	bl	800038c <setClientMode>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d101      	bne.n	80002da <recordAlert+0x16>
		return FALSE;
 80002d6:	2300      	movs	r3, #0
 80002d8:	e048      	b.n	800036c <recordAlert+0xa8>
	}
	write_usart2((uint8_t*)"1\r\n");
 80002da:	4825      	ldr	r0, [pc, #148]	; (8000370 <recordAlert+0xac>)
 80002dc:	f001 f814 	bl	8001308 <write_usart2>

	//Join access point
	if(!joinAccessPoint(3,6)){
 80002e0:	2106      	movs	r1, #6
 80002e2:	2003      	movs	r0, #3
 80002e4:	f000 f88c 	bl	8000400 <joinAccessPoint>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d101      	bne.n	80002f2 <recordAlert+0x2e>
		return FALSE;
 80002ee:	2300      	movs	r3, #0
 80002f0:	e03c      	b.n	800036c <recordAlert+0xa8>
	}
	write_usart2((uint8_t*)"2\r\n");
 80002f2:	4820      	ldr	r0, [pc, #128]	; (8000374 <recordAlert+0xb0>)
 80002f4:	f001 f808 	bl	8001308 <write_usart2>

	/*Default: AT+CIPMUX=0 (according to: AT instruction set- 5.2.15)*/

	//Connect HOST IP
	if(!connectFirebaseHost(3,3,6,20)){
 80002f8:	2314      	movs	r3, #20
 80002fa:	2206      	movs	r2, #6
 80002fc:	2103      	movs	r1, #3
 80002fe:	2003      	movs	r0, #3
 8000300:	f000 f8ca 	bl	8000498 <connectFirebaseHost>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d101      	bne.n	800030e <recordAlert+0x4a>
		return FALSE;
 800030a:	2300      	movs	r3, #0
 800030c:	e02e      	b.n	800036c <recordAlert+0xa8>
	}
	write_usart2((uint8_t*)"3\r\n");
 800030e:	481a      	ldr	r0, [pc, #104]	; (8000378 <recordAlert+0xb4>)
 8000310:	f000 fffa 	bl	8001308 <write_usart2>


	//Set Image Path
	setImagePath(); //Need to check params later
 8000314:	f7ff ffaa 	bl	800026c <setImagePath>
	write_usart2((uint8_t*)"4\r\n");
 8000318:	4818      	ldr	r0, [pc, #96]	; (800037c <recordAlert+0xb8>)
 800031a:	f000 fff5 	bl	8001308 <write_usart2>

	//Create HTTP request
	createPostMsg();
 800031e:	f000 f94d 	bl	80005bc <createPostMsg>
	write_usart2((uint8_t*)"5\r\n");
 8000322:	4817      	ldr	r0, [pc, #92]	; (8000380 <recordAlert+0xbc>)
 8000324:	f000 fff0 	bl	8001308 <write_usart2>


	//Send number of data bytes
	if(!sendRequest(3,3,30,60)){
 8000328:	233c      	movs	r3, #60	; 0x3c
 800032a:	221e      	movs	r2, #30
 800032c:	2103      	movs	r1, #3
 800032e:	2003      	movs	r0, #3
 8000330:	f000 f988 	bl	8000644 <sendRequest>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d105      	bne.n	8000346 <recordAlert+0x82>
		closeCunnection(3,3);
 800033a:	2103      	movs	r1, #3
 800033c:	2003      	movs	r0, #3
 800033e:	f000 fa41 	bl	80007c4 <closeCunnection>
		return FALSE;
 8000342:	2300      	movs	r3, #0
 8000344:	e012      	b.n	800036c <recordAlert+0xa8>
	}
	write_usart2((uint8_t*)"6\r\n");
 8000346:	480f      	ldr	r0, [pc, #60]	; (8000384 <recordAlert+0xc0>)
 8000348:	f000 ffde 	bl	8001308 <write_usart2>

	//Read response
	if(!readResponse(180)){//timeout set t0 3 minutes
 800034c:	20b4      	movs	r0, #180	; 0xb4
 800034e:	f000 fa0d 	bl	800076c <readResponse>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	d105      	bne.n	8000364 <recordAlert+0xa0>
		closeCunnection(3,3);
 8000358:	2103      	movs	r1, #3
 800035a:	2003      	movs	r0, #3
 800035c:	f000 fa32 	bl	80007c4 <closeCunnection>
		return FALSE;
 8000360:	2300      	movs	r3, #0
 8000362:	e003      	b.n	800036c <recordAlert+0xa8>
	}

	write_usart2((uint8_t*)"7\r\n");
 8000364:	4808      	ldr	r0, [pc, #32]	; (8000388 <recordAlert+0xc4>)
 8000366:	f000 ffcf 	bl	8001308 <write_usart2>

	//Close cunnection with firebase - this might be useless as firebase already closes connection with "CLOSED" response
	//closeCunnection(3,3);
	//write_usart2((uint8_t*)"8\r\n");

	return TRUE;
 800036a:	2301      	movs	r3, #1

}
 800036c:	4618      	mov	r0, r3
 800036e:	bd80      	pop	{r7, pc}
 8000370:	08001ec0 	.word	0x08001ec0
 8000374:	08001ec4 	.word	0x08001ec4
 8000378:	08001ec8 	.word	0x08001ec8
 800037c:	08001ecc 	.word	0x08001ecc
 8000380:	08001ed0 	.word	0x08001ed0
 8000384:	08001ed4 	.word	0x08001ed4
 8000388:	08001ed8 	.word	0x08001ed8

0800038c <setClientMode>:

/*This function sets ESP8266 modem to client mode,
 * returns uppon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response.*/
BOOL setClientMode(uint32_t tries, uint32_t timeout){
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]

	found = STANDBY;
 8000396:	4b16      	ldr	r3, [pc, #88]	; (80003f0 <setClientMode+0x64>)
 8000398:	2201      	movs	r2, #1
 800039a:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)AT_CWMODE);
 800039c:	4815      	ldr	r0, [pc, #84]	; (80003f4 <setClientMode+0x68>)
 800039e:	f000 ffef 	bl	8001380 <write_usart1>
	while(tries > 0){
 80003a2:	e01d      	b.n	80003e0 <setClientMode+0x54>
		while(found == STANDBY && !timeout_with_timer4(timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 80003a4:	4914      	ldr	r1, [pc, #80]	; (80003f8 <setClientMode+0x6c>)
 80003a6:	4815      	ldr	r0, [pc, #84]	; (80003fc <setClientMode+0x70>)
 80003a8:	f001 f85c 	bl	8001464 <search_usart1_buffer_Rx>
 80003ac:	4603      	mov	r3, r0
 80003ae:	461a      	mov	r2, r3
 80003b0:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <setClientMode+0x64>)
 80003b2:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(timeout)){
 80003b4:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <setClientMode+0x64>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	2b01      	cmp	r3, #1
 80003ba:	d105      	bne.n	80003c8 <setClientMode+0x3c>
 80003bc:	6838      	ldr	r0, [r7, #0]
 80003be:	f000 fde9 	bl	8000f94 <timeout_with_timer4>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d0ed      	beq.n	80003a4 <setClientMode+0x18>
		}
		if(found == PASS){
 80003c8:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <setClientMode+0x64>)
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d101      	bne.n	80003d4 <setClientMode+0x48>
			return TRUE;
 80003d0:	2301      	movs	r3, #1
 80003d2:	e009      	b.n	80003e8 <setClientMode+0x5c>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	3b01      	subs	r3, #1
 80003d8:	607b      	str	r3, [r7, #4]
			write_usart1((uint8_t*)AT_CWMODE);
 80003da:	4806      	ldr	r0, [pc, #24]	; (80003f4 <setClientMode+0x68>)
 80003dc:	f000 ffd0 	bl	8001380 <write_usart1>
	while(tries > 0){
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d1e6      	bne.n	80003b4 <setClientMode+0x28>
		}
	}
	return FALSE;
 80003e6:	2300      	movs	r3, #0
}
 80003e8:	4618      	mov	r0, r3
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	2000006c 	.word	0x2000006c
 80003f4:	08001f00 	.word	0x08001f00
 80003f8:	08001ee4 	.word	0x08001ee4
 80003fc:	08001eec 	.word	0x08001eec

08000400 <joinAccessPoint>:

/*This function connects the WiFi modem ESP8266 to the given SSID in configurations.h,
 * returns upon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response.*/
BOOL joinAccessPoint(uint32_t tries, uint32_t timeout){
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	6039      	str	r1, [r7, #0]

	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 800040a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800040e:	2100      	movs	r1, #0
 8000410:	481a      	ldr	r0, [pc, #104]	; (800047c <joinAccessPoint+0x7c>)
 8000412:	f001 f907 	bl	8001624 <memset>
	sprintf((char*)command, "AT+CWJAP=\"%s\",\"%s\"\r\n",SSID,PWD);
 8000416:	4b1a      	ldr	r3, [pc, #104]	; (8000480 <joinAccessPoint+0x80>)
 8000418:	4a1a      	ldr	r2, [pc, #104]	; (8000484 <joinAccessPoint+0x84>)
 800041a:	491b      	ldr	r1, [pc, #108]	; (8000488 <joinAccessPoint+0x88>)
 800041c:	4817      	ldr	r0, [pc, #92]	; (800047c <joinAccessPoint+0x7c>)
 800041e:	f001 f909 	bl	8001634 <siprintf>

	found = STANDBY;
 8000422:	4b1a      	ldr	r3, [pc, #104]	; (800048c <joinAccessPoint+0x8c>)
 8000424:	2201      	movs	r2, #1
 8000426:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 8000428:	4814      	ldr	r0, [pc, #80]	; (800047c <joinAccessPoint+0x7c>)
 800042a:	f000 ffa9 	bl	8001380 <write_usart1>
	while(tries > 0){
 800042e:	e01d      	b.n	800046c <joinAccessPoint+0x6c>
		while(found == STANDBY && !timeout_with_timer4(timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_FAIL);
 8000430:	4917      	ldr	r1, [pc, #92]	; (8000490 <joinAccessPoint+0x90>)
 8000432:	4818      	ldr	r0, [pc, #96]	; (8000494 <joinAccessPoint+0x94>)
 8000434:	f001 f816 	bl	8001464 <search_usart1_buffer_Rx>
 8000438:	4603      	mov	r3, r0
 800043a:	461a      	mov	r2, r3
 800043c:	4b13      	ldr	r3, [pc, #76]	; (800048c <joinAccessPoint+0x8c>)
 800043e:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(timeout)){
 8000440:	4b12      	ldr	r3, [pc, #72]	; (800048c <joinAccessPoint+0x8c>)
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	2b01      	cmp	r3, #1
 8000446:	d105      	bne.n	8000454 <joinAccessPoint+0x54>
 8000448:	6838      	ldr	r0, [r7, #0]
 800044a:	f000 fda3 	bl	8000f94 <timeout_with_timer4>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d0ed      	beq.n	8000430 <joinAccessPoint+0x30>
		}
		if(found == PASS){
 8000454:	4b0d      	ldr	r3, [pc, #52]	; (800048c <joinAccessPoint+0x8c>)
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d101      	bne.n	8000460 <joinAccessPoint+0x60>
			return TRUE;
 800045c:	2301      	movs	r3, #1
 800045e:	e009      	b.n	8000474 <joinAccessPoint+0x74>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	3b01      	subs	r3, #1
 8000464:	607b      	str	r3, [r7, #4]
			write_usart1((uint8_t*)command);
 8000466:	4805      	ldr	r0, [pc, #20]	; (800047c <joinAccessPoint+0x7c>)
 8000468:	f000 ff8a 	bl	8001380 <write_usart1>
	while(tries > 0){
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d1e6      	bne.n	8000440 <joinAccessPoint+0x40>
		}
	}
	return FALSE;
 8000472:	2300      	movs	r3, #0

}
 8000474:	4618      	mov	r0, r3
 8000476:	3708      	adds	r7, #8
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	200000f0 	.word	0x200000f0
 8000480:	08001f10 	.word	0x08001f10
 8000484:	08001f1c 	.word	0x08001f1c
 8000488:	08001f24 	.word	0x08001f24
 800048c:	2000006c 	.word	0x2000006c
 8000490:	08001f3c 	.word	0x08001f3c
 8000494:	08001eec 	.word	0x08001eec

08000498 <connectFirebaseHost>:
/*This function cunnects to firebase via secure HTTP (HTTPS) using SSL,
 * returns upon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response
 * need to enter tries and timout for both SSL AT_command and CIPSTART AT_command*/
BOOL connectFirebaseHost(uint32_t _ssl_tries, uint32_t _cipstart_tries , uint32_t _ssl_timeout, uint32_t  _cipstart_timeout){
 8000498:	b580      	push	{r7, lr}
 800049a:	b084      	sub	sp, #16
 800049c:	af00      	add	r7, sp, #0
 800049e:	60f8      	str	r0, [r7, #12]
 80004a0:	60b9      	str	r1, [r7, #8]
 80004a2:	607a      	str	r2, [r7, #4]
 80004a4:	603b      	str	r3, [r7, #0]


	//Create secure cunnection via SSL
	found = STANDBY;
 80004a6:	4b3c      	ldr	r3, [pc, #240]	; (8000598 <connectFirebaseHost+0x100>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)"AT+CIPSSLSIZE=4096\r\n");//at_instruction: 5.2.4 page 50
 80004ac:	483b      	ldr	r0, [pc, #236]	; (800059c <connectFirebaseHost+0x104>)
 80004ae:	f000 ff67 	bl	8001380 <write_usart1>
	while(_ssl_tries > 0){
 80004b2:	e01b      	b.n	80004ec <connectFirebaseHost+0x54>
		while(found == STANDBY && !timeout_with_timer4(_ssl_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 80004b4:	493a      	ldr	r1, [pc, #232]	; (80005a0 <connectFirebaseHost+0x108>)
 80004b6:	483b      	ldr	r0, [pc, #236]	; (80005a4 <connectFirebaseHost+0x10c>)
 80004b8:	f000 ffd4 	bl	8001464 <search_usart1_buffer_Rx>
 80004bc:	4603      	mov	r3, r0
 80004be:	461a      	mov	r2, r3
 80004c0:	4b35      	ldr	r3, [pc, #212]	; (8000598 <connectFirebaseHost+0x100>)
 80004c2:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_ssl_timeout)){
 80004c4:	4b34      	ldr	r3, [pc, #208]	; (8000598 <connectFirebaseHost+0x100>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	2b01      	cmp	r3, #1
 80004ca:	d105      	bne.n	80004d8 <connectFirebaseHost+0x40>
 80004cc:	6878      	ldr	r0, [r7, #4]
 80004ce:	f000 fd61 	bl	8000f94 <timeout_with_timer4>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d0ed      	beq.n	80004b4 <connectFirebaseHost+0x1c>
		}
		if(found == PASS){
 80004d8:	4b2f      	ldr	r3, [pc, #188]	; (8000598 <connectFirebaseHost+0x100>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d009      	beq.n	80004f4 <connectFirebaseHost+0x5c>
			break; //move on to next command
		}
		else{ // FAIL OR TIMEOUT
			_ssl_tries--;
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	3b01      	subs	r3, #1
 80004e4:	60fb      	str	r3, [r7, #12]
			write_usart1((uint8_t*)"AT+CIPSSLSIZE=4096\r\n");
 80004e6:	482d      	ldr	r0, [pc, #180]	; (800059c <connectFirebaseHost+0x104>)
 80004e8:	f000 ff4a 	bl	8001380 <write_usart1>
	while(_ssl_tries > 0){
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d1e8      	bne.n	80004c4 <connectFirebaseHost+0x2c>
 80004f2:	e000      	b.n	80004f6 <connectFirebaseHost+0x5e>
			break; //move on to next command
 80004f4:	bf00      	nop
		}
	}

	if(found == FAIL || found == STANDBY){
 80004f6:	4b28      	ldr	r3, [pc, #160]	; (8000598 <connectFirebaseHost+0x100>)
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	2b02      	cmp	r3, #2
 80004fc:	d003      	beq.n	8000506 <connectFirebaseHost+0x6e>
 80004fe:	4b26      	ldr	r3, [pc, #152]	; (8000598 <connectFirebaseHost+0x100>)
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	2b01      	cmp	r3, #1
 8000504:	d101      	bne.n	800050a <connectFirebaseHost+0x72>
		return FALSE;
 8000506:	2300      	movs	r3, #0
 8000508:	e041      	b.n	800058e <connectFirebaseHost+0xf6>
	}



	//Connect Firebase Host
	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 800050a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800050e:	2100      	movs	r1, #0
 8000510:	4825      	ldr	r0, [pc, #148]	; (80005a8 <connectFirebaseHost+0x110>)
 8000512:	f001 f887 	bl	8001624 <memset>
	sprintf((char*)command, "AT+CIPSTART=\"SSL\",\"%s\",%ld\r\n",(char*)firebase_host, https_port);
 8000516:	4b25      	ldr	r3, [pc, #148]	; (80005ac <connectFirebaseHost+0x114>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4a25      	ldr	r2, [pc, #148]	; (80005b0 <connectFirebaseHost+0x118>)
 800051c:	4925      	ldr	r1, [pc, #148]	; (80005b4 <connectFirebaseHost+0x11c>)
 800051e:	4822      	ldr	r0, [pc, #136]	; (80005a8 <connectFirebaseHost+0x110>)
 8000520:	f001 f888 	bl	8001634 <siprintf>

	found = STANDBY;
 8000524:	4b1c      	ldr	r3, [pc, #112]	; (8000598 <connectFirebaseHost+0x100>)
 8000526:	2201      	movs	r2, #1
 8000528:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 800052a:	481f      	ldr	r0, [pc, #124]	; (80005a8 <connectFirebaseHost+0x110>)
 800052c:	f000 ff28 	bl	8001380 <write_usart1>
	while(_cipstart_tries > 0){
 8000530:	e029      	b.n	8000586 <connectFirebaseHost+0xee>
		while(found == STANDBY && !timeout_with_timer4(_cipstart_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 8000532:	491b      	ldr	r1, [pc, #108]	; (80005a0 <connectFirebaseHost+0x108>)
 8000534:	481b      	ldr	r0, [pc, #108]	; (80005a4 <connectFirebaseHost+0x10c>)
 8000536:	f000 ff95 	bl	8001464 <search_usart1_buffer_Rx>
 800053a:	4603      	mov	r3, r0
 800053c:	461a      	mov	r2, r3
 800053e:	4b16      	ldr	r3, [pc, #88]	; (8000598 <connectFirebaseHost+0x100>)
 8000540:	701a      	strb	r2, [r3, #0]
			if(found == STANDBY){
 8000542:	4b15      	ldr	r3, [pc, #84]	; (8000598 <connectFirebaseHost+0x100>)
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	2b01      	cmp	r3, #1
 8000548:	d107      	bne.n	800055a <connectFirebaseHost+0xc2>
				found = search_usart1_buffer_Rx((uint8_t *)AT_ALREADY_CONNECTED, (uint8_t *)AT_ERROR);//NO IDEA WHY THIS IS SO CRITICAL BUT IT IS!
 800054a:	4915      	ldr	r1, [pc, #84]	; (80005a0 <connectFirebaseHost+0x108>)
 800054c:	481a      	ldr	r0, [pc, #104]	; (80005b8 <connectFirebaseHost+0x120>)
 800054e:	f000 ff89 	bl	8001464 <search_usart1_buffer_Rx>
 8000552:	4603      	mov	r3, r0
 8000554:	461a      	mov	r2, r3
 8000556:	4b10      	ldr	r3, [pc, #64]	; (8000598 <connectFirebaseHost+0x100>)
 8000558:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_cipstart_timeout)){
 800055a:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <connectFirebaseHost+0x100>)
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b01      	cmp	r3, #1
 8000560:	d105      	bne.n	800056e <connectFirebaseHost+0xd6>
 8000562:	6838      	ldr	r0, [r7, #0]
 8000564:	f000 fd16 	bl	8000f94 <timeout_with_timer4>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d0e1      	beq.n	8000532 <connectFirebaseHost+0x9a>
			}
		}
		if(found == PASS){
 800056e:	4b0a      	ldr	r3, [pc, #40]	; (8000598 <connectFirebaseHost+0x100>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d101      	bne.n	800057a <connectFirebaseHost+0xe2>
			return TRUE;
 8000576:	2301      	movs	r3, #1
 8000578:	e009      	b.n	800058e <connectFirebaseHost+0xf6>
		}
		else{ // FAIL OR TIMEOUT
			_cipstart_tries--;
 800057a:	68bb      	ldr	r3, [r7, #8]
 800057c:	3b01      	subs	r3, #1
 800057e:	60bb      	str	r3, [r7, #8]
			write_usart1((uint8_t*)command);
 8000580:	4809      	ldr	r0, [pc, #36]	; (80005a8 <connectFirebaseHost+0x110>)
 8000582:	f000 fefd 	bl	8001380 <write_usart1>
	while(_cipstart_tries > 0){
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d1e6      	bne.n	800055a <connectFirebaseHost+0xc2>
		}
	}
	return FALSE;
 800058c:	2300      	movs	r3, #0



}
 800058e:	4618      	mov	r0, r3
 8000590:	3710      	adds	r7, #16
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	2000006c 	.word	0x2000006c
 800059c:	08001f44 	.word	0x08001f44
 80005a0:	08001ee4 	.word	0x08001ee4
 80005a4:	08001eec 	.word	0x08001eec
 80005a8:	200000f0 	.word	0x200000f0
 80005ac:	2000002c 	.word	0x2000002c
 80005b0:	20000000 	.word	0x20000000
 80005b4:	08001f5c 	.word	0x08001f5c
 80005b8:	08001f7c 	.word	0x08001f7c

080005bc <createPostMsg>:


/*This function builds HTTP request to send to firebase,
 * Returns when done*/
void createPostMsg(void){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af04      	add	r7, sp, #16

	//Set HTTP body content
	memset((char*)content, '\0', CONTENT_SIZE*sizeof(uint8_t));
 80005c2:	2280      	movs	r2, #128	; 0x80
 80005c4:	2100      	movs	r1, #0
 80005c6:	4815      	ldr	r0, [pc, #84]	; (800061c <createPostMsg+0x60>)
 80005c8:	f001 f82c 	bl	8001624 <memset>
	sprintf((char*)content,"{\"image_path\": \"%s\", \"notes\": \"alarm went off!\", \"timestamp\": {\".sv\": \"timestamp\"}}",(char*)image_path);
 80005cc:	4a14      	ldr	r2, [pc, #80]	; (8000620 <createPostMsg+0x64>)
 80005ce:	4915      	ldr	r1, [pc, #84]	; (8000624 <createPostMsg+0x68>)
 80005d0:	4812      	ldr	r0, [pc, #72]	; (800061c <createPostMsg+0x60>)
 80005d2:	f001 f82f 	bl	8001634 <siprintf>
	content_len = strlen((char*)content);
 80005d6:	4811      	ldr	r0, [pc, #68]	; (800061c <createPostMsg+0x60>)
 80005d8:	f7ff fdca 	bl	8000170 <strlen>
 80005dc:	4602      	mov	r2, r0
 80005de:	4b12      	ldr	r3, [pc, #72]	; (8000628 <createPostMsg+0x6c>)
 80005e0:	601a      	str	r2, [r3, #0]
	//content_len = strlen("{\"image_path\": \"\", \"notes\": \"alarm went off!\", \"timestamp\": {\".sv\": \"timestamp\"}}") + strlen((char*)image_path);


	//Set HTTP request
	memset((char*)http, '\0', HTTP_SIZE*sizeof(uint8_t));
 80005e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80005e6:	2100      	movs	r1, #0
 80005e8:	4810      	ldr	r0, [pc, #64]	; (800062c <createPostMsg+0x70>)
 80005ea:	f001 f81b 	bl	8001624 <memset>
	sprintf((char*)http,"POST /devices/%s/history.json?auth=%s HTTP/1.0\r\nHost: %s\r\nContent-Type: application/json\r\nContent-Length: %ld\r\n\r\n%s\r\n",(char*)device_id,(char*)firebase_auth_key,(char*)firebase_host,content_len,(char*)content); // HTTP/1.0- Allow only one request
 80005ee:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <createPostMsg+0x6c>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a0a      	ldr	r2, [pc, #40]	; (800061c <createPostMsg+0x60>)
 80005f4:	9202      	str	r2, [sp, #8]
 80005f6:	9301      	str	r3, [sp, #4]
 80005f8:	4b0d      	ldr	r3, [pc, #52]	; (8000630 <createPostMsg+0x74>)
 80005fa:	9300      	str	r3, [sp, #0]
 80005fc:	4b0d      	ldr	r3, [pc, #52]	; (8000634 <createPostMsg+0x78>)
 80005fe:	4a0e      	ldr	r2, [pc, #56]	; (8000638 <createPostMsg+0x7c>)
 8000600:	490e      	ldr	r1, [pc, #56]	; (800063c <createPostMsg+0x80>)
 8000602:	480a      	ldr	r0, [pc, #40]	; (800062c <createPostMsg+0x70>)
 8000604:	f001 f816 	bl	8001634 <siprintf>
	//sprintf((char*)http,"POST /devices/%s/history.json?auth=%s&print=silent HTTP/1.1\r\nHost: %s\r\nContent-Type: application/json\r\nContent-Length: %ld\r\n\r\n{\"image_path\": \"%s\", \"notes\": \"alarm went off\", \"timestamp\": {\".sv\": \"timestamp\"}}\r\n",(char*)device_id,(char*)firebase_auth_key,(char*)firebase_host,content_len,(char*)image_path); // HTTP/1.0- Allow only one request
	http_len = strlen((char*)http)-strlen("\r\n"); // the last \r\n is for the AT command, and not included in the request's length
 8000608:	4808      	ldr	r0, [pc, #32]	; (800062c <createPostMsg+0x70>)
 800060a:	f7ff fdb1 	bl	8000170 <strlen>
 800060e:	4603      	mov	r3, r0
 8000610:	3b02      	subs	r3, #2
 8000612:	4a0b      	ldr	r2, [pc, #44]	; (8000640 <createPostMsg+0x84>)
 8000614:	6013      	str	r3, [r2, #0]

}
 8000616:	bf00      	nop
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	200003f4 	.word	0x200003f4
 8000620:	20000478 	.word	0x20000478
 8000624:	08001f90 	.word	0x08001f90
 8000628:	20000474 	.word	0x20000474
 800062c:	200001f0 	.word	0x200001f0
 8000630:	20000000 	.word	0x20000000
 8000634:	20000030 	.word	0x20000030
 8000638:	2000005c 	.word	0x2000005c
 800063c:	08001fe4 	.word	0x08001fe4
 8000640:	200003f0 	.word	0x200003f0

08000644 <sendRequest>:
/*This function Sends request to firbase,
 * returns apun success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response
 */
BOOL sendRequest(uint32_t _CIPSEND_tries,uint32_t _SEND_OK_tries , uint32_t _CIPSEND_timeout, uint32_t _SEND_OK_timeout ){
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	607a      	str	r2, [r7, #4]
 8000650:	603b      	str	r3, [r7, #0]


	/*Send Request Length - number of data bytes to be sent*/
	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 8000652:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000656:	2100      	movs	r1, #0
 8000658:	483a      	ldr	r0, [pc, #232]	; (8000744 <sendRequest+0x100>)
 800065a:	f000 ffe3 	bl	8001624 <memset>
	sprintf((char*)command, "AT+CIPSEND=%ld\r\n",http_len);
 800065e:	4b3a      	ldr	r3, [pc, #232]	; (8000748 <sendRequest+0x104>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	461a      	mov	r2, r3
 8000664:	4939      	ldr	r1, [pc, #228]	; (800074c <sendRequest+0x108>)
 8000666:	4837      	ldr	r0, [pc, #220]	; (8000744 <sendRequest+0x100>)
 8000668:	f000 ffe4 	bl	8001634 <siprintf>

	found = STANDBY;
 800066c:	4b38      	ldr	r3, [pc, #224]	; (8000750 <sendRequest+0x10c>)
 800066e:	2201      	movs	r2, #1
 8000670:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 8000672:	4834      	ldr	r0, [pc, #208]	; (8000744 <sendRequest+0x100>)
 8000674:	f000 fe84 	bl	8001380 <write_usart1>
	while(_CIPSEND_tries > 0){
 8000678:	e027      	b.n	80006ca <sendRequest+0x86>
		while(found == STANDBY && !timeout_with_timer4(_CIPSEND_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)">", (uint8_t *)AT_ERROR);
 800067a:	4936      	ldr	r1, [pc, #216]	; (8000754 <sendRequest+0x110>)
 800067c:	4836      	ldr	r0, [pc, #216]	; (8000758 <sendRequest+0x114>)
 800067e:	f000 fef1 	bl	8001464 <search_usart1_buffer_Rx>
 8000682:	4603      	mov	r3, r0
 8000684:	461a      	mov	r2, r3
 8000686:	4b32      	ldr	r3, [pc, #200]	; (8000750 <sendRequest+0x10c>)
 8000688:	701a      	strb	r2, [r3, #0]
			if(found == STANDBY){
 800068a:	4b31      	ldr	r3, [pc, #196]	; (8000750 <sendRequest+0x10c>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b01      	cmp	r3, #1
 8000690:	d107      	bne.n	80006a2 <sendRequest+0x5e>
				found = search_usart1_buffer_Rx((uint8_t *)">", (uint8_t *)"CLOSED\r\n");
 8000692:	4932      	ldr	r1, [pc, #200]	; (800075c <sendRequest+0x118>)
 8000694:	4830      	ldr	r0, [pc, #192]	; (8000758 <sendRequest+0x114>)
 8000696:	f000 fee5 	bl	8001464 <search_usart1_buffer_Rx>
 800069a:	4603      	mov	r3, r0
 800069c:	461a      	mov	r2, r3
 800069e:	4b2c      	ldr	r3, [pc, #176]	; (8000750 <sendRequest+0x10c>)
 80006a0:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_CIPSEND_timeout)){
 80006a2:	4b2b      	ldr	r3, [pc, #172]	; (8000750 <sendRequest+0x10c>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d105      	bne.n	80006b6 <sendRequest+0x72>
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f000 fc72 	bl	8000f94 <timeout_with_timer4>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d0e1      	beq.n	800067a <sendRequest+0x36>
			}
		}
		if(found == PASS){
 80006b6:	4b26      	ldr	r3, [pc, #152]	; (8000750 <sendRequest+0x10c>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d009      	beq.n	80006d2 <sendRequest+0x8e>
			break; //move on to next command
		}
		else{ // FAIL OR TIMEOUT
			_CIPSEND_tries--;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	3b01      	subs	r3, #1
 80006c2:	60fb      	str	r3, [r7, #12]
			write_usart1((uint8_t*)command);
 80006c4:	481f      	ldr	r0, [pc, #124]	; (8000744 <sendRequest+0x100>)
 80006c6:	f000 fe5b 	bl	8001380 <write_usart1>
	while(_CIPSEND_tries > 0){
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d1e8      	bne.n	80006a2 <sendRequest+0x5e>
 80006d0:	e000      	b.n	80006d4 <sendRequest+0x90>
			break; //move on to next command
 80006d2:	bf00      	nop
		}
	}
	if(found == FAIL || found == STANDBY){
 80006d4:	4b1e      	ldr	r3, [pc, #120]	; (8000750 <sendRequest+0x10c>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b02      	cmp	r3, #2
 80006da:	d003      	beq.n	80006e4 <sendRequest+0xa0>
 80006dc:	4b1c      	ldr	r3, [pc, #112]	; (8000750 <sendRequest+0x10c>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d101      	bne.n	80006e8 <sendRequest+0xa4>
		return FALSE;
 80006e4:	2300      	movs	r3, #0
 80006e6:	e028      	b.n	800073a <sendRequest+0xf6>
	}


	/*Send HTTP request*/
	found = STANDBY;
 80006e8:	4b19      	ldr	r3, [pc, #100]	; (8000750 <sendRequest+0x10c>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)http);
 80006ee:	481c      	ldr	r0, [pc, #112]	; (8000760 <sendRequest+0x11c>)
 80006f0:	f000 fe46 	bl	8001380 <write_usart1>

	/*Wait for SEND_OK after this a response will come*/
	while(_SEND_OK_tries > 0){
 80006f4:	e01d      	b.n	8000732 <sendRequest+0xee>
		while(found == STANDBY && !timeout_with_timer4(_SEND_OK_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)SEND_OK, (uint8_t *)AT_FAIL);
 80006f6:	491b      	ldr	r1, [pc, #108]	; (8000764 <sendRequest+0x120>)
 80006f8:	481b      	ldr	r0, [pc, #108]	; (8000768 <sendRequest+0x124>)
 80006fa:	f000 feb3 	bl	8001464 <search_usart1_buffer_Rx>
 80006fe:	4603      	mov	r3, r0
 8000700:	461a      	mov	r2, r3
 8000702:	4b13      	ldr	r3, [pc, #76]	; (8000750 <sendRequest+0x10c>)
 8000704:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_SEND_OK_timeout)){
 8000706:	4b12      	ldr	r3, [pc, #72]	; (8000750 <sendRequest+0x10c>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b01      	cmp	r3, #1
 800070c:	d105      	bne.n	800071a <sendRequest+0xd6>
 800070e:	6838      	ldr	r0, [r7, #0]
 8000710:	f000 fc40 	bl	8000f94 <timeout_with_timer4>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d0ed      	beq.n	80006f6 <sendRequest+0xb2>
		}
		if(found == PASS){
 800071a:	4b0d      	ldr	r3, [pc, #52]	; (8000750 <sendRequest+0x10c>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d101      	bne.n	8000726 <sendRequest+0xe2>
			return TRUE;
 8000722:	2301      	movs	r3, #1
 8000724:	e009      	b.n	800073a <sendRequest+0xf6>
		}
		else{
			_SEND_OK_tries--;
 8000726:	68bb      	ldr	r3, [r7, #8]
 8000728:	3b01      	subs	r3, #1
 800072a:	60bb      	str	r3, [r7, #8]
			write_usart1((uint8_t*)http);
 800072c:	480c      	ldr	r0, [pc, #48]	; (8000760 <sendRequest+0x11c>)
 800072e:	f000 fe27 	bl	8001380 <write_usart1>
	while(_SEND_OK_tries > 0){
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d1e6      	bne.n	8000706 <sendRequest+0xc2>
		}
	}
	return FALSE;
 8000738:	2300      	movs	r3, #0

}
 800073a:	4618      	mov	r0, r3
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	200000f0 	.word	0x200000f0
 8000748:	200003f0 	.word	0x200003f0
 800074c:	0800205c 	.word	0x0800205c
 8000750:	2000006c 	.word	0x2000006c
 8000754:	08001ee4 	.word	0x08001ee4
 8000758:	08002070 	.word	0x08002070
 800075c:	08002074 	.word	0x08002074
 8000760:	200001f0 	.word	0x200001f0
 8000764:	08001f3c 	.word	0x08001f3c
 8000768:	08002080 	.word	0x08002080

0800076c <readResponse>:


/*This function waits for response from firebase,
 * and returns once response is recieved.
 * timeout (in seconds): number of seconds to wait for response*/
BOOL readResponse(uint32_t timeout){
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]

	found = STANDBY;
 8000774:	4b10      	ldr	r3, [pc, #64]	; (80007b8 <readResponse+0x4c>)
 8000776:	2201      	movs	r2, #1
 8000778:	701a      	strb	r2, [r3, #0]
	while(found == STANDBY && !timeout_with_timer4(timeout)){
 800077a:	e007      	b.n	800078c <readResponse+0x20>
		found = search_usart1_buffer_Rx((uint8_t *)"CLOSED\r\n", (uint8_t *)AT_FAIL);
 800077c:	490f      	ldr	r1, [pc, #60]	; (80007bc <readResponse+0x50>)
 800077e:	4810      	ldr	r0, [pc, #64]	; (80007c0 <readResponse+0x54>)
 8000780:	f000 fe70 	bl	8001464 <search_usart1_buffer_Rx>
 8000784:	4603      	mov	r3, r0
 8000786:	461a      	mov	r2, r3
 8000788:	4b0b      	ldr	r3, [pc, #44]	; (80007b8 <readResponse+0x4c>)
 800078a:	701a      	strb	r2, [r3, #0]
	while(found == STANDBY && !timeout_with_timer4(timeout)){
 800078c:	4b0a      	ldr	r3, [pc, #40]	; (80007b8 <readResponse+0x4c>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d105      	bne.n	80007a0 <readResponse+0x34>
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f000 fbfd 	bl	8000f94 <timeout_with_timer4>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d0ed      	beq.n	800077c <readResponse+0x10>
	}
	if(found == PASS){
 80007a0:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <readResponse+0x4c>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d101      	bne.n	80007ac <readResponse+0x40>
		return TRUE;
 80007a8:	2301      	movs	r3, #1
 80007aa:	e000      	b.n	80007ae <readResponse+0x42>
	}
	else{
		return FALSE;
 80007ac:	2300      	movs	r3, #0
	}

}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3708      	adds	r7, #8
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	2000006c 	.word	0x2000006c
 80007bc:	08001f3c 	.word	0x08001f3c
 80007c0:	08002074 	.word	0x08002074

080007c4 <closeCunnection>:


/*This function closes connection
 * tries: number of times to send ping incase of timeout or failure.
 * timeout (in seconds): number of seconds to wait for response*/
BOOL closeCunnection(uint32_t tries, uint32_t timeout){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	6039      	str	r1, [r7, #0]

	found = STANDBY;
 80007ce:	4b16      	ldr	r3, [pc, #88]	; (8000828 <closeCunnection+0x64>)
 80007d0:	2201      	movs	r2, #1
 80007d2:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)AT_CIPCLOSE);
 80007d4:	4815      	ldr	r0, [pc, #84]	; (800082c <closeCunnection+0x68>)
 80007d6:	f000 fdd3 	bl	8001380 <write_usart1>
	while(tries > 0){
 80007da:	e01d      	b.n	8000818 <closeCunnection+0x54>
		while(found == STANDBY && !timeout_with_timer4(timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 80007dc:	4914      	ldr	r1, [pc, #80]	; (8000830 <closeCunnection+0x6c>)
 80007de:	4815      	ldr	r0, [pc, #84]	; (8000834 <closeCunnection+0x70>)
 80007e0:	f000 fe40 	bl	8001464 <search_usart1_buffer_Rx>
 80007e4:	4603      	mov	r3, r0
 80007e6:	461a      	mov	r2, r3
 80007e8:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <closeCunnection+0x64>)
 80007ea:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(timeout)){
 80007ec:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <closeCunnection+0x64>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d105      	bne.n	8000800 <closeCunnection+0x3c>
 80007f4:	6838      	ldr	r0, [r7, #0]
 80007f6:	f000 fbcd 	bl	8000f94 <timeout_with_timer4>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d0ed      	beq.n	80007dc <closeCunnection+0x18>
		}
		if(found == PASS){
 8000800:	4b09      	ldr	r3, [pc, #36]	; (8000828 <closeCunnection+0x64>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d101      	bne.n	800080c <closeCunnection+0x48>
			return TRUE;
 8000808:	2301      	movs	r3, #1
 800080a:	e009      	b.n	8000820 <closeCunnection+0x5c>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3b01      	subs	r3, #1
 8000810:	607b      	str	r3, [r7, #4]
			write_usart1((uint8_t*)AT_CIPCLOSE);
 8000812:	4806      	ldr	r0, [pc, #24]	; (800082c <closeCunnection+0x68>)
 8000814:	f000 fdb4 	bl	8001380 <write_usart1>
	while(tries > 0){
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d1e6      	bne.n	80007ec <closeCunnection+0x28>
		}
	}
	return FALSE;
 800081e:	2300      	movs	r3, #0

}
 8000820:	4618      	mov	r0, r3
 8000822:	3708      	adds	r7, #8
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	2000006c 	.word	0x2000006c
 800082c:	0800208c 	.word	0x0800208c
 8000830:	08001ee4 	.word	0x08001ee4
 8000834:	08001eec 	.word	0x08001eec

08000838 <init_queue>:

static Queue queue;


void init_queue()
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
	//write_usart2((uint8_t*)("<-init_queue->\r\n"));
	queue.writeIndex = 0;
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <init_queue+0x20>)
 800083e:	2200      	movs	r2, #0
 8000840:	629a      	str	r2, [r3, #40]	; 0x28
	queue.readIndex = 0;
 8000842:	4b05      	ldr	r3, [pc, #20]	; (8000858 <init_queue+0x20>)
 8000844:	2200      	movs	r2, #0
 8000846:	62da      	str	r2, [r3, #44]	; 0x2c
	queue.accept = GO;
 8000848:	4b03      	ldr	r3, [pc, #12]	; (8000858 <init_queue+0x20>)
 800084a:	2200      	movs	r2, #0
 800084c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
}
 8000850:	bf00      	nop
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr
 8000858:	200004f8 	.word	0x200004f8

0800085c <add_event>:


void add_event(Handler handler)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]

	if(queue_isFull()){
 8000864:	f000 f81e 	bl	80008a4 <queue_isFull>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d113      	bne.n	8000896 <add_event+0x3a>
		//write_usart2((uint8_t*)("\r\n<-queue is full->\r\n"));
		return;
	}

	queue.eq[queue.writeIndex].handler = handler;
 800086e:	4b0c      	ldr	r3, [pc, #48]	; (80008a0 <add_event+0x44>)
 8000870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000872:	490b      	ldr	r1, [pc, #44]	; (80008a0 <add_event+0x44>)
 8000874:	687a      	ldr	r2, [r7, #4]
 8000876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if(queue.writeIndex < (QUEUE_SIZE-1)) //changed from  < QUEUE_SIZE
 800087a:	4b09      	ldr	r3, [pc, #36]	; (80008a0 <add_event+0x44>)
 800087c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800087e:	2b08      	cmp	r3, #8
 8000880:	d805      	bhi.n	800088e <add_event+0x32>
		queue.writeIndex++;
 8000882:	4b07      	ldr	r3, [pc, #28]	; (80008a0 <add_event+0x44>)
 8000884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000886:	3301      	adds	r3, #1
 8000888:	4a05      	ldr	r2, [pc, #20]	; (80008a0 <add_event+0x44>)
 800088a:	6293      	str	r3, [r2, #40]	; 0x28
 800088c:	e004      	b.n	8000898 <add_event+0x3c>
	else
		queue.writeIndex = 0;
 800088e:	4b04      	ldr	r3, [pc, #16]	; (80008a0 <add_event+0x44>)
 8000890:	2200      	movs	r2, #0
 8000892:	629a      	str	r2, [r3, #40]	; 0x28
 8000894:	e000      	b.n	8000898 <add_event+0x3c>
		return;
 8000896:	bf00      	nop

	//write_usart2((uint8_t*)("\r\n<-queue add event->\r\n"));

}
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	200004f8 	.word	0x200004f8

080008a4 <queue_isFull>:

}


BOOL queue_isFull()
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
	return (queue.readIndex == ((queue.writeIndex + 1) % QUEUE_SIZE));
 80008a8:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <queue_isFull+0x34>)
 80008aa:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80008ac:	4b0a      	ldr	r3, [pc, #40]	; (80008d8 <queue_isFull+0x34>)
 80008ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008b0:	1c59      	adds	r1, r3, #1
 80008b2:	4b0a      	ldr	r3, [pc, #40]	; (80008dc <queue_isFull+0x38>)
 80008b4:	fba3 2301 	umull	r2, r3, r3, r1
 80008b8:	08da      	lsrs	r2, r3, #3
 80008ba:	4613      	mov	r3, r2
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	4413      	add	r3, r2
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	1aca      	subs	r2, r1, r3
 80008c4:	4290      	cmp	r0, r2
 80008c6:	bf0c      	ite	eq
 80008c8:	2301      	moveq	r3, #1
 80008ca:	2300      	movne	r3, #0
 80008cc:	b2db      	uxtb	r3, r3
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bc80      	pop	{r7}
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	200004f8 	.word	0x200004f8
 80008dc:	cccccccd 	.word	0xcccccccd

080008e0 <EXTI15_10_IRQHandler>:
}
*/

// Interrupt service routine for user button
void EXTI15_10_IRQHandler(void) //EXTI4_IRQHandler(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0

	EXTI->PR = 0x00002000; //reset flag by writing 1 to bit 13 (reference manual 10.3.6)
 80008e4:	4b07      	ldr	r3, [pc, #28]	; (8000904 <EXTI15_10_IRQHandler+0x24>)
 80008e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008ea:	615a      	str	r2, [r3, #20]
	EXTI->PR |= 0x00000400; //reset flag by writing 1 to bit 10 (reference manual 10.3.6)
 80008ec:	4b05      	ldr	r3, [pc, #20]	; (8000904 <EXTI15_10_IRQHandler+0x24>)
 80008ee:	695b      	ldr	r3, [r3, #20]
 80008f0:	4a04      	ldr	r2, [pc, #16]	; (8000904 <EXTI15_10_IRQHandler+0x24>)
 80008f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008f6:	6153      	str	r3, [r2, #20]

	add_event(interrupt_handler);
 80008f8:	4803      	ldr	r0, [pc, #12]	; (8000908 <EXTI15_10_IRQHandler+0x28>)
 80008fa:	f7ff ffaf 	bl	800085c <add_event>
	//	else
	//	{
	//		GPIOA->ODR &= ~(0x0020);
	//		state=OFF;
	//	}
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40010400 	.word	0x40010400
 8000908:	0800090d 	.word	0x0800090d

0800090c <interrupt_handler>:

void *interrupt_handler(void){
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0

	if(state == OFF)
 8000910:	4b0d      	ldr	r3, [pc, #52]	; (8000948 <interrupt_handler+0x3c>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d109      	bne.n	800092c <interrupt_handler+0x20>
	{
		GPIOA->ODR |= 0x0020;
 8000918:	4b0c      	ldr	r3, [pc, #48]	; (800094c <interrupt_handler+0x40>)
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	4a0b      	ldr	r2, [pc, #44]	; (800094c <interrupt_handler+0x40>)
 800091e:	f043 0320 	orr.w	r3, r3, #32
 8000922:	60d3      	str	r3, [r2, #12]
		state=ON;
 8000924:	4b08      	ldr	r3, [pc, #32]	; (8000948 <interrupt_handler+0x3c>)
 8000926:	2201      	movs	r2, #1
 8000928:	701a      	strb	r2, [r3, #0]
 800092a:	e008      	b.n	800093e <interrupt_handler+0x32>
	}
	else
	{
		GPIOA->ODR &= ~(0x0020);
 800092c:	4b07      	ldr	r3, [pc, #28]	; (800094c <interrupt_handler+0x40>)
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	4a06      	ldr	r2, [pc, #24]	; (800094c <interrupt_handler+0x40>)
 8000932:	f023 0320 	bic.w	r3, r3, #32
 8000936:	60d3      	str	r3, [r2, #12]
		state=OFF;
 8000938:	4b03      	ldr	r3, [pc, #12]	; (8000948 <interrupt_handler+0x3c>)
 800093a:	2200      	movs	r2, #0
 800093c:	701a      	strb	r2, [r3, #0]
	}

	return NULL;
 800093e:	2300      	movs	r3, #0

}
 8000940:	4618      	mov	r0, r3
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr
 8000948:	20000b80 	.word	0x20000b80
 800094c:	40010800 	.word	0x40010800

08000950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f003 0307 	and.w	r3, r3, #7
 800095e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000960:	4b0c      	ldr	r3, [pc, #48]	; (8000994 <__NVIC_SetPriorityGrouping+0x44>)
 8000962:	68db      	ldr	r3, [r3, #12]
 8000964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000966:	68ba      	ldr	r2, [r7, #8]
 8000968:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800096c:	4013      	ands	r3, r2
 800096e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000978:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800097c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000982:	4a04      	ldr	r2, [pc, #16]	; (8000994 <__NVIC_SetPriorityGrouping+0x44>)
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	60d3      	str	r3, [r2, #12]
}
 8000988:	bf00      	nop
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	db0b      	blt.n	80009c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	f003 021f 	and.w	r2, r3, #31
 80009b0:	4906      	ldr	r1, [pc, #24]	; (80009cc <__NVIC_EnableIRQ+0x34>)
 80009b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b6:	095b      	lsrs	r3, r3, #5
 80009b8:	2001      	movs	r0, #1
 80009ba:	fa00 f202 	lsl.w	r2, r0, r2
 80009be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bc80      	pop	{r7}
 80009ca:	4770      	bx	lr
 80009cc:	e000e100 	.word	0xe000e100

080009d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	6039      	str	r1, [r7, #0]
 80009da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	db0a      	blt.n	80009fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	490c      	ldr	r1, [pc, #48]	; (8000a1c <__NVIC_SetPriority+0x4c>)
 80009ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ee:	0112      	lsls	r2, r2, #4
 80009f0:	b2d2      	uxtb	r2, r2
 80009f2:	440b      	add	r3, r1
 80009f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009f8:	e00a      	b.n	8000a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	4908      	ldr	r1, [pc, #32]	; (8000a20 <__NVIC_SetPriority+0x50>)
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	f003 030f 	and.w	r3, r3, #15
 8000a06:	3b04      	subs	r3, #4
 8000a08:	0112      	lsls	r2, r2, #4
 8000a0a:	b2d2      	uxtb	r2, r2
 8000a0c:	440b      	add	r3, r1
 8000a0e:	761a      	strb	r2, [r3, #24]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bc80      	pop	{r7}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000e100 	.word	0xe000e100
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <init_sensor_with_interrupt>:
/*
 * This functions intiolizes pin D5
 * to listen for sensors change in mode.
 * If motion is sensed an iterrupt occurs and triggers EXTI4_IRQHandler(void)
 */
void init_sensor_with_interrupt(){
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0


	/*~~~USING D5 (PB4)~~~*/

	/*Enabla RCC for GPIO Port B*/
	RCC->APB2ENR |= 0x00000008; //enable reset and control clock for port B (see reference manual 8.3.7)
 8000a28:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <init_sensor_with_interrupt+0x80>)
 8000a2a:	699b      	ldr	r3, [r3, #24]
 8000a2c:	4a1d      	ldr	r2, [pc, #116]	; (8000aa4 <init_sensor_with_interrupt+0x80>)
 8000a2e:	f043 0308 	orr.w	r3, r3, #8
 8000a32:	6193      	str	r3, [r2, #24]

	/*Enable RCC for AFIO (alternative function - interrupt)*/
	RCC->APB2ENR |= 0x00000001; //enable AFIO clk for interrupts (see reference manual 7.3.7 and 9.4)
 8000a34:	4b1b      	ldr	r3, [pc, #108]	; (8000aa4 <init_sensor_with_interrupt+0x80>)
 8000a36:	699b      	ldr	r3, [r3, #24]
 8000a38:	4a1a      	ldr	r2, [pc, #104]	; (8000aa4 <init_sensor_with_interrupt+0x80>)
 8000a3a:	f043 0301 	orr.w	r3, r3, #1
 8000a3e:	6193      	str	r3, [r2, #24]

	/*Configure sensor input pin (When motion detected senser pinout switches from low to high*/
	GPIOB->CRL &= 0xFFF0FFFF; //reset CNF and MODE only for bit 4, leave all the rest as they are
 8000a40:	4b19      	ldr	r3, [pc, #100]	; (8000aa8 <init_sensor_with_interrupt+0x84>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a18      	ldr	r2, [pc, #96]	; (8000aa8 <init_sensor_with_interrupt+0x84>)
 8000a46:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000a4a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= 0x00080000; //PB4 configured to Input with pull-up / pull-down | Input mode (reset state) (see refrence manual 9.2.2)
 8000a4c:	4b16      	ldr	r3, [pc, #88]	; (8000aa8 <init_sensor_with_interrupt+0x84>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a15      	ldr	r2, [pc, #84]	; (8000aa8 <init_sensor_with_interrupt+0x84>)
 8000a52:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a56:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |= 0x00000010; //PB4 configures as pull-up (see reference manual 9.2.4 and Table 20 pg. 161)
 8000a58:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <init_sensor_with_interrupt+0x84>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	4a12      	ldr	r2, [pc, #72]	; (8000aa8 <init_sensor_with_interrupt+0x84>)
 8000a5e:	f043 0310 	orr.w	r3, r3, #16
 8000a62:	60d3      	str	r3, [r2, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i

	/*Enable external interrupt*/
	__disable_irq();
	//NOTE: EXTICR2 is reachable via the index 1
	AFIO->EXTICR[1] |= 0x00000001; // Allow interupts for line_4 (see reference manual 9.4.4 and pg. 210)
 8000a66:	4b11      	ldr	r3, [pc, #68]	; (8000aac <init_sensor_with_interrupt+0x88>)
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	4a10      	ldr	r2, [pc, #64]	; (8000aac <init_sensor_with_interrupt+0x88>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= 0x00000010; //Enable iterrupt with mask for port B pin 4 (see reference manual 10.3.1)
 8000a72:	4b0f      	ldr	r3, [pc, #60]	; (8000ab0 <init_sensor_with_interrupt+0x8c>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a0e      	ldr	r2, [pc, #56]	; (8000ab0 <init_sensor_with_interrupt+0x8c>)
 8000a78:	f043 0310 	orr.w	r3, r3, #16
 8000a7c:	6013      	str	r3, [r2, #0]
	EXTI->RTSR |= 0x00000010 ; //rising trigger selection register - to anable full button press before reacting ((see reference manual 10.3.3)
 8000a7e:	4b0c      	ldr	r3, [pc, #48]	; (8000ab0 <init_sensor_with_interrupt+0x8c>)
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	4a0b      	ldr	r2, [pc, #44]	; (8000ab0 <init_sensor_with_interrupt+0x8c>)
 8000a84:	f043 0310 	orr.w	r3, r3, #16
 8000a88:	6093      	str	r3, [r2, #8]
	NVIC_SetPriorityGrouping(7); //?//This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8000a8a:	2007      	movs	r0, #7
 8000a8c:	f7ff ff60 	bl	8000950 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(EXTI4_IRQn,0); //set all interrupt priotity to zero so that no preemption uccors.
 8000a90:	2100      	movs	r1, #0
 8000a92:	200a      	movs	r0, #10
 8000a94:	f7ff ff9c 	bl	80009d0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI4_IRQn); //enable handler
 8000a98:	200a      	movs	r0, #10
 8000a9a:	f7ff ff7d 	bl	8000998 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a9e:	b662      	cpsie	i
	__enable_irq();

	/*~~~______________~~~*/

}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	40010c00 	.word	0x40010c00
 8000aac:	40010000 	.word	0x40010000
 8000ab0:	40010400 	.word	0x40010400

08000ab4 <EXTI4_IRQHandler>:
	}
}

/*Interrupt service routine for sensor using pin D5 (PB4) as input mode*/
void EXTI4_IRQHandler(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0

	EXTI->PR |= 0x00000010; //reset flag by writing 1 to bit 4 (reference manual 10.3.6)
 8000ab8:	4b05      	ldr	r3, [pc, #20]	; (8000ad0 <EXTI4_IRQHandler+0x1c>)
 8000aba:	695b      	ldr	r3, [r3, #20]
 8000abc:	4a04      	ldr	r2, [pc, #16]	; (8000ad0 <EXTI4_IRQHandler+0x1c>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	6153      	str	r3, [r2, #20]
	add_event(alert_Handler);
 8000ac4:	4803      	ldr	r0, [pc, #12]	; (8000ad4 <EXTI4_IRQHandler+0x20>)
 8000ac6:	f7ff fec9 	bl	800085c <add_event>

	//toggle_led(); //This is temporary for testing.
	//write_usart2((uint8_t*)MSG); //This chould be executed using the event_queue


}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40010400 	.word	0x40010400
 8000ad4:	08000299 	.word	0x08000299

08000ad8 <init_i2c1>:
*3.	send the slave-the address so you can find the actual slave you're talking to
*4.	wait until the slave replies(until the bit ADDR in I2C Status register 1 (I2C_SR1) (p.777) is set- cause it means that Received address matched)
*5.	once the drafts finds a match then you can start go ahead and you know proceed with your rx or TX whatever it is you're gonna do
*/

void init_i2c1(void){
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

	/*Enable use of SCL (PB6) and SDA (PB7)*/
	RCC->APB2ENR |= 0x00000008;  // [referance manual 7.3.7]
 8000adc:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <init_i2c1+0x7c>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	4a1c      	ldr	r2, [pc, #112]	; (8000b54 <init_i2c1+0x7c>)
 8000ae2:	f043 0308 	orr.w	r3, r3, #8
 8000ae6:	6193      	str	r3, [r2, #24]

	/*Enable I2C1 RCC clock*/
	RCC->APB1ENR |= 0x00200000; // [referance manual 7.3.8]
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <init_i2c1+0x7c>)
 8000aea:	69db      	ldr	r3, [r3, #28]
 8000aec:	4a19      	ldr	r2, [pc, #100]	; (8000b54 <init_i2c1+0x7c>)
 8000aee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000af2:	61d3      	str	r3, [r2, #28]


	//Configure PB6 and PB7 as SCL and SDA (respectively)

	/*Enable AFIO*/
	RCC->APB2ENR |= 0x00000001; // ... test with and without
 8000af4:	4b17      	ldr	r3, [pc, #92]	; (8000b54 <init_i2c1+0x7c>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	4a16      	ldr	r2, [pc, #88]	; (8000b54 <init_i2c1+0x7c>)
 8000afa:	f043 0301 	orr.w	r3, r3, #1
 8000afe:	6193      	str	r3, [r2, #24]

	/*Set SCL (PB6) and SDA (PB7) [reference manual p. 168 Table  27]*/
	GPIOB->CRL &= 0x00FFFFFF; // reset relevent bits [reference manual 9.2.1]
 8000b00:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <init_i2c1+0x80>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a14      	ldr	r2, [pc, #80]	; (8000b58 <init_i2c1+0x80>)
 8000b06:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000b0a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= 0xEE000000; // set as Alternate function output Open-drain, max speed 2 MHz.
 8000b0c:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <init_i2c1+0x80>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a11      	ldr	r2, [pc, #68]	; (8000b58 <init_i2c1+0x80>)
 8000b12:	f043 436e 	orr.w	r3, r3, #3992977408	; 0xee000000
 8000b16:	6013      	str	r3, [r2, #0]
	//The following is the required sequence in master mode. [reference manual p. 758]

	//I2C_OAR1[ADD0]: 7-bit addressing mode: dont care [referense manual 26.6.3]

	/*Set Peripheral clock frequency*/
	I2C1->CR2 &= 0xFFC0; // reset relavent bits FREQ[5:0]
 8000b18:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <init_i2c1+0x84>)
 8000b1a:	685a      	ldr	r2, [r3, #4]
 8000b1c:	490f      	ldr	r1, [pc, #60]	; (8000b5c <init_i2c1+0x84>)
 8000b1e:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8000b22:	4013      	ands	r3, r2
 8000b24:	604b      	str	r3, [r1, #4]
	I2C1->CR2 |= 0x0008; // set frequency to 8MHz same frequency as APB1
 8000b26:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <init_i2c1+0x84>)
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	4a0c      	ldr	r2, [pc, #48]	; (8000b5c <init_i2c1+0x84>)
 8000b2c:	f043 0308 	orr.w	r3, r3, #8
 8000b30:	6053      	str	r3, [r2, #4]

	/*Set CCR register: http://fastbitlab.com/stm32-i2c-lecture-12-i2c-serial-clock-settings-with-explanations/
	 *See: [reference manual 26.6.8], [datasheet p. 59 Table 40]*/

	/*Set CCR to generate 100kHz frequency in Sm mode [referance manual p. 782 "For intance"]*/
	I2C1->CCR = 0x0028;
 8000b32:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <init_i2c1+0x84>)
 8000b34:	2228      	movs	r2, #40	; 0x28
 8000b36:	61da      	str	r2, [r3, #28]


	/* Configure the rise time register: TRISE*/

	/*Set TRISE to maximum allowed SCL rise time in Sm mode [referance manual p. 783 "For intance"].*/
	I2C1->TRISE = 0x0009;
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <init_i2c1+0x84>)
 8000b3a:	2209      	movs	r2, #9
 8000b3c:	621a      	str	r2, [r3, #32]


	/*Enable I2C peripheral (PE = 1)*/
	I2C1->CR1 |= 0x0001; //The CCR register must be configured only when the I2C is disabled (PE = 0) [reference manual p. 781 26.6.8].
 8000b3e:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <init_i2c1+0x84>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a06      	ldr	r2, [pc, #24]	; (8000b5c <init_i2c1+0x84>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	6013      	str	r3, [r2, #0]
	//I2C2->CR2 |= I2C_CR2_ITEVTEN; //event interrupts

	//I2C2->CR1 |= I2C_CR1_PE; //enable peripheral needs to be done last (Ref Manual p. 772, 26.6.1)

	//_________________INITIAL CODE_________________________//
}
 8000b4a:	bf00      	nop
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bc80      	pop	{r7}
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	40021000 	.word	0x40021000
 8000b58:	40010c00 	.word	0x40010c00
 8000b5c:	40005400 	.word	0x40005400

08000b60 <I2C1_Read1Byte>:

/* OV7670 DeviceAddr:
 * 0x42 write (Transmitter mode)
 * 0x43 Read (Receiver mode) = 0x42 | 0x01
 * DeviceAddr can be any one of them*/
uint8_t I2C1_Read1Byte(uint8_t DeviceAddr, uint8_t addr){
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	460a      	mov	r2, r1
 8000b6a:	71fb      	strb	r3, [r7, #7]
 8000b6c:	4613      	mov	r3, r2
 8000b6e:	71bb      	strb	r3, [r7, #6]


	//Transmitter mode

	/*wait if I2C1 is busy [reference manual p. 758 | section 26.3.3]*/
	while((I2C1->SR2 & 0x0002) == 0x0002); // BUSY bit [reference manual 26.6.7]
 8000b70:	bf00      	nop
 8000b72:	4b30      	ldr	r3, [pc, #192]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000b74:	699b      	ldr	r3, [r3, #24]
 8000b76:	f003 0302 	and.w	r3, r3, #2
 8000b7a:	2b02      	cmp	r3, #2
 8000b7c:	d0f9      	beq.n	8000b72 <I2C1_Read1Byte+0x12>

	/*generate START [reference manual p. 760 | Figure 273. [S]]*/
	I2C1->CR1 |= 0x0100; // START bit [reference manual 26.6.1]
 8000b7e:	4b2d      	ldr	r3, [pc, #180]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a2c      	ldr	r2, [pc, #176]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b88:	6013      	str	r3, [r2, #0]

	/*wait EV5: wait until start condition generated [reference manual p. 760 | Figure 273. [EV5]]*/
	while((I2C1->SR1 & 0x0001) != 0x0001); // SB bit [reference manual 26.6.6]
 8000b8a:	bf00      	nop
 8000b8c:	4b29      	ldr	r3, [pc, #164]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000b8e:	695b      	ldr	r3, [r3, #20]
 8000b90:	f003 0301 	and.w	r3, r3, #1
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d1f9      	bne.n	8000b8c <I2C1_Read1Byte+0x2c>

	//SB=1: Cleared by software by reading the SR1 register followed by writing the DR register

	/*send device addr [reference manual p. 760 | Figure 273. [EV5]]*/
	//I2C1->DR = (uint8_t)((DeviceAddr & ~(0x01))); // [reference manual p. 759 'To enter Transmitter mode']
	I2C1->DR = 0x42; // [reference manual p. 759 'To enter Transmitter mode']
 8000b98:	4b26      	ldr	r3, [pc, #152]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000b9a:	2242      	movs	r2, #66	; 0x42
 8000b9c:	611a      	str	r2, [r3, #16]

	/*wait EV6: wait until address is received and matched [reference manual p. 760 | Figure 273. [EV6]]*/
	while((I2C1->SR1 & 0x0002) != 0x0002); // ADDR bit [reference manual 26.6.6]
 8000b9e:	bf00      	nop
 8000ba0:	4b24      	ldr	r3, [pc, #144]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000ba2:	695b      	ldr	r3, [r3, #20]
 8000ba4:	f003 0302 	and.w	r3, r3, #2
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	d1f9      	bne.n	8000ba0 <I2C1_Read1Byte+0x40>

	//ADDER=1: Cleared by software reading SR1 register followed reading SR2

	/*addr within device*/
	temp = I2C1->SR2;
 8000bac:	4b21      	ldr	r3, [pc, #132]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	4a21      	ldr	r2, [pc, #132]	; (8000c38 <I2C1_Read1Byte+0xd8>)
 8000bb2:	6013      	str	r3, [r2, #0]

	/*wait for EV8_2 [reference manual p. 760 | Figure 273. [EV8_2]]*/
	while((I2C1->SR1 & 0x0080) != 0x0080); // TxE bit [reference manual 26.6.6]
 8000bb4:	bf00      	nop
 8000bb6:	4b1f      	ldr	r3, [pc, #124]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000bb8:	695b      	ldr	r3, [r3, #20]
 8000bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bbe:	2b80      	cmp	r3, #128	; 0x80
 8000bc0:	d1f9      	bne.n	8000bb6 <I2C1_Read1Byte+0x56>
	// ???

	////Receiver mode

	/*generate START [reference manual p. 761 | Figure 274. [S]]*/
	I2C1->CR1 |= 0x0100; // START bit [reference manual 26.6.1]
 8000bc2:	4b1c      	ldr	r3, [pc, #112]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a1b      	ldr	r2, [pc, #108]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000bc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bcc:	6013      	str	r3, [r2, #0]

	/*wait EV5: wait until start condition arrived [reference manual p. 761 | Figure 274. [EV5]]*/
	while((I2C1->SR1 & 0x0001) == 0x0001); // SB bit [reference manual 26.6.6]
 8000bce:	bf00      	nop
 8000bd0:	4b18      	ldr	r3, [pc, #96]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000bd2:	695b      	ldr	r3, [r3, #20]
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d0f9      	beq.n	8000bd0 <I2C1_Read1Byte+0x70>

	/*send device addr [reference manual p. 760 | Figure 273. [EV5]]*/
	I2C1->DR = (uint8_t)((DeviceAddr | 0x01)); // [reference manual p. 759 'To enter Receiver mode']
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	4b13      	ldr	r3, [pc, #76]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000be6:	611a      	str	r2, [r3, #16]

	/*wait EV6: wait until address is recieved and matched [refernce manual p. 761 | Figure 274. [EV6]]*/
	while((I2C1->SR1 & 0x0002) != 0x0002); // ADDR bit [refernce manual 26.6.6]
 8000be8:	bf00      	nop
 8000bea:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000bec:	695b      	ldr	r3, [r3, #20]
 8000bee:	f003 0302 	and.w	r3, r3, #2
 8000bf2:	2b02      	cmp	r3, #2
 8000bf4:	d1f9      	bne.n	8000bea <I2C1_Read1Byte+0x8a>

	/*do not acknowledge [refernce manual p. 763 | 'Case of a single byte to ber received']*/
	I2C1->CR1 &= ~(0x0400); // ACK bit [reference manual 26.6.1]
 8000bf6:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a0e      	ldr	r2, [pc, #56]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000bfc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c00:	6013      	str	r3, [r2, #0]

	/*wait EV7 [refernce manual p. 761 | Figure 274. [EV7]]*/
	while((I2C1->SR1 & 0x0040) != 0x0040); // RxE bit [reference manual 26.6.6]
 8000c02:	bf00      	nop
 8000c04:	4b0b      	ldr	r3, [pc, #44]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000c06:	695b      	ldr	r3, [r3, #20]
 8000c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c0c:	2b40      	cmp	r3, #64	; 0x40
 8000c0e:	d1f9      	bne.n	8000c04 <I2C1_Read1Byte+0xa4>

	/*retrieve byte [reference manual p. 763 | 'Case of a single byte to ber received']*/
	byte1_buff = I2C1->DR;
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <I2C1_Read1Byte+0xd4>)
 8000c12:	691b      	ldr	r3, [r3, #16]
 8000c14:	b2da      	uxtb	r2, r3
 8000c16:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <I2C1_Read1Byte+0xdc>)
 8000c18:	701a      	strb	r2, [r3, #0]

	/*Generate stop condition [reference manual p. 763 | 'Case of a single byte to ber received']*/
	I2C2->CR1 |= 0x0200; // STOP bit [reference manual 26.6.1]
 8000c1a:	4b09      	ldr	r3, [pc, #36]	; (8000c40 <I2C1_Read1Byte+0xe0>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a08      	ldr	r2, [pc, #32]	; (8000c40 <I2C1_Read1Byte+0xe0>)
 8000c20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c24:	6013      	str	r3, [r2, #0]

	return byte1_buff;
 8000c26:	4b05      	ldr	r3, [pc, #20]	; (8000c3c <I2C1_Read1Byte+0xdc>)
 8000c28:	781b      	ldrb	r3, [r3, #0]

}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr
 8000c34:	40005400 	.word	0x40005400
 8000c38:	2000052c 	.word	0x2000052c
 8000c3c:	20000530 	.word	0x20000530
 8000c40:	40005800 	.word	0x40005800

08000c44 <main>:
//#include "gpio_signal.h" /*for testing*/
/*FOR TESTING*/


int main(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	set_sys_clock_to_32MHz();
 8000c48:	f7ff fa9a 	bl	8000180 <set_sys_clock_to_32MHz>
	init_MCO();
 8000c4c:	f7ff fae0 	bl	8000210 <init_MCO>
	/*FOR TESTING*/
	//init_queue();
	//init_interrupt();
	/*FOR TESTING*/

	init_usart2(); // for debugging
 8000c50:	f000 faa8 	bl	80011a4 <init_usart2>

	write_usart2((uint8_t*)("\r\n_______________\r\n"));//For test
 8000c54:	4810      	ldr	r0, [pc, #64]	; (8000c98 <main+0x54>)
 8000c56:	f000 fb57 	bl	8001308 <write_usart2>

	init_queue();
 8000c5a:	f7ff fded 	bl	8000838 <init_queue>
	init_sensor_with_interrupt();
 8000c5e:	f7ff fee1 	bl	8000a24 <init_sensor_with_interrupt>
	//init_sensor_led_response();

	init_timer2();//for testing i2c
 8000c62:	f000 f8b5 	bl	8000dd0 <init_timer2>
	//init_timer3();
	init_timer4();
 8000c66:	f000 f8f9 	bl	8000e5c <init_timer4>

	init_usart1(); // for ESP8266
 8000c6a:	f000 facf 	bl	800120c <init_usart1>
	//}
	//else{
	//	write_usart2((uint8_t*)(":(\r\n"));
	//}

	init_i2c1();
 8000c6e:	f7ff ff33 	bl	8000ad8 <init_i2c1>


	while(1)
	{
		/*Testing I2C with camera module*/
		if(I2C1_Read1Byte(0x43, 0x0A) == 0x76)
 8000c72:	210a      	movs	r1, #10
 8000c74:	2043      	movs	r0, #67	; 0x43
 8000c76:	f7ff ff73 	bl	8000b60 <I2C1_Read1Byte>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b76      	cmp	r3, #118	; 0x76
 8000c7e:	d103      	bne.n	8000c88 <main+0x44>
		{
			write_usart2((uint8_t*)("\r\nI2C Test Pass\r\n"));//For test
 8000c80:	4806      	ldr	r0, [pc, #24]	; (8000c9c <main+0x58>)
 8000c82:	f000 fb41 	bl	8001308 <write_usart2>
 8000c86:	e002      	b.n	8000c8e <main+0x4a>
		}
		else
		{
			write_usart2((uint8_t*)("\r\nI2C Test Failed\r\n"));//For test
 8000c88:	4805      	ldr	r0, [pc, #20]	; (8000ca0 <main+0x5c>)
 8000c8a:	f000 fb3d 	bl	8001308 <write_usart2>
		}
		delay_with_timer2(500);//0.5 second
 8000c8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c92:	f000 f95d 	bl	8000f50 <delay_with_timer2>
		if(I2C1_Read1Byte(0x43, 0x0A) == 0x76)
 8000c96:	e7ec      	b.n	8000c72 <main+0x2e>
 8000c98:	0800212c 	.word	0x0800212c
 8000c9c:	08002140 	.word	0x08002140
 8000ca0:	08002154 	.word	0x08002154

08000ca4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <_sbrk+0x50>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d102      	bne.n	8000cba <_sbrk+0x16>
		heap_end = &end;
 8000cb4:	4b0f      	ldr	r3, [pc, #60]	; (8000cf4 <_sbrk+0x50>)
 8000cb6:	4a10      	ldr	r2, [pc, #64]	; (8000cf8 <_sbrk+0x54>)
 8000cb8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000cba:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <_sbrk+0x50>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000cc0:	4b0c      	ldr	r3, [pc, #48]	; (8000cf4 <_sbrk+0x50>)
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	466a      	mov	r2, sp
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d907      	bls.n	8000cde <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000cce:	f000 fc7f 	bl	80015d0 <__errno>
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	230c      	movs	r3, #12
 8000cd6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cdc:	e006      	b.n	8000cec <_sbrk+0x48>
	}

	heap_end += incr;
 8000cde:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <_sbrk+0x50>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	4a03      	ldr	r2, [pc, #12]	; (8000cf4 <_sbrk+0x50>)
 8000ce8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000cea:	68fb      	ldr	r3, [r7, #12]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000534 	.word	0x20000534
 8000cf8:	20000b88 	.word	0x20000b88

08000cfc <__NVIC_SetPriorityGrouping>:
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <__NVIC_SetPriorityGrouping+0x44>)
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d12:	68ba      	ldr	r2, [r7, #8]
 8000d14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d18:	4013      	ands	r3, r2
 8000d1a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d2e:	4a04      	ldr	r2, [pc, #16]	; (8000d40 <__NVIC_SetPriorityGrouping+0x44>)
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	60d3      	str	r3, [r2, #12]
}
 8000d34:	bf00      	nop
 8000d36:	3714      	adds	r7, #20
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <__NVIC_EnableIRQ>:
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	db0b      	blt.n	8000d6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	f003 021f 	and.w	r2, r3, #31
 8000d5c:	4906      	ldr	r1, [pc, #24]	; (8000d78 <__NVIC_EnableIRQ+0x34>)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	095b      	lsrs	r3, r3, #5
 8000d64:	2001      	movs	r0, #1
 8000d66:	fa00 f202 	lsl.w	r2, r0, r2
 8000d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr
 8000d78:	e000e100 	.word	0xe000e100

08000d7c <__NVIC_SetPriority>:
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	db0a      	blt.n	8000da6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	b2da      	uxtb	r2, r3
 8000d94:	490c      	ldr	r1, [pc, #48]	; (8000dc8 <__NVIC_SetPriority+0x4c>)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	b2d2      	uxtb	r2, r2
 8000d9e:	440b      	add	r3, r1
 8000da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000da4:	e00a      	b.n	8000dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4908      	ldr	r1, [pc, #32]	; (8000dcc <__NVIC_SetPriority+0x50>)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f003 030f 	and.w	r3, r3, #15
 8000db2:	3b04      	subs	r3, #4
 8000db4:	0112      	lsls	r2, r2, #4
 8000db6:	b2d2      	uxtb	r2, r2
 8000db8:	440b      	add	r3, r1
 8000dba:	761a      	strb	r2, [r3, #24]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bc80      	pop	{r7}
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000e100 	.word	0xe000e100
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <init_timer2>:
static TIMER timer2;
static TIMER timer3;
static TIMER timer4;

/*init's timer2 to  interrupt once a milli second when enabled*/
void init_timer2(void){
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0

	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000001; // TIM2EN: TIM2 timer clock enable
 8000dd4:	4b1f      	ldr	r3, [pc, #124]	; (8000e54 <init_timer2+0x84>)
 8000dd6:	69db      	ldr	r3, [r3, #28]
 8000dd8:	4a1e      	ldr	r2, [pc, #120]	; (8000e54 <init_timer2+0x84>)
 8000dda:	f043 0301 	orr.w	r3, r3, #1
 8000dde:	61d3      	str	r3, [r2, #28]

	/* ARR*PSC=8000 -> 1ms */

	/* TIM2 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM2->PSC = 0x0064; //0x0064[Hex] = 100[dec]
 8000de0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000de4:	2264      	movs	r2, #100	; 0x64
 8000de6:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM2 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM2->ARR = 0x0050; //0x0050[Hex] = 80[dec]
 8000de8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000dec:	2250      	movs	r2, #80	; 0x50
 8000dee:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM2->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 8000df0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000dfa:	f043 0304 	orr.w	r3, r3, #4
 8000dfe:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e00:	b672      	cpsid	i

	__disable_irq();
	TIM2->DIER |= 0x0001; // Update Interrupt Enable
 8000e02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e0c:	f043 0301 	orr.w	r3, r3, #1
 8000e10:	60d3      	str	r3, [r2, #12]
	TIM2->EGR |= 0x0001; // Update Genaration
 8000e12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e16:	695b      	ldr	r3, [r3, #20]
 8000e18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8000e22:	2007      	movs	r0, #7
 8000e24:	f7ff ff6a 	bl	8000cfc <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM2_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8000e28:	2100      	movs	r1, #0
 8000e2a:	201c      	movs	r0, #28
 8000e2c:	f7ff ffa6 	bl	8000d7c <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn); //enable handler
 8000e30:	201c      	movs	r0, #28
 8000e32:	f7ff ff87 	bl	8000d44 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000e36:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM2->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM2->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer2.countTicks = 0;
 8000e38:	4b07      	ldr	r3, [pc, #28]	; (8000e58 <init_timer2+0x88>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
	timer2.timeout_count = 0;
 8000e3e:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <init_timer2+0x88>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	605a      	str	r2, [r3, #4]
	timer2.delay = FALSE;
 8000e44:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <init_timer2+0x88>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	721a      	strb	r2, [r3, #8]
	timer2.timeout = FALSE;
 8000e4a:	4b03      	ldr	r3, [pc, #12]	; (8000e58 <init_timer2+0x88>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	725a      	strb	r2, [r3, #9]

}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40021000 	.word	0x40021000
 8000e58:	20000538 	.word	0x20000538

08000e5c <init_timer4>:
	timer3.timeout = FALSE;
}

/*init's timer4 to  interrupt once a second when enabled*/
void init_timer4(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000004; // TIM4EN: TIM4 timer clock enable
 8000e60:	4b1c      	ldr	r3, [pc, #112]	; (8000ed4 <init_timer4+0x78>)
 8000e62:	69db      	ldr	r3, [r3, #28]
 8000e64:	4a1b      	ldr	r2, [pc, #108]	; (8000ed4 <init_timer4+0x78>)
 8000e66:	f043 0304 	orr.w	r3, r3, #4
 8000e6a:	61d3      	str	r3, [r2, #28]

	/* ARR*PSC=8,000,000 -> 1s */

	/* TIM4 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM4->PSC = 0x07D0; //0x07D0[Hex] = 2000[dec]
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	; (8000ed8 <init_timer4+0x7c>)
 8000e6e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000e72:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM4 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM4->ARR = 0x0FA0; //0x0FA0[Hex] = 4000[dec]
 8000e74:	4b18      	ldr	r3, [pc, #96]	; (8000ed8 <init_timer4+0x7c>)
 8000e76:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000e7a:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 8000e7c:	4b16      	ldr	r3, [pc, #88]	; (8000ed8 <init_timer4+0x7c>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a15      	ldr	r2, [pc, #84]	; (8000ed8 <init_timer4+0x7c>)
 8000e82:	f043 0304 	orr.w	r3, r3, #4
 8000e86:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e88:	b672      	cpsid	i

	__disable_irq();
	TIM4->DIER |= 0x0001; // Update Interrupt Enable
 8000e8a:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <init_timer4+0x7c>)
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	4a12      	ldr	r2, [pc, #72]	; (8000ed8 <init_timer4+0x7c>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	60d3      	str	r3, [r2, #12]
	TIM4->EGR |= 0x0001; // Update Genaration
 8000e96:	4b10      	ldr	r3, [pc, #64]	; (8000ed8 <init_timer4+0x7c>)
 8000e98:	695b      	ldr	r3, [r3, #20]
 8000e9a:	4a0f      	ldr	r2, [pc, #60]	; (8000ed8 <init_timer4+0x7c>)
 8000e9c:	f043 0301 	orr.w	r3, r3, #1
 8000ea0:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8000ea2:	2007      	movs	r0, #7
 8000ea4:	f7ff ff2a 	bl	8000cfc <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM4_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	201e      	movs	r0, #30
 8000eac:	f7ff ff66 	bl	8000d7c <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM4_IRQn); //enable handler
 8000eb0:	201e      	movs	r0, #30
 8000eb2:	f7ff ff47 	bl	8000d44 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000eb6:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM4->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM4->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer4.countTicks = 0;
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <init_timer4+0x80>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
	timer4.timeout_count = 0;
 8000ebe:	4b07      	ldr	r3, [pc, #28]	; (8000edc <init_timer4+0x80>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	605a      	str	r2, [r3, #4]
	timer4.delay = FALSE;
 8000ec4:	4b05      	ldr	r3, [pc, #20]	; (8000edc <init_timer4+0x80>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	721a      	strb	r2, [r3, #8]
	timer4.timeout = FALSE;
 8000eca:	4b04      	ldr	r3, [pc, #16]	; (8000edc <init_timer4+0x80>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	725a      	strb	r2, [r3, #9]
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40000800 	.word	0x40000800
 8000edc:	20000550 	.word	0x20000550

08000ee0 <enable_timer2>:


void enable_timer2(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
	TIM2->CR1 |= 0x0001; // CEN: Counter enable
 8000ee4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000eee:	f043 0301 	orr.w	r3, r3, #1
 8000ef2:	6013      	str	r3, [r2, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr

08000efc <enable_timer4>:
{
	TIM3->CR1 |= 0x0001; // CEN: Counter enable
}

void enable_timer4(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
	TIM4->CR1 |= 0x0001; // CEN: Counter enable
 8000f00:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <enable_timer4+0x18>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a03      	ldr	r2, [pc, #12]	; (8000f14 <enable_timer4+0x18>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	6013      	str	r3, [r2, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr
 8000f14:	40000800 	.word	0x40000800

08000f18 <disable_timer2>:


void disable_timer2(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
	TIM2->CR1 &= ~(0x0001); // CEN: Counter disable
 8000f1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f26:	f023 0301 	bic.w	r3, r3, #1
 8000f2a:	6013      	str	r3, [r2, #0]
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr

08000f34 <disable_timer4>:
{
	TIM3->CR1 &= ~(0x0001); // CEN: Counter disable
}

void disable_timer4(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
	TIM4->CR1 &= ~(0x0001); // CEN: Counter disable
 8000f38:	4b04      	ldr	r3, [pc, #16]	; (8000f4c <disable_timer4+0x18>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a03      	ldr	r2, [pc, #12]	; (8000f4c <disable_timer4+0x18>)
 8000f3e:	f023 0301 	bic.w	r3, r3, #1
 8000f42:	6013      	str	r3, [r2, #0]

}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	40000800 	.word	0x40000800

08000f50 <delay_with_timer2>:


void delay_with_timer2(uint32_t num_of_millis)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	enable_timer2();
 8000f58:	f7ff ffc2 	bl	8000ee0 <enable_timer2>

	timer2.countTicks = 0;
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <delay_with_timer2+0x40>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
	timer2.delay = TRUE;
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <delay_with_timer2+0x40>)
 8000f64:	2201      	movs	r2, #1
 8000f66:	721a      	strb	r2, [r3, #8]

	while(timer2.countTicks < num_of_millis);
 8000f68:	bf00      	nop
 8000f6a:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <delay_with_timer2+0x40>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d8fa      	bhi.n	8000f6a <delay_with_timer2+0x1a>

	timer2.delay = FALSE;
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <delay_with_timer2+0x40>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	721a      	strb	r2, [r3, #8]
	if(!timer2.timeout){
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <delay_with_timer2+0x40>)
 8000f7c:	7a5b      	ldrb	r3, [r3, #9]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d101      	bne.n	8000f86 <delay_with_timer2+0x36>
		disable_timer2();
 8000f82:	f7ff ffc9 	bl	8000f18 <disable_timer2>
	}
}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000538 	.word	0x20000538

08000f94 <timeout_with_timer4>:
}

/*when the function reaches the timeout, it returns TRUE (=1).
 Else returns false*/
BOOL timeout_with_timer4(uint32_t num_of_sec)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	enable_timer4();
 8000f9c:	f7ff ffae 	bl	8000efc <enable_timer4>

	timer4.timeout = TRUE;
 8000fa0:	4b0d      	ldr	r3, [pc, #52]	; (8000fd8 <timeout_with_timer4+0x44>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	725a      	strb	r2, [r3, #9]
	if(timer4.timeout_count >= num_of_sec){
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <timeout_with_timer4+0x44>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d80d      	bhi.n	8000fcc <timeout_with_timer4+0x38>
		if(!timer4.delay){
 8000fb0:	4b09      	ldr	r3, [pc, #36]	; (8000fd8 <timeout_with_timer4+0x44>)
 8000fb2:	7a1b      	ldrb	r3, [r3, #8]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d101      	bne.n	8000fbc <timeout_with_timer4+0x28>
			disable_timer4();
 8000fb8:	f7ff ffbc 	bl	8000f34 <disable_timer4>
		}
		timer4.timeout = FALSE;
 8000fbc:	4b06      	ldr	r3, [pc, #24]	; (8000fd8 <timeout_with_timer4+0x44>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	725a      	strb	r2, [r3, #9]
		timer4.timeout_count = 0;
 8000fc2:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <timeout_with_timer4+0x44>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	605a      	str	r2, [r3, #4]
		return TRUE;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e000      	b.n	8000fce <timeout_with_timer4+0x3a>
	}
	else{
		return FALSE;
 8000fcc:	2300      	movs	r3, #0
	}
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000550 	.word	0x20000550

08000fdc <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
	if((TIM2->SR & 0x0001) == 0x0001)
 8000fe0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fe4:	691b      	ldr	r3, [r3, #16]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d119      	bne.n	8001022 <TIM2_IRQHandler+0x46>
	{
		if(timer2.delay == TRUE){
 8000fee:	4b0f      	ldr	r3, [pc, #60]	; (800102c <TIM2_IRQHandler+0x50>)
 8000ff0:	7a1b      	ldrb	r3, [r3, #8]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d104      	bne.n	8001000 <TIM2_IRQHandler+0x24>
			timer2.countTicks ++;
 8000ff6:	4b0d      	ldr	r3, [pc, #52]	; (800102c <TIM2_IRQHandler+0x50>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	4a0b      	ldr	r2, [pc, #44]	; (800102c <TIM2_IRQHandler+0x50>)
 8000ffe:	6013      	str	r3, [r2, #0]
		}
		if(timer2.timeout == TRUE){
 8001000:	4b0a      	ldr	r3, [pc, #40]	; (800102c <TIM2_IRQHandler+0x50>)
 8001002:	7a5b      	ldrb	r3, [r3, #9]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d104      	bne.n	8001012 <TIM2_IRQHandler+0x36>
			timer2.timeout_count ++;
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <TIM2_IRQHandler+0x50>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	3301      	adds	r3, #1
 800100e:	4a07      	ldr	r2, [pc, #28]	; (800102c <TIM2_IRQHandler+0x50>)
 8001010:	6053      	str	r3, [r2, #4]
		}

		TIM2->SR &= ~(0x0001);
 8001012:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800101c:	f023 0301 	bic.w	r3, r3, #1
 8001020:	6113      	str	r3, [r2, #16]
	}
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	bc80      	pop	{r7}
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000538 	.word	0x20000538

08001030 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	if((TIM3->SR & 0x0001) == 0x0001)
 8001034:	4b10      	ldr	r3, [pc, #64]	; (8001078 <TIM3_IRQHandler+0x48>)
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	2b01      	cmp	r3, #1
 800103e:	d117      	bne.n	8001070 <TIM3_IRQHandler+0x40>
	{
		if(timer3.delay == TRUE){
 8001040:	4b0e      	ldr	r3, [pc, #56]	; (800107c <TIM3_IRQHandler+0x4c>)
 8001042:	7a1b      	ldrb	r3, [r3, #8]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d104      	bne.n	8001052 <TIM3_IRQHandler+0x22>
			timer3.countTicks ++;
 8001048:	4b0c      	ldr	r3, [pc, #48]	; (800107c <TIM3_IRQHandler+0x4c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	4a0b      	ldr	r2, [pc, #44]	; (800107c <TIM3_IRQHandler+0x4c>)
 8001050:	6013      	str	r3, [r2, #0]
		}
		if(timer3.timeout == TRUE){
 8001052:	4b0a      	ldr	r3, [pc, #40]	; (800107c <TIM3_IRQHandler+0x4c>)
 8001054:	7a5b      	ldrb	r3, [r3, #9]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d104      	bne.n	8001064 <TIM3_IRQHandler+0x34>
			timer3.timeout_count ++;
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <TIM3_IRQHandler+0x4c>)
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	3301      	adds	r3, #1
 8001060:	4a06      	ldr	r2, [pc, #24]	; (800107c <TIM3_IRQHandler+0x4c>)
 8001062:	6053      	str	r3, [r2, #4]
		}
		TIM3->SR &= ~(0x0001);
 8001064:	4b04      	ldr	r3, [pc, #16]	; (8001078 <TIM3_IRQHandler+0x48>)
 8001066:	691b      	ldr	r3, [r3, #16]
 8001068:	4a03      	ldr	r2, [pc, #12]	; (8001078 <TIM3_IRQHandler+0x48>)
 800106a:	f023 0301 	bic.w	r3, r3, #1
 800106e:	6113      	str	r3, [r2, #16]
	}
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	40000400 	.word	0x40000400
 800107c:	20000544 	.word	0x20000544

08001080 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
	if((TIM4->SR & 0x0001) == 0x0001)
 8001084:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <TIM4_IRQHandler+0x48>)
 8001086:	691b      	ldr	r3, [r3, #16]
 8001088:	f003 0301 	and.w	r3, r3, #1
 800108c:	2b01      	cmp	r3, #1
 800108e:	d117      	bne.n	80010c0 <TIM4_IRQHandler+0x40>
	{
		if(timer4.delay == TRUE){
 8001090:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <TIM4_IRQHandler+0x4c>)
 8001092:	7a1b      	ldrb	r3, [r3, #8]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d104      	bne.n	80010a2 <TIM4_IRQHandler+0x22>
			timer4.countTicks ++;
 8001098:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <TIM4_IRQHandler+0x4c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	3301      	adds	r3, #1
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <TIM4_IRQHandler+0x4c>)
 80010a0:	6013      	str	r3, [r2, #0]
		}
		if(timer4.timeout == TRUE){
 80010a2:	4b0a      	ldr	r3, [pc, #40]	; (80010cc <TIM4_IRQHandler+0x4c>)
 80010a4:	7a5b      	ldrb	r3, [r3, #9]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d104      	bne.n	80010b4 <TIM4_IRQHandler+0x34>
			timer4.timeout_count ++;
 80010aa:	4b08      	ldr	r3, [pc, #32]	; (80010cc <TIM4_IRQHandler+0x4c>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	3301      	adds	r3, #1
 80010b0:	4a06      	ldr	r2, [pc, #24]	; (80010cc <TIM4_IRQHandler+0x4c>)
 80010b2:	6053      	str	r3, [r2, #4]
		}
		TIM4->SR &= ~(0x0001);
 80010b4:	4b04      	ldr	r3, [pc, #16]	; (80010c8 <TIM4_IRQHandler+0x48>)
 80010b6:	691b      	ldr	r3, [r3, #16]
 80010b8:	4a03      	ldr	r2, [pc, #12]	; (80010c8 <TIM4_IRQHandler+0x48>)
 80010ba:	f023 0301 	bic.w	r3, r3, #1
 80010be:	6113      	str	r3, [r2, #16]
	}
}
 80010c0:	bf00      	nop
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr
 80010c8:	40000800 	.word	0x40000800
 80010cc:	20000550 	.word	0x20000550

080010d0 <__NVIC_SetPriorityGrouping>:
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010e0:	4b0c      	ldr	r3, [pc, #48]	; (8001114 <__NVIC_SetPriorityGrouping+0x44>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010ec:	4013      	ands	r3, r2
 80010ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001102:	4a04      	ldr	r2, [pc, #16]	; (8001114 <__NVIC_SetPriorityGrouping+0x44>)
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	60d3      	str	r3, [r2, #12]
}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <__NVIC_EnableIRQ>:
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001126:	2b00      	cmp	r3, #0
 8001128:	db0b      	blt.n	8001142 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	f003 021f 	and.w	r2, r3, #31
 8001130:	4906      	ldr	r1, [pc, #24]	; (800114c <__NVIC_EnableIRQ+0x34>)
 8001132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001136:	095b      	lsrs	r3, r3, #5
 8001138:	2001      	movs	r0, #1
 800113a:	fa00 f202 	lsl.w	r2, r0, r2
 800113e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	e000e100 	.word	0xe000e100

08001150 <__NVIC_SetPriority>:
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	6039      	str	r1, [r7, #0]
 800115a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001160:	2b00      	cmp	r3, #0
 8001162:	db0a      	blt.n	800117a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	b2da      	uxtb	r2, r3
 8001168:	490c      	ldr	r1, [pc, #48]	; (800119c <__NVIC_SetPriority+0x4c>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	0112      	lsls	r2, r2, #4
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	440b      	add	r3, r1
 8001174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001178:	e00a      	b.n	8001190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4908      	ldr	r1, [pc, #32]	; (80011a0 <__NVIC_SetPriority+0x50>)
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	f003 030f 	and.w	r3, r3, #15
 8001186:	3b04      	subs	r3, #4
 8001188:	0112      	lsls	r2, r2, #4
 800118a:	b2d2      	uxtb	r2, r2
 800118c:	440b      	add	r3, r1
 800118e:	761a      	strb	r2, [r3, #24]
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	e000e100 	.word	0xe000e100
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <init_usart2>:

/*This functions Inits all registors that have to do with enabling USART2 (ST-LINK/V.2)
 *inorder to send message to computer.
 *Note: Interrupts are not enabled intentionally.
 *This program works when TeraTerm speed is set to 9600*/
void init_usart2(){
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
	/*ADDED...*/
	/*Enable RCC for Alternate Funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //I don't think this line is needed...

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 80011a8:	4b15      	ldr	r3, [pc, #84]	; (8001200 <init_usart2+0x5c>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	4a14      	ldr	r2, [pc, #80]	; (8001200 <init_usart2+0x5c>)
 80011ae:	f043 0304 	orr.w	r3, r3, #4
 80011b2:	6193      	str	r3, [r2, #24]

	/*Configure USART2 Tx (PA2) as Output */
	GPIOA->CRL &= 0xFFFFF0FF; //Leave all bits as they are except for bit 2 (see RM 9.2.1)
 80011b4:	4b13      	ldr	r3, [pc, #76]	; (8001204 <init_usart2+0x60>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a12      	ldr	r2, [pc, #72]	; (8001204 <init_usart2+0x60>)
 80011ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80011be:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00000A00; //Configure as Alternate function output Push-pull | Speed 2 MHz (see RM 9.2.1)
 80011c0:	4b10      	ldr	r3, [pc, #64]	; (8001204 <init_usart2+0x60>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a0f      	ldr	r2, [pc, #60]	; (8001204 <init_usart2+0x60>)
 80011c6:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 80011ca:	6013      	str	r3, [r2, #0]
	//GPIOA->CRL |= 0x00000B00; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.1)
	/*...ADDED*/


	/*Enable RCC for USART2*/
	RCC->APB1ENR |= 0x00020000; // (see RM 8.3.8) IS THIS REALLY NEEDED??
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <init_usart2+0x5c>)
 80011ce:	69db      	ldr	r3, [r3, #28]
 80011d0:	4a0b      	ldr	r2, [pc, #44]	; (8001200 <init_usart2+0x5c>)
 80011d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011d6:	61d3      	str	r3, [r2, #28]


	/*Following directions RM pg.792 */
	USART2->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 80011d8:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <init_usart2+0x64>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	4a0a      	ldr	r2, [pc, #40]	; (8001208 <init_usart2+0x64>)
 80011de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011e2:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 &= ~(0x00001000); //Program the M bit in USART_CR1 to define the word length to 8 (by default) (see RM 27.6.4)
	//USART2->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART2->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)

	/*Set Baude rate*/
	USART2->BRR = 0x34D; //9600 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree)
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <init_usart2+0x64>)
 80011e6:	f240 324d 	movw	r2, #845	; 0x34d
 80011ea:	609a      	str	r2, [r3, #8]

	/*Enable Uart Transmit*/
	USART2->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <init_usart2+0x64>)
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	4a05      	ldr	r2, [pc, #20]	; (8001208 <init_usart2+0x64>)
 80011f2:	f043 0308 	orr.w	r3, r3, #8
 80011f6:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART2_IRQn); //enable handler
	__enable_irq();*/

	/*Enable Uart Recirve*/
	//Maybe afterwords - as of now don't need
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr
 8001200:	40021000 	.word	0x40021000
 8001204:	40010800 	.word	0x40010800
 8001208:	40004400 	.word	0x40004400

0800120c <init_usart1>:


/* Usart1 will be use for communication with esp8266. */
void init_usart1(){
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0


	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8001210:	4b2a      	ldr	r3, [pc, #168]	; (80012bc <init_usart1+0xb0>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	4a29      	ldr	r2, [pc, #164]	; (80012bc <init_usart1+0xb0>)
 8001216:	f043 0304 	orr.w	r3, r3, #4
 800121a:	6193      	str	r3, [r2, #24]

	/*Configure USART1 Tx (PA9) as Output*/
	GPIOA->CRH &= 0xFFFFFF0F; //Leave all bits as they are except for bit 9 (see RM 9.2.2)
 800121c:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <init_usart1+0xb4>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	4a27      	ldr	r2, [pc, #156]	; (80012c0 <init_usart1+0xb4>)
 8001222:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001226:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= 0x000000A0; //Configure as Alternate function output Push-pull | max speed 2 MHz (See RM 9.2.2 and pg.181).
 8001228:	4b25      	ldr	r3, [pc, #148]	; (80012c0 <init_usart1+0xb4>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	4a24      	ldr	r2, [pc, #144]	; (80012c0 <init_usart1+0xb4>)
 800122e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001232:	6053      	str	r3, [r2, #4]
	//Maybe this is supposed to be better:
	//GPIOA->CRH |= 0x000000B0; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.2)

	/*Configure USART1 Rx (PA10) as Input*/
	GPIOA->CRH &= 0xFFFFF0FF; //Leave all bits as they are except for bit 10 (see RM 9.2.2)
 8001234:	4b22      	ldr	r3, [pc, #136]	; (80012c0 <init_usart1+0xb4>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	4a21      	ldr	r2, [pc, #132]	; (80012c0 <init_usart1+0xb4>)
 800123a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800123e:	6053      	str	r3, [r2, #4]
	//For Input Pull-Up (See RM pg.167)
	GPIOA->CRH |= 0x00000800; //Configure as input with pull up/pull down (See RM 9.2.2).
 8001240:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <init_usart1+0xb4>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	4a1e      	ldr	r2, [pc, #120]	; (80012c0 <init_usart1+0xb4>)
 8001246:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800124a:	6053      	str	r3, [r2, #4]
	GPIOA->ODR |= 0x00000400;//(See RM pg.161 and 9.2.4)
 800124c:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <init_usart1+0xb4>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	4a1b      	ldr	r2, [pc, #108]	; (80012c0 <init_usart1+0xb4>)
 8001252:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001256:	60d3      	str	r3, [r2, #12]
	//For floating input (See RM pg.167)
	//GPIOA->CRH |= 0x00000400; //Configure as floating input (See RM 9.2.2)- might be better?


	/*Enable RCC for USART1*/
	RCC->APB2ENR |= 0x00004000; // (See RM 8.3.7)
 8001258:	4b18      	ldr	r3, [pc, #96]	; (80012bc <init_usart1+0xb0>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	4a17      	ldr	r2, [pc, #92]	; (80012bc <init_usart1+0xb0>)
 800125e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001262:	6193      	str	r3, [r2, #24]
	/*Enable RCC for Alternate funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //Is this line needed?? NO

	/*Following directions RM pg.792 (Setting Tx procesure)*/
	/*Following directions RM pg.795 (Setting Rx procesure) */
	USART1->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8001264:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <init_usart1+0xb8>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	4a16      	ldr	r2, [pc, #88]	; (80012c4 <init_usart1+0xb8>)
 800126a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800126e:	60d3      	str	r3, [r2, #12]
	//USART1->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART1->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)


	/*Set Baude Rate for USART1 115200 (The optimal buadrate for AT COMMANDS)*/
	USART1->BRR = 0x45; // 115200 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree) //We think that USART1&USART2 use the same clock (HSI)
 8001270:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <init_usart1+0xb8>)
 8001272:	2245      	movs	r2, #69	; 0x45
 8001274:	609a      	str	r2, [r3, #8]


	/*Enable Tx*/
	USART1->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <init_usart1+0xb8>)
 8001278:	68db      	ldr	r3, [r3, #12]
 800127a:	4a12      	ldr	r2, [pc, #72]	; (80012c4 <init_usart1+0xb8>)
 800127c:	f043 0308 	orr.w	r3, r3, #8
 8001280:	60d3      	str	r3, [r2, #12]

	/*Init Receive buffer*/
	set_usart1_buffer_Rx();
 8001282:	f000 f8d9 	bl	8001438 <set_usart1_buffer_Rx>

	/*Enable USART Receive*/
	USART1->CR1 |= 0x00000004;// Set the RE bit in USART_CR1 to enable USART Receive  (see RM 27.6.4)
 8001286:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <init_usart1+0xb8>)
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	4a0e      	ldr	r2, [pc, #56]	; (80012c4 <init_usart1+0xb8>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001292:	b672      	cpsid	i


	/*Enable USART Receive Interrupt*/
	 __disable_irq();
	USART1->CR1 |= 0x00000020; // Set RXNEIE to enable Rx interrupt(see RM 27.6.4)
 8001294:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <init_usart1+0xb8>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	4a0a      	ldr	r2, [pc, #40]	; (80012c4 <init_usart1+0xb8>)
 800129a:	f043 0320 	orr.w	r3, r3, #32
 800129e:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 80012a0:	2007      	movs	r0, #7
 80012a2:	f7ff ff15 	bl	80010d0 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(USART1_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 80012a6:	2100      	movs	r1, #0
 80012a8:	2025      	movs	r0, #37	; 0x25
 80012aa:	f7ff ff51 	bl	8001150 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn); //enable handler
 80012ae:	2025      	movs	r0, #37	; 0x25
 80012b0:	f7ff ff32 	bl	8001118 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80012b4:	b662      	cpsie	i
	__enable_irq();

}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40010800 	.word	0x40010800
 80012c4:	40013800 	.word	0x40013800

080012c8 <set_usart2_buffer_Tx>:


/*This function sets the Tx buffer up with chosen message.
 * One may choose to use the default MSG defined in usart.h*/
void set_usart2_buffer_Tx(uint8_t *msg){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]


	memset(usart2.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 80012d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012d4:	2100      	movs	r1, #0
 80012d6:	480b      	ldr	r0, [pc, #44]	; (8001304 <set_usart2_buffer_Tx+0x3c>)
 80012d8:	f000 f9a4 	bl	8001624 <memset>
	if((BUFF_SIZE - strlen((char*)msg) + 1) < 0){
		strcpy((char*)usart2.Tx,"Error msg to Long\r\n");
		usart2.Tx_len = strlen((char*)"Error msg to Long\r\n");
	}
	else{
		strcpy((char*)usart2.Tx,(char*)msg);
 80012dc:	6879      	ldr	r1, [r7, #4]
 80012de:	4809      	ldr	r0, [pc, #36]	; (8001304 <set_usart2_buffer_Tx+0x3c>)
 80012e0:	f000 f9c8 	bl	8001674 <strcpy>
		usart2.Tx_len = strlen((char*)msg);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7fe ff43 	bl	8000170 <strlen>
 80012ea:	4602      	mov	r2, r0
 80012ec:	4b05      	ldr	r3, [pc, #20]	; (8001304 <set_usart2_buffer_Tx+0x3c>)
 80012ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}

	usart2.write_index = 0;
 80012f2:	4b04      	ldr	r3, [pc, #16]	; (8001304 <set_usart2_buffer_Tx+0x3c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	2000055c 	.word	0x2000055c

08001308 <write_usart2>:


/*USART2 write function with no interrupt.
 *This function writes msg written in buffet_Tx to USART2_DR.*/
void write_usart2(uint8_t* msg){
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]


	set_usart2_buffer_Tx(msg);
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ffd9 	bl	80012c8 <set_usart2_buffer_Tx>

	while(usart2.write_index < usart2.Tx_len)
 8001316:	e014      	b.n	8001342 <write_usart2+0x3a>
	{
		while(((USART2->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8001318:	bf00      	nop
 800131a:	4b17      	ldr	r3, [pc, #92]	; (8001378 <write_usart2+0x70>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001322:	2b00      	cmp	r3, #0
 8001324:	d0f9      	beq.n	800131a <write_usart2+0x12>
		USART2->DR = (uint8_t)(usart2.Tx[usart2.write_index] & 0xFF); //send data (see RM 27.6.2)
 8001326:	4b15      	ldr	r3, [pc, #84]	; (800137c <write_usart2+0x74>)
 8001328:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800132c:	4a13      	ldr	r2, [pc, #76]	; (800137c <write_usart2+0x74>)
 800132e:	5cd2      	ldrb	r2, [r2, r3]
 8001330:	4b11      	ldr	r3, [pc, #68]	; (8001378 <write_usart2+0x70>)
 8001332:	605a      	str	r2, [r3, #4]
		usart2.write_index++;
 8001334:	4b11      	ldr	r3, [pc, #68]	; (800137c <write_usart2+0x74>)
 8001336:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800133a:	3301      	adds	r3, #1
 800133c:	4a0f      	ldr	r2, [pc, #60]	; (800137c <write_usart2+0x74>)
 800133e:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
	while(usart2.write_index < usart2.Tx_len)
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <write_usart2+0x74>)
 8001344:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <write_usart2+0x74>)
 800134a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800134e:	429a      	cmp	r2, r3
 8001350:	d3e2      	bcc.n	8001318 <write_usart2+0x10>
	}
	while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 8001352:	bf00      	nop
 8001354:	4b08      	ldr	r3, [pc, #32]	; (8001378 <write_usart2+0x70>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800135c:	2b40      	cmp	r3, #64	; 0x40
 800135e:	d1f9      	bne.n	8001354 <write_usart2+0x4c>
	usart2.write_index = 0;
 8001360:	4b06      	ldr	r3, [pc, #24]	; (800137c <write_usart2+0x74>)
 8001362:	2200      	movs	r2, #0
 8001364:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	usart2.Tx_len = 0;
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <write_usart2+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40004400 	.word	0x40004400
 800137c:	2000055c 	.word	0x2000055c

08001380 <write_usart1>:


/*USART1 write function with no interrupt.*/
void write_usart1(uint8_t *command){
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]


	/*Set usart1_buffer_Tx with command*/
	set_usart1_buffer_Tx(command);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 f835 	bl	80013f8 <set_usart1_buffer_Tx>

	/*Send command*/
	while(usart1.write_index < usart1.Tx_len)
 800138e:	e014      	b.n	80013ba <write_usart1+0x3a>
	{
		while(((USART1->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8001390:	bf00      	nop
 8001392:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <write_usart1+0x70>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800139a:	2b00      	cmp	r3, #0
 800139c:	d0f9      	beq.n	8001392 <write_usart1+0x12>
		USART1->DR = (uint8_t)(usart1.Tx[usart1.write_index] & 0xFF); //send data (see RM 27.6.2)
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <write_usart1+0x74>)
 80013a0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80013a4:	4a13      	ldr	r2, [pc, #76]	; (80013f4 <write_usart1+0x74>)
 80013a6:	5cd2      	ldrb	r2, [r2, r3]
 80013a8:	4b11      	ldr	r3, [pc, #68]	; (80013f0 <write_usart1+0x70>)
 80013aa:	605a      	str	r2, [r3, #4]
		usart1.write_index++;
 80013ac:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <write_usart1+0x74>)
 80013ae:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80013b2:	3301      	adds	r3, #1
 80013b4:	4a0f      	ldr	r2, [pc, #60]	; (80013f4 <write_usart1+0x74>)
 80013b6:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
	while(usart1.write_index < usart1.Tx_len)
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <write_usart1+0x74>)
 80013bc:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <write_usart1+0x74>)
 80013c2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d3e2      	bcc.n	8001390 <write_usart1+0x10>
	}
	while(((USART1->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 80013ca:	bf00      	nop
 80013cc:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <write_usart1+0x70>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013d4:	2b40      	cmp	r3, #64	; 0x40
 80013d6:	d1f9      	bne.n	80013cc <write_usart1+0x4c>
	usart1.write_index = 0;
 80013d8:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <write_usart1+0x74>)
 80013da:	2200      	movs	r2, #0
 80013dc:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	usart1.Tx_len = 0;
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <write_usart1+0x74>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40013800 	.word	0x40013800
 80013f4:	20000764 	.word	0x20000764

080013f8 <set_usart1_buffer_Tx>:


void set_usart1_buffer_Tx(uint8_t *command){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]

	/*Write command into usart1_buffer_Tx*/
	memset(usart1.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8001400:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001404:	2100      	movs	r1, #0
 8001406:	480b      	ldr	r0, [pc, #44]	; (8001434 <set_usart1_buffer_Tx+0x3c>)
 8001408:	f000 f90c 	bl	8001624 <memset>
	if((BUFF_SIZE - strlen((char*)command) + 1) < 0){
		strcpy((char*)usart1.Tx,"Error command to Long\r\n");
		usart1.Tx_len = strlen((char*)"Error command to Long\r\n");
	}
	else{
		strcpy((char*)usart1.Tx,(char*)command);
 800140c:	6879      	ldr	r1, [r7, #4]
 800140e:	4809      	ldr	r0, [pc, #36]	; (8001434 <set_usart1_buffer_Tx+0x3c>)
 8001410:	f000 f930 	bl	8001674 <strcpy>
		usart1.Tx_len = strlen((char*)command);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7fe feab 	bl	8000170 <strlen>
 800141a:	4602      	mov	r2, r0
 800141c:	4b05      	ldr	r3, [pc, #20]	; (8001434 <set_usart1_buffer_Tx+0x3c>)
 800141e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	}
	usart1.write_index = 0;
 8001422:	4b04      	ldr	r3, [pc, #16]	; (8001434 <set_usart1_buffer_Tx+0x3c>)
 8001424:	2200      	movs	r2, #0
 8001426:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000764 	.word	0x20000764

08001438 <set_usart1_buffer_Rx>:


/*This function inits Rx buffer variables - should be called in init_usart1*/
void set_usart1_buffer_Rx(){
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0

	memset(usart1.Rx, '\0', BUFF_SIZE*sizeof(uint8_t));
 800143c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001440:	2100      	movs	r1, #0
 8001442:	4806      	ldr	r0, [pc, #24]	; (800145c <set_usart1_buffer_Rx+0x24>)
 8001444:	f000 f8ee 	bl	8001624 <memset>
	usart1.Rx_len = 0;
 8001448:	4b05      	ldr	r3, [pc, #20]	; (8001460 <set_usart1_buffer_Rx+0x28>)
 800144a:	2200      	movs	r2, #0
 800144c:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
	usart1.read_index = 0;
 8001450:	4b03      	ldr	r3, [pc, #12]	; (8001460 <set_usart1_buffer_Rx+0x28>)
 8001452:	2200      	movs	r2, #0
 8001454:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c

}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000964 	.word	0x20000964
 8001460:	20000764 	.word	0x20000764

08001464 <search_usart1_buffer_Rx>:

/*This function returns 3 values type STATE - defined by common.h:
 * PASS - when pass param is found.
 * FAIL - when fail param is found.
 * STANDBY - when neither pass param or fail param are found.*/
STATE search_usart1_buffer_Rx(uint8_t *pass, uint8_t *fail){
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]

	/*!TODO:need to check that usart1.Rx buffer wasn't overflow*/
	if((usart1.Rx_len + 1) < BUFF_SIZE){
 800146e:	4b1c      	ldr	r3, [pc, #112]	; (80014e0 <search_usart1_buffer_Rx+0x7c>)
 8001470:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001474:	3301      	adds	r3, #1
 8001476:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800147a:	d223      	bcs.n	80014c4 <search_usart1_buffer_Rx+0x60>

		if(strstr((const char*)usart1.Rx , (const char*)pass)){
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	4819      	ldr	r0, [pc, #100]	; (80014e4 <search_usart1_buffer_Rx+0x80>)
 8001480:	f000 f900 	bl	8001684 <strstr>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d006      	beq.n	8001498 <search_usart1_buffer_Rx+0x34>
			write_usart2((uint8_t*)usart1.Rx); //write response to screen
 800148a:	4816      	ldr	r0, [pc, #88]	; (80014e4 <search_usart1_buffer_Rx+0x80>)
 800148c:	f7ff ff3c 	bl	8001308 <write_usart2>
			set_usart1_buffer_Rx();
 8001490:	f7ff ffd2 	bl	8001438 <set_usart1_buffer_Rx>
			return (uint32_t)PASS;
 8001494:	2300      	movs	r3, #0
 8001496:	e01e      	b.n	80014d6 <search_usart1_buffer_Rx+0x72>
		}
		else if(strstr((const char*)usart1.Rx , (const char*)fail)){
 8001498:	6839      	ldr	r1, [r7, #0]
 800149a:	4812      	ldr	r0, [pc, #72]	; (80014e4 <search_usart1_buffer_Rx+0x80>)
 800149c:	f000 f8f2 	bl	8001684 <strstr>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d006      	beq.n	80014b4 <search_usart1_buffer_Rx+0x50>
			write_usart2((uint8_t*)usart1.Rx); //write response to screen
 80014a6:	480f      	ldr	r0, [pc, #60]	; (80014e4 <search_usart1_buffer_Rx+0x80>)
 80014a8:	f7ff ff2e 	bl	8001308 <write_usart2>
			set_usart1_buffer_Rx();
 80014ac:	f7ff ffc4 	bl	8001438 <set_usart1_buffer_Rx>
			return (uint32_t)FAIL;
 80014b0:	2302      	movs	r3, #2
 80014b2:	e010      	b.n	80014d6 <search_usart1_buffer_Rx+0x72>
		}
		else{
			write_usart2((uint8_t*)usart1.Rx);//for debuging
 80014b4:	480b      	ldr	r0, [pc, #44]	; (80014e4 <search_usart1_buffer_Rx+0x80>)
 80014b6:	f7ff ff27 	bl	8001308 <write_usart2>
			write_usart2((uint8_t*)"\r\n"); //for debuging
 80014ba:	480b      	ldr	r0, [pc, #44]	; (80014e8 <search_usart1_buffer_Rx+0x84>)
 80014bc:	f7ff ff24 	bl	8001308 <write_usart2>
			return (uint32_t)STANDBY;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e008      	b.n	80014d6 <search_usart1_buffer_Rx+0x72>

	}

	else{
		/*!TODO: when usart1.Rx buffer is overflown start check from end??*/
		write_usart2((uint8_t*)"\r\nBUFFER_OVERFLOW\r\n");
 80014c4:	4809      	ldr	r0, [pc, #36]	; (80014ec <search_usart1_buffer_Rx+0x88>)
 80014c6:	f7ff ff1f 	bl	8001308 <write_usart2>
		write_usart2((uint8_t*)usart1.Rx);
 80014ca:	4806      	ldr	r0, [pc, #24]	; (80014e4 <search_usart1_buffer_Rx+0x80>)
 80014cc:	f7ff ff1c 	bl	8001308 <write_usart2>
		set_usart1_buffer_Rx();
 80014d0:	f7ff ffb2 	bl	8001438 <set_usart1_buffer_Rx>
		return (uint32_t)STANDBY;
 80014d4:	2301      	movs	r3, #1
	}

}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000764 	.word	0x20000764
 80014e4:	20000964 	.word	0x20000964
 80014e8:	08002168 	.word	0x08002168
 80014ec:	0800216c 	.word	0x0800216c

080014f0 <USART1_IRQHandler>:

/*USART1 Interrupt Handler - Only Rx is set to have interrupts*/
void USART1_IRQHandler(void){
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0

	if(((USART1->SR) & 0x00000020) == 0x00000020){ //Check if RXNE=1, this means that Rx interrupt occurred (see RM 27.6.1)
 80014f4:	4b1e      	ldr	r3, [pc, #120]	; (8001570 <USART1_IRQHandler+0x80>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0320 	and.w	r3, r3, #32
 80014fc:	2b20      	cmp	r3, #32
 80014fe:	d132      	bne.n	8001566 <USART1_IRQHandler+0x76>

		c = USART1->DR; //This clear RXNE bit
 8001500:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <USART1_IRQHandler+0x80>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	b2da      	uxtb	r2, r3
 8001506:	4b1b      	ldr	r3, [pc, #108]	; (8001574 <USART1_IRQHandler+0x84>)
 8001508:	701a      	strb	r2, [r3, #0]
		if((usart1.Rx_len + 1) < BUFF_SIZE){
 800150a:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <USART1_IRQHandler+0x88>)
 800150c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001510:	3301      	adds	r3, #1
 8001512:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001516:	d20a      	bcs.n	800152e <USART1_IRQHandler+0x3e>
			usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 8001518:	4b17      	ldr	r3, [pc, #92]	; (8001578 <USART1_IRQHandler+0x88>)
 800151a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800151e:	4a15      	ldr	r2, [pc, #84]	; (8001574 <USART1_IRQHandler+0x84>)
 8001520:	7811      	ldrb	r1, [r2, #0]
 8001522:	4a15      	ldr	r2, [pc, #84]	; (8001578 <USART1_IRQHandler+0x88>)
 8001524:	4413      	add	r3, r2
 8001526:	460a      	mov	r2, r1
 8001528:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 800152c:	e00d      	b.n	800154a <USART1_IRQHandler+0x5a>
		}
		else{
			//Restart index
			usart1.read_index = 0;
 800152e:	4b12      	ldr	r3, [pc, #72]	; (8001578 <USART1_IRQHandler+0x88>)
 8001530:	2200      	movs	r2, #0
 8001532:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
			usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <USART1_IRQHandler+0x88>)
 8001538:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800153c:	4a0d      	ldr	r2, [pc, #52]	; (8001574 <USART1_IRQHandler+0x84>)
 800153e:	7811      	ldrb	r1, [r2, #0]
 8001540:	4a0d      	ldr	r2, [pc, #52]	; (8001578 <USART1_IRQHandler+0x88>)
 8001542:	4413      	add	r3, r2
 8001544:	460a      	mov	r2, r1
 8001546:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
		}
		usart1.read_index++;
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <USART1_IRQHandler+0x88>)
 800154c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001550:	3301      	adds	r3, #1
 8001552:	4a09      	ldr	r2, [pc, #36]	; (8001578 <USART1_IRQHandler+0x88>)
 8001554:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
		usart1.Rx_len++;
 8001558:	4b07      	ldr	r3, [pc, #28]	; (8001578 <USART1_IRQHandler+0x88>)
 800155a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800155e:	3301      	adds	r3, #1
 8001560:	4a05      	ldr	r2, [pc, #20]	; (8001578 <USART1_IRQHandler+0x88>)
 8001562:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
	}


}
 8001566:	bf00      	nop
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	40013800 	.word	0x40013800
 8001574:	20000b74 	.word	0x20000b74
 8001578:	20000764 	.word	0x20000764

0800157c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800157c:	480d      	ldr	r0, [pc, #52]	; (80015b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800157e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001580:	480d      	ldr	r0, [pc, #52]	; (80015b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001582:	490e      	ldr	r1, [pc, #56]	; (80015bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001584:	4a0e      	ldr	r2, [pc, #56]	; (80015c0 <LoopForever+0xe>)
  movs r3, #0
 8001586:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001588:	e002      	b.n	8001590 <LoopCopyDataInit>

0800158a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800158a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800158c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800158e:	3304      	adds	r3, #4

08001590 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001590:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001592:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001594:	d3f9      	bcc.n	800158a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001596:	4a0b      	ldr	r2, [pc, #44]	; (80015c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001598:	4c0b      	ldr	r4, [pc, #44]	; (80015c8 <LoopForever+0x16>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800159c:	e001      	b.n	80015a2 <LoopFillZerobss>

0800159e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800159e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015a0:	3204      	adds	r2, #4

080015a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015a4:	d3fb      	bcc.n	800159e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80015a6:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80015aa:	f000 f817 	bl	80015dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015ae:	f7ff fb49 	bl	8000c44 <main>

080015b2 <LoopForever>:

LoopForever:
    b LoopForever
 80015b2:	e7fe      	b.n	80015b2 <LoopForever>
  ldr   r0, =_estack
 80015b4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80015b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015bc:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 80015c0:	080021bc 	.word	0x080021bc
  ldr r2, =_sbss
 80015c4:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 80015c8:	20000b88 	.word	0x20000b88

080015cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015cc:	e7fe      	b.n	80015cc <ADC1_2_IRQHandler>
	...

080015d0 <__errno>:
 80015d0:	4b01      	ldr	r3, [pc, #4]	; (80015d8 <__errno+0x8>)
 80015d2:	6818      	ldr	r0, [r3, #0]
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	20000070 	.word	0x20000070

080015dc <__libc_init_array>:
 80015dc:	b570      	push	{r4, r5, r6, lr}
 80015de:	2500      	movs	r5, #0
 80015e0:	4e0c      	ldr	r6, [pc, #48]	; (8001614 <__libc_init_array+0x38>)
 80015e2:	4c0d      	ldr	r4, [pc, #52]	; (8001618 <__libc_init_array+0x3c>)
 80015e4:	1ba4      	subs	r4, r4, r6
 80015e6:	10a4      	asrs	r4, r4, #2
 80015e8:	42a5      	cmp	r5, r4
 80015ea:	d109      	bne.n	8001600 <__libc_init_array+0x24>
 80015ec:	f000 fc56 	bl	8001e9c <_init>
 80015f0:	2500      	movs	r5, #0
 80015f2:	4e0a      	ldr	r6, [pc, #40]	; (800161c <__libc_init_array+0x40>)
 80015f4:	4c0a      	ldr	r4, [pc, #40]	; (8001620 <__libc_init_array+0x44>)
 80015f6:	1ba4      	subs	r4, r4, r6
 80015f8:	10a4      	asrs	r4, r4, #2
 80015fa:	42a5      	cmp	r5, r4
 80015fc:	d105      	bne.n	800160a <__libc_init_array+0x2e>
 80015fe:	bd70      	pop	{r4, r5, r6, pc}
 8001600:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001604:	4798      	blx	r3
 8001606:	3501      	adds	r5, #1
 8001608:	e7ee      	b.n	80015e8 <__libc_init_array+0xc>
 800160a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800160e:	4798      	blx	r3
 8001610:	3501      	adds	r5, #1
 8001612:	e7f2      	b.n	80015fa <__libc_init_array+0x1e>
 8001614:	080021b4 	.word	0x080021b4
 8001618:	080021b4 	.word	0x080021b4
 800161c:	080021b4 	.word	0x080021b4
 8001620:	080021b8 	.word	0x080021b8

08001624 <memset>:
 8001624:	4603      	mov	r3, r0
 8001626:	4402      	add	r2, r0
 8001628:	4293      	cmp	r3, r2
 800162a:	d100      	bne.n	800162e <memset+0xa>
 800162c:	4770      	bx	lr
 800162e:	f803 1b01 	strb.w	r1, [r3], #1
 8001632:	e7f9      	b.n	8001628 <memset+0x4>

08001634 <siprintf>:
 8001634:	b40e      	push	{r1, r2, r3}
 8001636:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800163a:	b500      	push	{lr}
 800163c:	b09c      	sub	sp, #112	; 0x70
 800163e:	ab1d      	add	r3, sp, #116	; 0x74
 8001640:	9002      	str	r0, [sp, #8]
 8001642:	9006      	str	r0, [sp, #24]
 8001644:	9107      	str	r1, [sp, #28]
 8001646:	9104      	str	r1, [sp, #16]
 8001648:	4808      	ldr	r0, [pc, #32]	; (800166c <siprintf+0x38>)
 800164a:	4909      	ldr	r1, [pc, #36]	; (8001670 <siprintf+0x3c>)
 800164c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001650:	9105      	str	r1, [sp, #20]
 8001652:	6800      	ldr	r0, [r0, #0]
 8001654:	a902      	add	r1, sp, #8
 8001656:	9301      	str	r3, [sp, #4]
 8001658:	f000 f888 	bl	800176c <_svfiprintf_r>
 800165c:	2200      	movs	r2, #0
 800165e:	9b02      	ldr	r3, [sp, #8]
 8001660:	701a      	strb	r2, [r3, #0]
 8001662:	b01c      	add	sp, #112	; 0x70
 8001664:	f85d eb04 	ldr.w	lr, [sp], #4
 8001668:	b003      	add	sp, #12
 800166a:	4770      	bx	lr
 800166c:	20000070 	.word	0x20000070
 8001670:	ffff0208 	.word	0xffff0208

08001674 <strcpy>:
 8001674:	4603      	mov	r3, r0
 8001676:	f811 2b01 	ldrb.w	r2, [r1], #1
 800167a:	f803 2b01 	strb.w	r2, [r3], #1
 800167e:	2a00      	cmp	r2, #0
 8001680:	d1f9      	bne.n	8001676 <strcpy+0x2>
 8001682:	4770      	bx	lr

08001684 <strstr>:
 8001684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001686:	7803      	ldrb	r3, [r0, #0]
 8001688:	b17b      	cbz	r3, 80016aa <strstr+0x26>
 800168a:	4604      	mov	r4, r0
 800168c:	7823      	ldrb	r3, [r4, #0]
 800168e:	4620      	mov	r0, r4
 8001690:	1c66      	adds	r6, r4, #1
 8001692:	b17b      	cbz	r3, 80016b4 <strstr+0x30>
 8001694:	1e4a      	subs	r2, r1, #1
 8001696:	1e63      	subs	r3, r4, #1
 8001698:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800169c:	b14d      	cbz	r5, 80016b2 <strstr+0x2e>
 800169e:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80016a2:	4634      	mov	r4, r6
 80016a4:	42af      	cmp	r7, r5
 80016a6:	d0f7      	beq.n	8001698 <strstr+0x14>
 80016a8:	e7f0      	b.n	800168c <strstr+0x8>
 80016aa:	780b      	ldrb	r3, [r1, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	bf18      	it	ne
 80016b0:	2000      	movne	r0, #0
 80016b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b4:	4618      	mov	r0, r3
 80016b6:	e7fc      	b.n	80016b2 <strstr+0x2e>

080016b8 <__ssputs_r>:
 80016b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016bc:	688e      	ldr	r6, [r1, #8]
 80016be:	4682      	mov	sl, r0
 80016c0:	429e      	cmp	r6, r3
 80016c2:	460c      	mov	r4, r1
 80016c4:	4690      	mov	r8, r2
 80016c6:	4699      	mov	r9, r3
 80016c8:	d837      	bhi.n	800173a <__ssputs_r+0x82>
 80016ca:	898a      	ldrh	r2, [r1, #12]
 80016cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80016d0:	d031      	beq.n	8001736 <__ssputs_r+0x7e>
 80016d2:	2302      	movs	r3, #2
 80016d4:	6825      	ldr	r5, [r4, #0]
 80016d6:	6909      	ldr	r1, [r1, #16]
 80016d8:	1a6f      	subs	r7, r5, r1
 80016da:	6965      	ldr	r5, [r4, #20]
 80016dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80016e0:	fb95 f5f3 	sdiv	r5, r5, r3
 80016e4:	f109 0301 	add.w	r3, r9, #1
 80016e8:	443b      	add	r3, r7
 80016ea:	429d      	cmp	r5, r3
 80016ec:	bf38      	it	cc
 80016ee:	461d      	movcc	r5, r3
 80016f0:	0553      	lsls	r3, r2, #21
 80016f2:	d530      	bpl.n	8001756 <__ssputs_r+0x9e>
 80016f4:	4629      	mov	r1, r5
 80016f6:	f000 fb37 	bl	8001d68 <_malloc_r>
 80016fa:	4606      	mov	r6, r0
 80016fc:	b950      	cbnz	r0, 8001714 <__ssputs_r+0x5c>
 80016fe:	230c      	movs	r3, #12
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	f8ca 3000 	str.w	r3, [sl]
 8001708:	89a3      	ldrh	r3, [r4, #12]
 800170a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800170e:	81a3      	strh	r3, [r4, #12]
 8001710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001714:	463a      	mov	r2, r7
 8001716:	6921      	ldr	r1, [r4, #16]
 8001718:	f000 fab6 	bl	8001c88 <memcpy>
 800171c:	89a3      	ldrh	r3, [r4, #12]
 800171e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001726:	81a3      	strh	r3, [r4, #12]
 8001728:	6126      	str	r6, [r4, #16]
 800172a:	443e      	add	r6, r7
 800172c:	6026      	str	r6, [r4, #0]
 800172e:	464e      	mov	r6, r9
 8001730:	6165      	str	r5, [r4, #20]
 8001732:	1bed      	subs	r5, r5, r7
 8001734:	60a5      	str	r5, [r4, #8]
 8001736:	454e      	cmp	r6, r9
 8001738:	d900      	bls.n	800173c <__ssputs_r+0x84>
 800173a:	464e      	mov	r6, r9
 800173c:	4632      	mov	r2, r6
 800173e:	4641      	mov	r1, r8
 8001740:	6820      	ldr	r0, [r4, #0]
 8001742:	f000 faac 	bl	8001c9e <memmove>
 8001746:	68a3      	ldr	r3, [r4, #8]
 8001748:	2000      	movs	r0, #0
 800174a:	1b9b      	subs	r3, r3, r6
 800174c:	60a3      	str	r3, [r4, #8]
 800174e:	6823      	ldr	r3, [r4, #0]
 8001750:	441e      	add	r6, r3
 8001752:	6026      	str	r6, [r4, #0]
 8001754:	e7dc      	b.n	8001710 <__ssputs_r+0x58>
 8001756:	462a      	mov	r2, r5
 8001758:	f000 fb60 	bl	8001e1c <_realloc_r>
 800175c:	4606      	mov	r6, r0
 800175e:	2800      	cmp	r0, #0
 8001760:	d1e2      	bne.n	8001728 <__ssputs_r+0x70>
 8001762:	6921      	ldr	r1, [r4, #16]
 8001764:	4650      	mov	r0, sl
 8001766:	f000 fab3 	bl	8001cd0 <_free_r>
 800176a:	e7c8      	b.n	80016fe <__ssputs_r+0x46>

0800176c <_svfiprintf_r>:
 800176c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001770:	461d      	mov	r5, r3
 8001772:	898b      	ldrh	r3, [r1, #12]
 8001774:	b09d      	sub	sp, #116	; 0x74
 8001776:	061f      	lsls	r7, r3, #24
 8001778:	4680      	mov	r8, r0
 800177a:	460c      	mov	r4, r1
 800177c:	4616      	mov	r6, r2
 800177e:	d50f      	bpl.n	80017a0 <_svfiprintf_r+0x34>
 8001780:	690b      	ldr	r3, [r1, #16]
 8001782:	b96b      	cbnz	r3, 80017a0 <_svfiprintf_r+0x34>
 8001784:	2140      	movs	r1, #64	; 0x40
 8001786:	f000 faef 	bl	8001d68 <_malloc_r>
 800178a:	6020      	str	r0, [r4, #0]
 800178c:	6120      	str	r0, [r4, #16]
 800178e:	b928      	cbnz	r0, 800179c <_svfiprintf_r+0x30>
 8001790:	230c      	movs	r3, #12
 8001792:	f8c8 3000 	str.w	r3, [r8]
 8001796:	f04f 30ff 	mov.w	r0, #4294967295
 800179a:	e0c8      	b.n	800192e <_svfiprintf_r+0x1c2>
 800179c:	2340      	movs	r3, #64	; 0x40
 800179e:	6163      	str	r3, [r4, #20]
 80017a0:	2300      	movs	r3, #0
 80017a2:	9309      	str	r3, [sp, #36]	; 0x24
 80017a4:	2320      	movs	r3, #32
 80017a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80017aa:	2330      	movs	r3, #48	; 0x30
 80017ac:	f04f 0b01 	mov.w	fp, #1
 80017b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80017b4:	9503      	str	r5, [sp, #12]
 80017b6:	4637      	mov	r7, r6
 80017b8:	463d      	mov	r5, r7
 80017ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80017be:	b10b      	cbz	r3, 80017c4 <_svfiprintf_r+0x58>
 80017c0:	2b25      	cmp	r3, #37	; 0x25
 80017c2:	d13e      	bne.n	8001842 <_svfiprintf_r+0xd6>
 80017c4:	ebb7 0a06 	subs.w	sl, r7, r6
 80017c8:	d00b      	beq.n	80017e2 <_svfiprintf_r+0x76>
 80017ca:	4653      	mov	r3, sl
 80017cc:	4632      	mov	r2, r6
 80017ce:	4621      	mov	r1, r4
 80017d0:	4640      	mov	r0, r8
 80017d2:	f7ff ff71 	bl	80016b8 <__ssputs_r>
 80017d6:	3001      	adds	r0, #1
 80017d8:	f000 80a4 	beq.w	8001924 <_svfiprintf_r+0x1b8>
 80017dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80017de:	4453      	add	r3, sl
 80017e0:	9309      	str	r3, [sp, #36]	; 0x24
 80017e2:	783b      	ldrb	r3, [r7, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 809d 	beq.w	8001924 <_svfiprintf_r+0x1b8>
 80017ea:	2300      	movs	r3, #0
 80017ec:	f04f 32ff 	mov.w	r2, #4294967295
 80017f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80017f4:	9304      	str	r3, [sp, #16]
 80017f6:	9307      	str	r3, [sp, #28]
 80017f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80017fc:	931a      	str	r3, [sp, #104]	; 0x68
 80017fe:	462f      	mov	r7, r5
 8001800:	2205      	movs	r2, #5
 8001802:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001806:	4850      	ldr	r0, [pc, #320]	; (8001948 <_svfiprintf_r+0x1dc>)
 8001808:	f000 fa30 	bl	8001c6c <memchr>
 800180c:	9b04      	ldr	r3, [sp, #16]
 800180e:	b9d0      	cbnz	r0, 8001846 <_svfiprintf_r+0xda>
 8001810:	06d9      	lsls	r1, r3, #27
 8001812:	bf44      	itt	mi
 8001814:	2220      	movmi	r2, #32
 8001816:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800181a:	071a      	lsls	r2, r3, #28
 800181c:	bf44      	itt	mi
 800181e:	222b      	movmi	r2, #43	; 0x2b
 8001820:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001824:	782a      	ldrb	r2, [r5, #0]
 8001826:	2a2a      	cmp	r2, #42	; 0x2a
 8001828:	d015      	beq.n	8001856 <_svfiprintf_r+0xea>
 800182a:	462f      	mov	r7, r5
 800182c:	2000      	movs	r0, #0
 800182e:	250a      	movs	r5, #10
 8001830:	9a07      	ldr	r2, [sp, #28]
 8001832:	4639      	mov	r1, r7
 8001834:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001838:	3b30      	subs	r3, #48	; 0x30
 800183a:	2b09      	cmp	r3, #9
 800183c:	d94d      	bls.n	80018da <_svfiprintf_r+0x16e>
 800183e:	b1b8      	cbz	r0, 8001870 <_svfiprintf_r+0x104>
 8001840:	e00f      	b.n	8001862 <_svfiprintf_r+0xf6>
 8001842:	462f      	mov	r7, r5
 8001844:	e7b8      	b.n	80017b8 <_svfiprintf_r+0x4c>
 8001846:	4a40      	ldr	r2, [pc, #256]	; (8001948 <_svfiprintf_r+0x1dc>)
 8001848:	463d      	mov	r5, r7
 800184a:	1a80      	subs	r0, r0, r2
 800184c:	fa0b f000 	lsl.w	r0, fp, r0
 8001850:	4318      	orrs	r0, r3
 8001852:	9004      	str	r0, [sp, #16]
 8001854:	e7d3      	b.n	80017fe <_svfiprintf_r+0x92>
 8001856:	9a03      	ldr	r2, [sp, #12]
 8001858:	1d11      	adds	r1, r2, #4
 800185a:	6812      	ldr	r2, [r2, #0]
 800185c:	9103      	str	r1, [sp, #12]
 800185e:	2a00      	cmp	r2, #0
 8001860:	db01      	blt.n	8001866 <_svfiprintf_r+0xfa>
 8001862:	9207      	str	r2, [sp, #28]
 8001864:	e004      	b.n	8001870 <_svfiprintf_r+0x104>
 8001866:	4252      	negs	r2, r2
 8001868:	f043 0302 	orr.w	r3, r3, #2
 800186c:	9207      	str	r2, [sp, #28]
 800186e:	9304      	str	r3, [sp, #16]
 8001870:	783b      	ldrb	r3, [r7, #0]
 8001872:	2b2e      	cmp	r3, #46	; 0x2e
 8001874:	d10c      	bne.n	8001890 <_svfiprintf_r+0x124>
 8001876:	787b      	ldrb	r3, [r7, #1]
 8001878:	2b2a      	cmp	r3, #42	; 0x2a
 800187a:	d133      	bne.n	80018e4 <_svfiprintf_r+0x178>
 800187c:	9b03      	ldr	r3, [sp, #12]
 800187e:	3702      	adds	r7, #2
 8001880:	1d1a      	adds	r2, r3, #4
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	9203      	str	r2, [sp, #12]
 8001886:	2b00      	cmp	r3, #0
 8001888:	bfb8      	it	lt
 800188a:	f04f 33ff 	movlt.w	r3, #4294967295
 800188e:	9305      	str	r3, [sp, #20]
 8001890:	4d2e      	ldr	r5, [pc, #184]	; (800194c <_svfiprintf_r+0x1e0>)
 8001892:	2203      	movs	r2, #3
 8001894:	7839      	ldrb	r1, [r7, #0]
 8001896:	4628      	mov	r0, r5
 8001898:	f000 f9e8 	bl	8001c6c <memchr>
 800189c:	b138      	cbz	r0, 80018ae <_svfiprintf_r+0x142>
 800189e:	2340      	movs	r3, #64	; 0x40
 80018a0:	1b40      	subs	r0, r0, r5
 80018a2:	fa03 f000 	lsl.w	r0, r3, r0
 80018a6:	9b04      	ldr	r3, [sp, #16]
 80018a8:	3701      	adds	r7, #1
 80018aa:	4303      	orrs	r3, r0
 80018ac:	9304      	str	r3, [sp, #16]
 80018ae:	7839      	ldrb	r1, [r7, #0]
 80018b0:	2206      	movs	r2, #6
 80018b2:	4827      	ldr	r0, [pc, #156]	; (8001950 <_svfiprintf_r+0x1e4>)
 80018b4:	1c7e      	adds	r6, r7, #1
 80018b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80018ba:	f000 f9d7 	bl	8001c6c <memchr>
 80018be:	2800      	cmp	r0, #0
 80018c0:	d038      	beq.n	8001934 <_svfiprintf_r+0x1c8>
 80018c2:	4b24      	ldr	r3, [pc, #144]	; (8001954 <_svfiprintf_r+0x1e8>)
 80018c4:	bb13      	cbnz	r3, 800190c <_svfiprintf_r+0x1a0>
 80018c6:	9b03      	ldr	r3, [sp, #12]
 80018c8:	3307      	adds	r3, #7
 80018ca:	f023 0307 	bic.w	r3, r3, #7
 80018ce:	3308      	adds	r3, #8
 80018d0:	9303      	str	r3, [sp, #12]
 80018d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018d4:	444b      	add	r3, r9
 80018d6:	9309      	str	r3, [sp, #36]	; 0x24
 80018d8:	e76d      	b.n	80017b6 <_svfiprintf_r+0x4a>
 80018da:	fb05 3202 	mla	r2, r5, r2, r3
 80018de:	2001      	movs	r0, #1
 80018e0:	460f      	mov	r7, r1
 80018e2:	e7a6      	b.n	8001832 <_svfiprintf_r+0xc6>
 80018e4:	2300      	movs	r3, #0
 80018e6:	250a      	movs	r5, #10
 80018e8:	4619      	mov	r1, r3
 80018ea:	3701      	adds	r7, #1
 80018ec:	9305      	str	r3, [sp, #20]
 80018ee:	4638      	mov	r0, r7
 80018f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80018f4:	3a30      	subs	r2, #48	; 0x30
 80018f6:	2a09      	cmp	r2, #9
 80018f8:	d903      	bls.n	8001902 <_svfiprintf_r+0x196>
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0c8      	beq.n	8001890 <_svfiprintf_r+0x124>
 80018fe:	9105      	str	r1, [sp, #20]
 8001900:	e7c6      	b.n	8001890 <_svfiprintf_r+0x124>
 8001902:	fb05 2101 	mla	r1, r5, r1, r2
 8001906:	2301      	movs	r3, #1
 8001908:	4607      	mov	r7, r0
 800190a:	e7f0      	b.n	80018ee <_svfiprintf_r+0x182>
 800190c:	ab03      	add	r3, sp, #12
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	4622      	mov	r2, r4
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <_svfiprintf_r+0x1ec>)
 8001914:	a904      	add	r1, sp, #16
 8001916:	4640      	mov	r0, r8
 8001918:	f3af 8000 	nop.w
 800191c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001920:	4681      	mov	r9, r0
 8001922:	d1d6      	bne.n	80018d2 <_svfiprintf_r+0x166>
 8001924:	89a3      	ldrh	r3, [r4, #12]
 8001926:	065b      	lsls	r3, r3, #25
 8001928:	f53f af35 	bmi.w	8001796 <_svfiprintf_r+0x2a>
 800192c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800192e:	b01d      	add	sp, #116	; 0x74
 8001930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001934:	ab03      	add	r3, sp, #12
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	4622      	mov	r2, r4
 800193a:	4b07      	ldr	r3, [pc, #28]	; (8001958 <_svfiprintf_r+0x1ec>)
 800193c:	a904      	add	r1, sp, #16
 800193e:	4640      	mov	r0, r8
 8001940:	f000 f882 	bl	8001a48 <_printf_i>
 8001944:	e7ea      	b.n	800191c <_svfiprintf_r+0x1b0>
 8001946:	bf00      	nop
 8001948:	08002180 	.word	0x08002180
 800194c:	08002186 	.word	0x08002186
 8001950:	0800218a 	.word	0x0800218a
 8001954:	00000000 	.word	0x00000000
 8001958:	080016b9 	.word	0x080016b9

0800195c <_printf_common>:
 800195c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001960:	4691      	mov	r9, r2
 8001962:	461f      	mov	r7, r3
 8001964:	688a      	ldr	r2, [r1, #8]
 8001966:	690b      	ldr	r3, [r1, #16]
 8001968:	4606      	mov	r6, r0
 800196a:	4293      	cmp	r3, r2
 800196c:	bfb8      	it	lt
 800196e:	4613      	movlt	r3, r2
 8001970:	f8c9 3000 	str.w	r3, [r9]
 8001974:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001978:	460c      	mov	r4, r1
 800197a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800197e:	b112      	cbz	r2, 8001986 <_printf_common+0x2a>
 8001980:	3301      	adds	r3, #1
 8001982:	f8c9 3000 	str.w	r3, [r9]
 8001986:	6823      	ldr	r3, [r4, #0]
 8001988:	0699      	lsls	r1, r3, #26
 800198a:	bf42      	ittt	mi
 800198c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001990:	3302      	addmi	r3, #2
 8001992:	f8c9 3000 	strmi.w	r3, [r9]
 8001996:	6825      	ldr	r5, [r4, #0]
 8001998:	f015 0506 	ands.w	r5, r5, #6
 800199c:	d107      	bne.n	80019ae <_printf_common+0x52>
 800199e:	f104 0a19 	add.w	sl, r4, #25
 80019a2:	68e3      	ldr	r3, [r4, #12]
 80019a4:	f8d9 2000 	ldr.w	r2, [r9]
 80019a8:	1a9b      	subs	r3, r3, r2
 80019aa:	42ab      	cmp	r3, r5
 80019ac:	dc29      	bgt.n	8001a02 <_printf_common+0xa6>
 80019ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80019b2:	6822      	ldr	r2, [r4, #0]
 80019b4:	3300      	adds	r3, #0
 80019b6:	bf18      	it	ne
 80019b8:	2301      	movne	r3, #1
 80019ba:	0692      	lsls	r2, r2, #26
 80019bc:	d42e      	bmi.n	8001a1c <_printf_common+0xc0>
 80019be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80019c2:	4639      	mov	r1, r7
 80019c4:	4630      	mov	r0, r6
 80019c6:	47c0      	blx	r8
 80019c8:	3001      	adds	r0, #1
 80019ca:	d021      	beq.n	8001a10 <_printf_common+0xb4>
 80019cc:	6823      	ldr	r3, [r4, #0]
 80019ce:	68e5      	ldr	r5, [r4, #12]
 80019d0:	f003 0306 	and.w	r3, r3, #6
 80019d4:	2b04      	cmp	r3, #4
 80019d6:	bf18      	it	ne
 80019d8:	2500      	movne	r5, #0
 80019da:	f8d9 2000 	ldr.w	r2, [r9]
 80019de:	f04f 0900 	mov.w	r9, #0
 80019e2:	bf08      	it	eq
 80019e4:	1aad      	subeq	r5, r5, r2
 80019e6:	68a3      	ldr	r3, [r4, #8]
 80019e8:	6922      	ldr	r2, [r4, #16]
 80019ea:	bf08      	it	eq
 80019ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80019f0:	4293      	cmp	r3, r2
 80019f2:	bfc4      	itt	gt
 80019f4:	1a9b      	subgt	r3, r3, r2
 80019f6:	18ed      	addgt	r5, r5, r3
 80019f8:	341a      	adds	r4, #26
 80019fa:	454d      	cmp	r5, r9
 80019fc:	d11a      	bne.n	8001a34 <_printf_common+0xd8>
 80019fe:	2000      	movs	r0, #0
 8001a00:	e008      	b.n	8001a14 <_printf_common+0xb8>
 8001a02:	2301      	movs	r3, #1
 8001a04:	4652      	mov	r2, sl
 8001a06:	4639      	mov	r1, r7
 8001a08:	4630      	mov	r0, r6
 8001a0a:	47c0      	blx	r8
 8001a0c:	3001      	adds	r0, #1
 8001a0e:	d103      	bne.n	8001a18 <_printf_common+0xbc>
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a18:	3501      	adds	r5, #1
 8001a1a:	e7c2      	b.n	80019a2 <_printf_common+0x46>
 8001a1c:	2030      	movs	r0, #48	; 0x30
 8001a1e:	18e1      	adds	r1, r4, r3
 8001a20:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001a24:	1c5a      	adds	r2, r3, #1
 8001a26:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001a2a:	4422      	add	r2, r4
 8001a2c:	3302      	adds	r3, #2
 8001a2e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001a32:	e7c4      	b.n	80019be <_printf_common+0x62>
 8001a34:	2301      	movs	r3, #1
 8001a36:	4622      	mov	r2, r4
 8001a38:	4639      	mov	r1, r7
 8001a3a:	4630      	mov	r0, r6
 8001a3c:	47c0      	blx	r8
 8001a3e:	3001      	adds	r0, #1
 8001a40:	d0e6      	beq.n	8001a10 <_printf_common+0xb4>
 8001a42:	f109 0901 	add.w	r9, r9, #1
 8001a46:	e7d8      	b.n	80019fa <_printf_common+0x9e>

08001a48 <_printf_i>:
 8001a48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a4c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001a50:	460c      	mov	r4, r1
 8001a52:	7e09      	ldrb	r1, [r1, #24]
 8001a54:	b085      	sub	sp, #20
 8001a56:	296e      	cmp	r1, #110	; 0x6e
 8001a58:	4617      	mov	r7, r2
 8001a5a:	4606      	mov	r6, r0
 8001a5c:	4698      	mov	r8, r3
 8001a5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001a60:	f000 80b3 	beq.w	8001bca <_printf_i+0x182>
 8001a64:	d822      	bhi.n	8001aac <_printf_i+0x64>
 8001a66:	2963      	cmp	r1, #99	; 0x63
 8001a68:	d036      	beq.n	8001ad8 <_printf_i+0x90>
 8001a6a:	d80a      	bhi.n	8001a82 <_printf_i+0x3a>
 8001a6c:	2900      	cmp	r1, #0
 8001a6e:	f000 80b9 	beq.w	8001be4 <_printf_i+0x19c>
 8001a72:	2958      	cmp	r1, #88	; 0x58
 8001a74:	f000 8083 	beq.w	8001b7e <_printf_i+0x136>
 8001a78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001a7c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001a80:	e032      	b.n	8001ae8 <_printf_i+0xa0>
 8001a82:	2964      	cmp	r1, #100	; 0x64
 8001a84:	d001      	beq.n	8001a8a <_printf_i+0x42>
 8001a86:	2969      	cmp	r1, #105	; 0x69
 8001a88:	d1f6      	bne.n	8001a78 <_printf_i+0x30>
 8001a8a:	6820      	ldr	r0, [r4, #0]
 8001a8c:	6813      	ldr	r3, [r2, #0]
 8001a8e:	0605      	lsls	r5, r0, #24
 8001a90:	f103 0104 	add.w	r1, r3, #4
 8001a94:	d52a      	bpl.n	8001aec <_printf_i+0xa4>
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	6011      	str	r1, [r2, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	da03      	bge.n	8001aa6 <_printf_i+0x5e>
 8001a9e:	222d      	movs	r2, #45	; 0x2d
 8001aa0:	425b      	negs	r3, r3
 8001aa2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001aa6:	486f      	ldr	r0, [pc, #444]	; (8001c64 <_printf_i+0x21c>)
 8001aa8:	220a      	movs	r2, #10
 8001aaa:	e039      	b.n	8001b20 <_printf_i+0xd8>
 8001aac:	2973      	cmp	r1, #115	; 0x73
 8001aae:	f000 809d 	beq.w	8001bec <_printf_i+0x1a4>
 8001ab2:	d808      	bhi.n	8001ac6 <_printf_i+0x7e>
 8001ab4:	296f      	cmp	r1, #111	; 0x6f
 8001ab6:	d020      	beq.n	8001afa <_printf_i+0xb2>
 8001ab8:	2970      	cmp	r1, #112	; 0x70
 8001aba:	d1dd      	bne.n	8001a78 <_printf_i+0x30>
 8001abc:	6823      	ldr	r3, [r4, #0]
 8001abe:	f043 0320 	orr.w	r3, r3, #32
 8001ac2:	6023      	str	r3, [r4, #0]
 8001ac4:	e003      	b.n	8001ace <_printf_i+0x86>
 8001ac6:	2975      	cmp	r1, #117	; 0x75
 8001ac8:	d017      	beq.n	8001afa <_printf_i+0xb2>
 8001aca:	2978      	cmp	r1, #120	; 0x78
 8001acc:	d1d4      	bne.n	8001a78 <_printf_i+0x30>
 8001ace:	2378      	movs	r3, #120	; 0x78
 8001ad0:	4865      	ldr	r0, [pc, #404]	; (8001c68 <_printf_i+0x220>)
 8001ad2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001ad6:	e055      	b.n	8001b84 <_printf_i+0x13c>
 8001ad8:	6813      	ldr	r3, [r2, #0]
 8001ada:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001ade:	1d19      	adds	r1, r3, #4
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	6011      	str	r1, [r2, #0]
 8001ae4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e08c      	b.n	8001c06 <_printf_i+0x1be>
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001af2:	6011      	str	r1, [r2, #0]
 8001af4:	bf18      	it	ne
 8001af6:	b21b      	sxthne	r3, r3
 8001af8:	e7cf      	b.n	8001a9a <_printf_i+0x52>
 8001afa:	6813      	ldr	r3, [r2, #0]
 8001afc:	6825      	ldr	r5, [r4, #0]
 8001afe:	1d18      	adds	r0, r3, #4
 8001b00:	6010      	str	r0, [r2, #0]
 8001b02:	0628      	lsls	r0, r5, #24
 8001b04:	d501      	bpl.n	8001b0a <_printf_i+0xc2>
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	e002      	b.n	8001b10 <_printf_i+0xc8>
 8001b0a:	0668      	lsls	r0, r5, #25
 8001b0c:	d5fb      	bpl.n	8001b06 <_printf_i+0xbe>
 8001b0e:	881b      	ldrh	r3, [r3, #0]
 8001b10:	296f      	cmp	r1, #111	; 0x6f
 8001b12:	bf14      	ite	ne
 8001b14:	220a      	movne	r2, #10
 8001b16:	2208      	moveq	r2, #8
 8001b18:	4852      	ldr	r0, [pc, #328]	; (8001c64 <_printf_i+0x21c>)
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001b20:	6865      	ldr	r5, [r4, #4]
 8001b22:	2d00      	cmp	r5, #0
 8001b24:	60a5      	str	r5, [r4, #8]
 8001b26:	f2c0 8095 	blt.w	8001c54 <_printf_i+0x20c>
 8001b2a:	6821      	ldr	r1, [r4, #0]
 8001b2c:	f021 0104 	bic.w	r1, r1, #4
 8001b30:	6021      	str	r1, [r4, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d13d      	bne.n	8001bb2 <_printf_i+0x16a>
 8001b36:	2d00      	cmp	r5, #0
 8001b38:	f040 808e 	bne.w	8001c58 <_printf_i+0x210>
 8001b3c:	4665      	mov	r5, ip
 8001b3e:	2a08      	cmp	r2, #8
 8001b40:	d10b      	bne.n	8001b5a <_printf_i+0x112>
 8001b42:	6823      	ldr	r3, [r4, #0]
 8001b44:	07db      	lsls	r3, r3, #31
 8001b46:	d508      	bpl.n	8001b5a <_printf_i+0x112>
 8001b48:	6923      	ldr	r3, [r4, #16]
 8001b4a:	6862      	ldr	r2, [r4, #4]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	bfde      	ittt	le
 8001b50:	2330      	movle	r3, #48	; 0x30
 8001b52:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001b56:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001b5a:	ebac 0305 	sub.w	r3, ip, r5
 8001b5e:	6123      	str	r3, [r4, #16]
 8001b60:	f8cd 8000 	str.w	r8, [sp]
 8001b64:	463b      	mov	r3, r7
 8001b66:	aa03      	add	r2, sp, #12
 8001b68:	4621      	mov	r1, r4
 8001b6a:	4630      	mov	r0, r6
 8001b6c:	f7ff fef6 	bl	800195c <_printf_common>
 8001b70:	3001      	adds	r0, #1
 8001b72:	d14d      	bne.n	8001c10 <_printf_i+0x1c8>
 8001b74:	f04f 30ff 	mov.w	r0, #4294967295
 8001b78:	b005      	add	sp, #20
 8001b7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b7e:	4839      	ldr	r0, [pc, #228]	; (8001c64 <_printf_i+0x21c>)
 8001b80:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001b84:	6813      	ldr	r3, [r2, #0]
 8001b86:	6821      	ldr	r1, [r4, #0]
 8001b88:	1d1d      	adds	r5, r3, #4
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6015      	str	r5, [r2, #0]
 8001b8e:	060a      	lsls	r2, r1, #24
 8001b90:	d50b      	bpl.n	8001baa <_printf_i+0x162>
 8001b92:	07ca      	lsls	r2, r1, #31
 8001b94:	bf44      	itt	mi
 8001b96:	f041 0120 	orrmi.w	r1, r1, #32
 8001b9a:	6021      	strmi	r1, [r4, #0]
 8001b9c:	b91b      	cbnz	r3, 8001ba6 <_printf_i+0x15e>
 8001b9e:	6822      	ldr	r2, [r4, #0]
 8001ba0:	f022 0220 	bic.w	r2, r2, #32
 8001ba4:	6022      	str	r2, [r4, #0]
 8001ba6:	2210      	movs	r2, #16
 8001ba8:	e7b7      	b.n	8001b1a <_printf_i+0xd2>
 8001baa:	064d      	lsls	r5, r1, #25
 8001bac:	bf48      	it	mi
 8001bae:	b29b      	uxthmi	r3, r3
 8001bb0:	e7ef      	b.n	8001b92 <_printf_i+0x14a>
 8001bb2:	4665      	mov	r5, ip
 8001bb4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001bb8:	fb02 3311 	mls	r3, r2, r1, r3
 8001bbc:	5cc3      	ldrb	r3, [r0, r3]
 8001bbe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	2900      	cmp	r1, #0
 8001bc6:	d1f5      	bne.n	8001bb4 <_printf_i+0x16c>
 8001bc8:	e7b9      	b.n	8001b3e <_printf_i+0xf6>
 8001bca:	6813      	ldr	r3, [r2, #0]
 8001bcc:	6825      	ldr	r5, [r4, #0]
 8001bce:	1d18      	adds	r0, r3, #4
 8001bd0:	6961      	ldr	r1, [r4, #20]
 8001bd2:	6010      	str	r0, [r2, #0]
 8001bd4:	0628      	lsls	r0, r5, #24
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	d501      	bpl.n	8001bde <_printf_i+0x196>
 8001bda:	6019      	str	r1, [r3, #0]
 8001bdc:	e002      	b.n	8001be4 <_printf_i+0x19c>
 8001bde:	066a      	lsls	r2, r5, #25
 8001be0:	d5fb      	bpl.n	8001bda <_printf_i+0x192>
 8001be2:	8019      	strh	r1, [r3, #0]
 8001be4:	2300      	movs	r3, #0
 8001be6:	4665      	mov	r5, ip
 8001be8:	6123      	str	r3, [r4, #16]
 8001bea:	e7b9      	b.n	8001b60 <_printf_i+0x118>
 8001bec:	6813      	ldr	r3, [r2, #0]
 8001bee:	1d19      	adds	r1, r3, #4
 8001bf0:	6011      	str	r1, [r2, #0]
 8001bf2:	681d      	ldr	r5, [r3, #0]
 8001bf4:	6862      	ldr	r2, [r4, #4]
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4628      	mov	r0, r5
 8001bfa:	f000 f837 	bl	8001c6c <memchr>
 8001bfe:	b108      	cbz	r0, 8001c04 <_printf_i+0x1bc>
 8001c00:	1b40      	subs	r0, r0, r5
 8001c02:	6060      	str	r0, [r4, #4]
 8001c04:	6863      	ldr	r3, [r4, #4]
 8001c06:	6123      	str	r3, [r4, #16]
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001c0e:	e7a7      	b.n	8001b60 <_printf_i+0x118>
 8001c10:	6923      	ldr	r3, [r4, #16]
 8001c12:	462a      	mov	r2, r5
 8001c14:	4639      	mov	r1, r7
 8001c16:	4630      	mov	r0, r6
 8001c18:	47c0      	blx	r8
 8001c1a:	3001      	adds	r0, #1
 8001c1c:	d0aa      	beq.n	8001b74 <_printf_i+0x12c>
 8001c1e:	6823      	ldr	r3, [r4, #0]
 8001c20:	079b      	lsls	r3, r3, #30
 8001c22:	d413      	bmi.n	8001c4c <_printf_i+0x204>
 8001c24:	68e0      	ldr	r0, [r4, #12]
 8001c26:	9b03      	ldr	r3, [sp, #12]
 8001c28:	4298      	cmp	r0, r3
 8001c2a:	bfb8      	it	lt
 8001c2c:	4618      	movlt	r0, r3
 8001c2e:	e7a3      	b.n	8001b78 <_printf_i+0x130>
 8001c30:	2301      	movs	r3, #1
 8001c32:	464a      	mov	r2, r9
 8001c34:	4639      	mov	r1, r7
 8001c36:	4630      	mov	r0, r6
 8001c38:	47c0      	blx	r8
 8001c3a:	3001      	adds	r0, #1
 8001c3c:	d09a      	beq.n	8001b74 <_printf_i+0x12c>
 8001c3e:	3501      	adds	r5, #1
 8001c40:	68e3      	ldr	r3, [r4, #12]
 8001c42:	9a03      	ldr	r2, [sp, #12]
 8001c44:	1a9b      	subs	r3, r3, r2
 8001c46:	42ab      	cmp	r3, r5
 8001c48:	dcf2      	bgt.n	8001c30 <_printf_i+0x1e8>
 8001c4a:	e7eb      	b.n	8001c24 <_printf_i+0x1dc>
 8001c4c:	2500      	movs	r5, #0
 8001c4e:	f104 0919 	add.w	r9, r4, #25
 8001c52:	e7f5      	b.n	8001c40 <_printf_i+0x1f8>
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d1ac      	bne.n	8001bb2 <_printf_i+0x16a>
 8001c58:	7803      	ldrb	r3, [r0, #0]
 8001c5a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001c5e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001c62:	e76c      	b.n	8001b3e <_printf_i+0xf6>
 8001c64:	08002191 	.word	0x08002191
 8001c68:	080021a2 	.word	0x080021a2

08001c6c <memchr>:
 8001c6c:	b510      	push	{r4, lr}
 8001c6e:	b2c9      	uxtb	r1, r1
 8001c70:	4402      	add	r2, r0
 8001c72:	4290      	cmp	r0, r2
 8001c74:	4603      	mov	r3, r0
 8001c76:	d101      	bne.n	8001c7c <memchr+0x10>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	e003      	b.n	8001c84 <memchr+0x18>
 8001c7c:	781c      	ldrb	r4, [r3, #0]
 8001c7e:	3001      	adds	r0, #1
 8001c80:	428c      	cmp	r4, r1
 8001c82:	d1f6      	bne.n	8001c72 <memchr+0x6>
 8001c84:	4618      	mov	r0, r3
 8001c86:	bd10      	pop	{r4, pc}

08001c88 <memcpy>:
 8001c88:	b510      	push	{r4, lr}
 8001c8a:	1e43      	subs	r3, r0, #1
 8001c8c:	440a      	add	r2, r1
 8001c8e:	4291      	cmp	r1, r2
 8001c90:	d100      	bne.n	8001c94 <memcpy+0xc>
 8001c92:	bd10      	pop	{r4, pc}
 8001c94:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001c98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001c9c:	e7f7      	b.n	8001c8e <memcpy+0x6>

08001c9e <memmove>:
 8001c9e:	4288      	cmp	r0, r1
 8001ca0:	b510      	push	{r4, lr}
 8001ca2:	eb01 0302 	add.w	r3, r1, r2
 8001ca6:	d807      	bhi.n	8001cb8 <memmove+0x1a>
 8001ca8:	1e42      	subs	r2, r0, #1
 8001caa:	4299      	cmp	r1, r3
 8001cac:	d00a      	beq.n	8001cc4 <memmove+0x26>
 8001cae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001cb2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001cb6:	e7f8      	b.n	8001caa <memmove+0xc>
 8001cb8:	4283      	cmp	r3, r0
 8001cba:	d9f5      	bls.n	8001ca8 <memmove+0xa>
 8001cbc:	1881      	adds	r1, r0, r2
 8001cbe:	1ad2      	subs	r2, r2, r3
 8001cc0:	42d3      	cmn	r3, r2
 8001cc2:	d100      	bne.n	8001cc6 <memmove+0x28>
 8001cc4:	bd10      	pop	{r4, pc}
 8001cc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001cca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001cce:	e7f7      	b.n	8001cc0 <memmove+0x22>

08001cd0 <_free_r>:
 8001cd0:	b538      	push	{r3, r4, r5, lr}
 8001cd2:	4605      	mov	r5, r0
 8001cd4:	2900      	cmp	r1, #0
 8001cd6:	d043      	beq.n	8001d60 <_free_r+0x90>
 8001cd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001cdc:	1f0c      	subs	r4, r1, #4
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	bfb8      	it	lt
 8001ce2:	18e4      	addlt	r4, r4, r3
 8001ce4:	f000 f8d0 	bl	8001e88 <__malloc_lock>
 8001ce8:	4a1e      	ldr	r2, [pc, #120]	; (8001d64 <_free_r+0x94>)
 8001cea:	6813      	ldr	r3, [r2, #0]
 8001cec:	4610      	mov	r0, r2
 8001cee:	b933      	cbnz	r3, 8001cfe <_free_r+0x2e>
 8001cf0:	6063      	str	r3, [r4, #4]
 8001cf2:	6014      	str	r4, [r2, #0]
 8001cf4:	4628      	mov	r0, r5
 8001cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001cfa:	f000 b8c6 	b.w	8001e8a <__malloc_unlock>
 8001cfe:	42a3      	cmp	r3, r4
 8001d00:	d90b      	bls.n	8001d1a <_free_r+0x4a>
 8001d02:	6821      	ldr	r1, [r4, #0]
 8001d04:	1862      	adds	r2, r4, r1
 8001d06:	4293      	cmp	r3, r2
 8001d08:	bf01      	itttt	eq
 8001d0a:	681a      	ldreq	r2, [r3, #0]
 8001d0c:	685b      	ldreq	r3, [r3, #4]
 8001d0e:	1852      	addeq	r2, r2, r1
 8001d10:	6022      	streq	r2, [r4, #0]
 8001d12:	6063      	str	r3, [r4, #4]
 8001d14:	6004      	str	r4, [r0, #0]
 8001d16:	e7ed      	b.n	8001cf4 <_free_r+0x24>
 8001d18:	4613      	mov	r3, r2
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	b10a      	cbz	r2, 8001d22 <_free_r+0x52>
 8001d1e:	42a2      	cmp	r2, r4
 8001d20:	d9fa      	bls.n	8001d18 <_free_r+0x48>
 8001d22:	6819      	ldr	r1, [r3, #0]
 8001d24:	1858      	adds	r0, r3, r1
 8001d26:	42a0      	cmp	r0, r4
 8001d28:	d10b      	bne.n	8001d42 <_free_r+0x72>
 8001d2a:	6820      	ldr	r0, [r4, #0]
 8001d2c:	4401      	add	r1, r0
 8001d2e:	1858      	adds	r0, r3, r1
 8001d30:	4282      	cmp	r2, r0
 8001d32:	6019      	str	r1, [r3, #0]
 8001d34:	d1de      	bne.n	8001cf4 <_free_r+0x24>
 8001d36:	6810      	ldr	r0, [r2, #0]
 8001d38:	6852      	ldr	r2, [r2, #4]
 8001d3a:	4401      	add	r1, r0
 8001d3c:	6019      	str	r1, [r3, #0]
 8001d3e:	605a      	str	r2, [r3, #4]
 8001d40:	e7d8      	b.n	8001cf4 <_free_r+0x24>
 8001d42:	d902      	bls.n	8001d4a <_free_r+0x7a>
 8001d44:	230c      	movs	r3, #12
 8001d46:	602b      	str	r3, [r5, #0]
 8001d48:	e7d4      	b.n	8001cf4 <_free_r+0x24>
 8001d4a:	6820      	ldr	r0, [r4, #0]
 8001d4c:	1821      	adds	r1, r4, r0
 8001d4e:	428a      	cmp	r2, r1
 8001d50:	bf01      	itttt	eq
 8001d52:	6811      	ldreq	r1, [r2, #0]
 8001d54:	6852      	ldreq	r2, [r2, #4]
 8001d56:	1809      	addeq	r1, r1, r0
 8001d58:	6021      	streq	r1, [r4, #0]
 8001d5a:	6062      	str	r2, [r4, #4]
 8001d5c:	605c      	str	r4, [r3, #4]
 8001d5e:	e7c9      	b.n	8001cf4 <_free_r+0x24>
 8001d60:	bd38      	pop	{r3, r4, r5, pc}
 8001d62:	bf00      	nop
 8001d64:	20000b78 	.word	0x20000b78

08001d68 <_malloc_r>:
 8001d68:	b570      	push	{r4, r5, r6, lr}
 8001d6a:	1ccd      	adds	r5, r1, #3
 8001d6c:	f025 0503 	bic.w	r5, r5, #3
 8001d70:	3508      	adds	r5, #8
 8001d72:	2d0c      	cmp	r5, #12
 8001d74:	bf38      	it	cc
 8001d76:	250c      	movcc	r5, #12
 8001d78:	2d00      	cmp	r5, #0
 8001d7a:	4606      	mov	r6, r0
 8001d7c:	db01      	blt.n	8001d82 <_malloc_r+0x1a>
 8001d7e:	42a9      	cmp	r1, r5
 8001d80:	d903      	bls.n	8001d8a <_malloc_r+0x22>
 8001d82:	230c      	movs	r3, #12
 8001d84:	6033      	str	r3, [r6, #0]
 8001d86:	2000      	movs	r0, #0
 8001d88:	bd70      	pop	{r4, r5, r6, pc}
 8001d8a:	f000 f87d 	bl	8001e88 <__malloc_lock>
 8001d8e:	4a21      	ldr	r2, [pc, #132]	; (8001e14 <_malloc_r+0xac>)
 8001d90:	6814      	ldr	r4, [r2, #0]
 8001d92:	4621      	mov	r1, r4
 8001d94:	b991      	cbnz	r1, 8001dbc <_malloc_r+0x54>
 8001d96:	4c20      	ldr	r4, [pc, #128]	; (8001e18 <_malloc_r+0xb0>)
 8001d98:	6823      	ldr	r3, [r4, #0]
 8001d9a:	b91b      	cbnz	r3, 8001da4 <_malloc_r+0x3c>
 8001d9c:	4630      	mov	r0, r6
 8001d9e:	f000 f863 	bl	8001e68 <_sbrk_r>
 8001da2:	6020      	str	r0, [r4, #0]
 8001da4:	4629      	mov	r1, r5
 8001da6:	4630      	mov	r0, r6
 8001da8:	f000 f85e 	bl	8001e68 <_sbrk_r>
 8001dac:	1c43      	adds	r3, r0, #1
 8001dae:	d124      	bne.n	8001dfa <_malloc_r+0x92>
 8001db0:	230c      	movs	r3, #12
 8001db2:	4630      	mov	r0, r6
 8001db4:	6033      	str	r3, [r6, #0]
 8001db6:	f000 f868 	bl	8001e8a <__malloc_unlock>
 8001dba:	e7e4      	b.n	8001d86 <_malloc_r+0x1e>
 8001dbc:	680b      	ldr	r3, [r1, #0]
 8001dbe:	1b5b      	subs	r3, r3, r5
 8001dc0:	d418      	bmi.n	8001df4 <_malloc_r+0x8c>
 8001dc2:	2b0b      	cmp	r3, #11
 8001dc4:	d90f      	bls.n	8001de6 <_malloc_r+0x7e>
 8001dc6:	600b      	str	r3, [r1, #0]
 8001dc8:	18cc      	adds	r4, r1, r3
 8001dca:	50cd      	str	r5, [r1, r3]
 8001dcc:	4630      	mov	r0, r6
 8001dce:	f000 f85c 	bl	8001e8a <__malloc_unlock>
 8001dd2:	f104 000b 	add.w	r0, r4, #11
 8001dd6:	1d23      	adds	r3, r4, #4
 8001dd8:	f020 0007 	bic.w	r0, r0, #7
 8001ddc:	1ac3      	subs	r3, r0, r3
 8001dde:	d0d3      	beq.n	8001d88 <_malloc_r+0x20>
 8001de0:	425a      	negs	r2, r3
 8001de2:	50e2      	str	r2, [r4, r3]
 8001de4:	e7d0      	b.n	8001d88 <_malloc_r+0x20>
 8001de6:	684b      	ldr	r3, [r1, #4]
 8001de8:	428c      	cmp	r4, r1
 8001dea:	bf16      	itet	ne
 8001dec:	6063      	strne	r3, [r4, #4]
 8001dee:	6013      	streq	r3, [r2, #0]
 8001df0:	460c      	movne	r4, r1
 8001df2:	e7eb      	b.n	8001dcc <_malloc_r+0x64>
 8001df4:	460c      	mov	r4, r1
 8001df6:	6849      	ldr	r1, [r1, #4]
 8001df8:	e7cc      	b.n	8001d94 <_malloc_r+0x2c>
 8001dfa:	1cc4      	adds	r4, r0, #3
 8001dfc:	f024 0403 	bic.w	r4, r4, #3
 8001e00:	42a0      	cmp	r0, r4
 8001e02:	d005      	beq.n	8001e10 <_malloc_r+0xa8>
 8001e04:	1a21      	subs	r1, r4, r0
 8001e06:	4630      	mov	r0, r6
 8001e08:	f000 f82e 	bl	8001e68 <_sbrk_r>
 8001e0c:	3001      	adds	r0, #1
 8001e0e:	d0cf      	beq.n	8001db0 <_malloc_r+0x48>
 8001e10:	6025      	str	r5, [r4, #0]
 8001e12:	e7db      	b.n	8001dcc <_malloc_r+0x64>
 8001e14:	20000b78 	.word	0x20000b78
 8001e18:	20000b7c 	.word	0x20000b7c

08001e1c <_realloc_r>:
 8001e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e1e:	4607      	mov	r7, r0
 8001e20:	4614      	mov	r4, r2
 8001e22:	460e      	mov	r6, r1
 8001e24:	b921      	cbnz	r1, 8001e30 <_realloc_r+0x14>
 8001e26:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	f7ff bf9c 	b.w	8001d68 <_malloc_r>
 8001e30:	b922      	cbnz	r2, 8001e3c <_realloc_r+0x20>
 8001e32:	f7ff ff4d 	bl	8001cd0 <_free_r>
 8001e36:	4625      	mov	r5, r4
 8001e38:	4628      	mov	r0, r5
 8001e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e3c:	f000 f826 	bl	8001e8c <_malloc_usable_size_r>
 8001e40:	42a0      	cmp	r0, r4
 8001e42:	d20f      	bcs.n	8001e64 <_realloc_r+0x48>
 8001e44:	4621      	mov	r1, r4
 8001e46:	4638      	mov	r0, r7
 8001e48:	f7ff ff8e 	bl	8001d68 <_malloc_r>
 8001e4c:	4605      	mov	r5, r0
 8001e4e:	2800      	cmp	r0, #0
 8001e50:	d0f2      	beq.n	8001e38 <_realloc_r+0x1c>
 8001e52:	4631      	mov	r1, r6
 8001e54:	4622      	mov	r2, r4
 8001e56:	f7ff ff17 	bl	8001c88 <memcpy>
 8001e5a:	4631      	mov	r1, r6
 8001e5c:	4638      	mov	r0, r7
 8001e5e:	f7ff ff37 	bl	8001cd0 <_free_r>
 8001e62:	e7e9      	b.n	8001e38 <_realloc_r+0x1c>
 8001e64:	4635      	mov	r5, r6
 8001e66:	e7e7      	b.n	8001e38 <_realloc_r+0x1c>

08001e68 <_sbrk_r>:
 8001e68:	b538      	push	{r3, r4, r5, lr}
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	4c05      	ldr	r4, [pc, #20]	; (8001e84 <_sbrk_r+0x1c>)
 8001e6e:	4605      	mov	r5, r0
 8001e70:	4608      	mov	r0, r1
 8001e72:	6023      	str	r3, [r4, #0]
 8001e74:	f7fe ff16 	bl	8000ca4 <_sbrk>
 8001e78:	1c43      	adds	r3, r0, #1
 8001e7a:	d102      	bne.n	8001e82 <_sbrk_r+0x1a>
 8001e7c:	6823      	ldr	r3, [r4, #0]
 8001e7e:	b103      	cbz	r3, 8001e82 <_sbrk_r+0x1a>
 8001e80:	602b      	str	r3, [r5, #0]
 8001e82:	bd38      	pop	{r3, r4, r5, pc}
 8001e84:	20000b84 	.word	0x20000b84

08001e88 <__malloc_lock>:
 8001e88:	4770      	bx	lr

08001e8a <__malloc_unlock>:
 8001e8a:	4770      	bx	lr

08001e8c <_malloc_usable_size_r>:
 8001e8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e90:	1f18      	subs	r0, r3, #4
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	bfbc      	itt	lt
 8001e96:	580b      	ldrlt	r3, [r1, r0]
 8001e98:	18c0      	addlt	r0, r0, r3
 8001e9a:	4770      	bx	lr

08001e9c <_init>:
 8001e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e9e:	bf00      	nop
 8001ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ea2:	bc08      	pop	{r3}
 8001ea4:	469e      	mov	lr, r3
 8001ea6:	4770      	bx	lr

08001ea8 <_fini>:
 8001ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eaa:	bf00      	nop
 8001eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eae:	bc08      	pop	{r3}
 8001eb0:	469e      	mov	lr, r3
 8001eb2:	4770      	bx	lr
