{
  "design": {
    "design_info": {
      "boundary_crc": "0xE50F3ADCDB69566E",
      "device": "xc7k325tffg676-2",
      "gen_directory": "../../../../LongTeng-GPU.gen/longteng_sources/bd/longteng_top",
      "name": "longteng_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "pcie_controller": "",
      "pcie_clock_generator": "",
      "axi_controller": "",
      "memory_controller": "",
      "memory_clock_generator": "",
      "memory_reset_controller": "",
      "pcie_reset_controller": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "rst_memory_clock_generator_100M": "",
      "frame_buffer_DMA": "",
      "rst_memory_clock_generator_400M": "",
      "gpio_controller": "",
      "video_stream_to_video": "",
      "hdmi_phy": "",
      "hdmi_ddc_controller": "",
      "microblaze_interrupt_controller": "",
      "video_timing_controller": "",
      "reset_slice": "",
      "interrupt_slice": "",
      "hdmi_clock": "",
      "axi_i2c_reset": "",
      "hdmi_enable_slice": ""
    },
    "interface_ports": {
      "clk_pcie_ref": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "clk_pcie_ref_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "clk_pcie_ref_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pcie_connector": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_connector_rxn",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_connector_rxp",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_connector_txn",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_connector_txp",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "DDR3_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "DDR3_0_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR3_0_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR3_0_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR3_0_addr",
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "BA": {
            "physical_name": "DDR3_0_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "DDR3_0_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "DDR3_0_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "DDR3_0_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "DDR3_0_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "DDR3_0_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "DDR3_0_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "DDR3_0_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "DDR3_0_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR3_0_dm",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ODT": {
            "physical_name": "DDR3_0_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "HDMI_DDC": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "HDMI_DDC_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "HDMI_DDC_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "HDMI_DDC_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "HDMI_DDC_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "HDMI_DDC_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "HDMI_DDC_sda_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "pcie_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "pcie_ready": {
        "direction": "O"
      },
      "ddr3_ready": {
        "direction": "O"
      },
      "clk_50m": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "longteng_top_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "HDMI_TMDS_clk_p": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "HDMI_TMDS_clk_n": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "HDMI_TMDS_data_p": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "HDMI_TMDS_data_n": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "hdmi_enable": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "pcie_controller": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "ip_revision": "10",
        "xci_name": "longteng_top_axi_pcie_0_0",
        "xci_path": "ip/longteng_top_axi_pcie_0_0/longteng_top_axi_pcie_0_0.xci",
        "inst_hier_path": "pcie_controller",
        "parameters": {
          "AXIBAR2PCIEBAR_0": {
            "value": "0x00000000"
          },
          "AXIBAR_AS_0": {
            "value": "true"
          },
          "BAR0_SCALE": {
            "value": "Megabytes"
          },
          "BAR0_SIZE": {
            "value": "128"
          },
          "BAR_64BIT": {
            "value": "true"
          },
          "BASE_CLASS_MENU": {
            "value": "Display_controller"
          },
          "CLASS_CODE": {
            "value": "0x030000"
          },
          "DEVICE_ID": {
            "value": "0xbeef"
          },
          "ENABLE_CLASS_CODE": {
            "value": "false"
          },
          "INTERRUPT_PIN": {
            "value": "false"
          },
          "MAX_LINK_SPEED": {
            "value": "5.0_GT/s"
          },
          "M_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "NO_OF_LANES": {
            "value": "X4"
          },
          "NUM_MSI_REQ": {
            "value": "1"
          },
          "SUBSYSTEM_ID": {
            "value": "0xbabe"
          },
          "SUBSYSTEM_VENDOR_ID": {
            "value": "0xcafe"
          },
          "SUB_CLASS_INTERFACE_MENU": {
            "value": "VGA_compatible_controller"
          },
          "S_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "VENDOR_ID": {
            "value": "0xf00d"
          },
          "enable_jtag_dbg": {
            "value": "false"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          },
          "S_AXI_CTL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CTL"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI": {
              "address_blocks": {
                "BAR0": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_0",
                  "offset_high_param": "AXIBAR_HIGHADDR_0"
                }
              }
            },
            "S_AXI_CTL": {
              "address_blocks": {
                "CTL0": {
                  "base_address": "0",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory",
                  "offset_base_param": "BASEADDR",
                  "offset_high_param": "HIGHADDR"
                }
              }
            }
          },
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "pcie_clock_generator": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "longteng_top_util_ds_buf_0_2",
        "xci_path": "ip/longteng_top_util_ds_buf_0_2/longteng_top_util_ds_buf_0_2.xci",
        "inst_hier_path": "pcie_clock_generator",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "axi_controller": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "21",
        "xci_name": "longteng_top_smartconnect_0_0",
        "xci_path": "ip/longteng_top_smartconnect_0_0/longteng_top_smartconnect_0_0.xci",
        "inst_hier_path": "axi_controller",
        "parameters": {
          "NUM_CLKS": {
            "value": "5"
          },
          "NUM_MI": {
            "value": "6"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "memory_controller": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "1",
        "xci_name": "longteng_top_mig_7series_0_0",
        "xci_path": "ip/longteng_top_mig_7series_0_0_1/longteng_top_mig_7series_0_0.xci",
        "inst_hier_path": "memory_controller",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "memory_clock_generator": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "longteng_top_clk_wiz_0_0",
        "xci_path": "ip/longteng_top_clk_wiz_0_0/longteng_top_clk_wiz_0_0.xci",
        "inst_hier_path": "memory_clock_generator",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "126.902"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT2_JITTER": {
            "value": "142.107"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "162.035"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_400m"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_200m"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_100m"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_IN_FREQ": {
            "value": "50.000"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "memory_reset_controller": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_proc_sys_reset_0_1",
        "xci_path": "ip/longteng_top_proc_sys_reset_0_1/longteng_top_proc_sys_reset_0_1.xci",
        "inst_hier_path": "memory_reset_controller"
      },
      "pcie_reset_controller": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_proc_sys_reset_1_0",
        "xci_path": "ip/longteng_top_proc_sys_reset_1_0/longteng_top_proc_sys_reset_1_0.xci",
        "inst_hier_path": "pcie_reset_controller"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "12",
        "xci_name": "longteng_top_microblaze_0_0",
        "xci_path": "ip/longteng_top_microblaze_0_0/longteng_top_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DATA_SIZE": {
            "value": "32"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "0"
          },
          "C_USE_ICACHE": {
            "value": "0"
          },
          "G_TEMPLATE_LIST": {
            "value": "8"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > longteng_top microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "longteng_top_dlmb_v10_0",
            "xci_path": "ip/longteng_top_dlmb_v10_0/longteng_top_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "longteng_top_ilmb_v10_0",
            "xci_path": "ip/longteng_top_ilmb_v10_0/longteng_top_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "longteng_top_dlmb_bram_if_cntlr_0",
            "xci_path": "ip/longteng_top_dlmb_bram_if_cntlr_0/longteng_top_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x80000000 32 > longteng_top microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "longteng_top_ilmb_bram_if_cntlr_0",
            "xci_path": "ip/longteng_top_ilmb_bram_if_cntlr_0/longteng_top_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "7",
            "xci_name": "longteng_top_lmb_bram_0",
            "xci_path": "ip/longteng_top_lmb_bram_0/longteng_top_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "memory_clock_generator_clk_100m": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "25",
        "xci_name": "longteng_top_mdm_1_0",
        "xci_path": "ip/longteng_top_mdm_1_0/longteng_top_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_memory_clock_generator_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_rst_memory_clock_generator_100M_0",
        "xci_path": "ip/longteng_top_rst_memory_clock_generator_100M_0/longteng_top_rst_memory_clock_generator_100M_0.xci",
        "inst_hier_path": "rst_memory_clock_generator_100M"
      },
      "frame_buffer_DMA": {
        "vlnv": "xilinx.com:ip:v_frmbuf_rd:2.5",
        "ip_revision": "0",
        "xci_name": "longteng_top_v_frmbuf_rd_0_1",
        "xci_path": "ip/longteng_top_v_frmbuf_rd_0_1/longteng_top_v_frmbuf_rd_0_1.xci",
        "inst_hier_path": "frame_buffer_DMA",
        "parameters": {
          "HAS_ALPHA": {
            "value": "1"
          },
          "HAS_BGRA8": {
            "value": "1"
          },
          "MAX_COLS": {
            "value": "1920"
          },
          "MAX_ROWS": {
            "value": "1080"
          }
        },
        "interface_ports": {
          "m_axi_mm_video": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_mm_video",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_mm_video": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "rst_memory_clock_generator_400M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_rst_memory_clock_generator_400M_0",
        "xci_path": "ip/longteng_top_rst_memory_clock_generator_400M_0/longteng_top_rst_memory_clock_generator_400M_0.xci",
        "inst_hier_path": "rst_memory_clock_generator_400M"
      },
      "gpio_controller": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "longteng_top_axi_gpio_0_0",
        "xci_path": "ip/longteng_top_axi_gpio_0_0/longteng_top_axi_gpio_0_0.xci",
        "inst_hier_path": "gpio_controller",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000001"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "video_stream_to_video": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "ip_revision": "17",
        "xci_name": "longteng_top_v_axi4s_vid_out_0_1",
        "xci_path": "ip/longteng_top_v_axi4s_vid_out_0_1/longteng_top_v_axi4s_vid_out_0_1.xci",
        "inst_hier_path": "video_stream_to_video",
        "parameters": {
          "C_PIXELS_PER_CLOCK": {
            "value": "2"
          },
          "C_S_AXIS_VIDEO_FORMAT": {
            "value": "6"
          },
          "C_VTG_MASTER_SLAVE": {
            "value": "0"
          }
        }
      },
      "hdmi_phy": {
        "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
        "ip_revision": "8",
        "xci_name": "longteng_top_rgb2dvi_0_0",
        "xci_path": "ip/longteng_top_rgb2dvi_0_0/longteng_top_rgb2dvi_0_0.xci",
        "inst_hier_path": "hdmi_phy",
        "parameters": {
          "kGenerateSerialClk": {
            "value": "false"
          },
          "kRstActiveHigh": {
            "value": "false"
          }
        }
      },
      "hdmi_ddc_controller": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "5",
        "xci_name": "longteng_top_axi_iic_0_1",
        "xci_path": "ip/longteng_top_axi_iic_0_1/longteng_top_axi_iic_0_1.xci",
        "inst_hier_path": "hdmi_ddc_controller"
      },
      "microblaze_interrupt_controller": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "18",
        "xci_name": "longteng_top_axi_intc_0_0",
        "xci_path": "ip/longteng_top_axi_intc_0_0/longteng_top_axi_intc_0_0.xci",
        "inst_hier_path": "microblaze_interrupt_controller"
      },
      "video_timing_controller": {
        "vlnv": "xilinx.com:ip:v_tc:6.2",
        "ip_revision": "7",
        "xci_name": "longteng_top_v_tc_0_0",
        "xci_path": "ip/longteng_top_v_tc_0_0/longteng_top_v_tc_0_0.xci",
        "inst_hier_path": "video_timing_controller",
        "parameters": {
          "HAS_INTC_IF": {
            "value": "false"
          },
          "VIDEO_MODE": {
            "value": "720p"
          },
          "enable_detection": {
            "value": "false"
          },
          "enable_generation": {
            "value": "true"
          },
          "max_clocks_per_line": {
            "value": "2048"
          },
          "max_lines_per_frame": {
            "value": "2048"
          }
        }
      },
      "reset_slice": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "longteng_top_xlslice_0_0",
        "xci_path": "ip/longteng_top_xlslice_0_0/longteng_top_xlslice_0_0.xci",
        "inst_hier_path": "reset_slice",
        "parameters": {
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "interrupt_slice": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "longteng_top_xlconcat_0_0",
        "xci_path": "ip/longteng_top_xlconcat_0_0/longteng_top_xlconcat_0_0.xci",
        "inst_hier_path": "interrupt_slice",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "hdmi_clock": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "longteng_top_clk_wiz_0_2",
        "xci_path": "ip/longteng_top_clk_wiz_0_2/longteng_top_clk_wiz_0_2.xci",
        "inst_hier_path": "hdmi_clock",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "462.435"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "610.813"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "74.25"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "372.733"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "610.813"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "371.25"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clock_720p"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_ser_720p"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "No_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "59.375"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DUTY_CYCLE": {
            "value": "0.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "2"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "4"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PLL_CLKIN_PERIOD": {
            "value": "20.000"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "50.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_MIN_POWER": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "axi_i2c_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_proc_sys_reset_0_2",
        "xci_path": "ip/longteng_top_proc_sys_reset_0_2/longteng_top_proc_sys_reset_0_2.xci",
        "inst_hier_path": "axi_i2c_reset"
      },
      "hdmi_enable_slice": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "longteng_top_xlslice_0_1",
        "xci_path": "ip/longteng_top_xlslice_0_1/longteng_top_xlslice_0_1.xci",
        "inst_hier_path": "hdmi_enable_slice",
        "parameters": {
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "clk_pcie_ref",
          "pcie_clock_generator/CLK_IN_D"
        ]
      },
      "axi_controller_M01_AXI": {
        "interface_ports": [
          "axi_controller/M01_AXI",
          "frame_buffer_DMA/s_axi_CTRL"
        ]
      },
      "axi_controller_M02_AXI": {
        "interface_ports": [
          "axi_controller/M02_AXI",
          "hdmi_ddc_controller/S_AXI"
        ]
      },
      "axi_controller_M03_AXI": {
        "interface_ports": [
          "axi_controller/M03_AXI",
          "microblaze_interrupt_controller/s_axi"
        ]
      },
      "axi_controller_M04_AXI": {
        "interface_ports": [
          "axi_controller/M04_AXI",
          "gpio_controller/S_AXI"
        ]
      },
      "axi_controller_M05_AXI": {
        "interface_ports": [
          "axi_controller/M05_AXI",
          "video_timing_controller/ctrl"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "HDMI_DDC",
          "hdmi_ddc_controller/IIC"
        ]
      },
      "axi_intc_0_interrupt": {
        "interface_ports": [
          "microblaze_interrupt_controller/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "frame_buffer_DMA_m_axi_mm_video": {
        "interface_ports": [
          "frame_buffer_DMA/m_axi_mm_video",
          "axi_controller/S02_AXI"
        ]
      },
      "frame_buffer_DMA_m_axis_video": {
        "interface_ports": [
          "frame_buffer_DMA/m_axis_video",
          "video_stream_to_video/video_in"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "axi_controller/S01_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3_0",
          "memory_controller/DDR3"
        ]
      },
      "pcie_controller_M_AXI": {
        "interface_ports": [
          "axi_controller/S00_AXI",
          "pcie_controller/M_AXI"
        ]
      },
      "pcie_controller_pcie_7x_mgt": {
        "interface_ports": [
          "pcie_connector",
          "pcie_controller/pcie_7x_mgt"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_controller/M00_AXI",
          "memory_controller/S_AXI"
        ]
      },
      "v_axi4s_vid_out_0_vid_io_out": {
        "interface_ports": [
          "video_stream_to_video/vid_io_out",
          "hdmi_phy/RGB"
        ]
      },
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "video_stream_to_video/vtiming_in",
          "video_timing_controller/vtiming_out"
        ]
      }
    },
    "nets": {
      "axi_i2c_reset_peripheral_aresetn": {
        "ports": [
          "axi_i2c_reset/peripheral_aresetn",
          "hdmi_ddc_controller/s_axi_aresetn"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "hdmi_ddc_controller/iic2intc_irpt",
          "interrupt_slice/In1"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_50m",
          "memory_clock_generator/clk_in1",
          "hdmi_clock/clk_in1"
        ]
      },
      "clk_wiz_0_clk_200m": {
        "ports": [
          "memory_clock_generator/clk_200m",
          "memory_controller/clk_ref_i",
          "hdmi_ddc_controller/s_axi_aclk",
          "axi_controller/aclk4",
          "axi_i2c_reset/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_400m": {
        "ports": [
          "memory_clock_generator/clk_400m",
          "memory_controller/sys_clk_i",
          "frame_buffer_DMA/ap_clk",
          "axi_controller/aclk3",
          "rst_memory_clock_generator_400M/slowest_sync_clk",
          "microblaze_interrupt_controller/s_axi_aclk",
          "gpio_controller/s_axi_aclk",
          "video_stream_to_video/aclk",
          "video_timing_controller/s_axi_aclk"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "pcie_reset",
          "memory_reset_controller/ext_reset_in",
          "pcie_reset_controller/ext_reset_in",
          "memory_controller/sys_rst",
          "rst_memory_clock_generator_400M/ext_reset_in"
        ]
      },
      "frame_buffer_DMA_interrupt": {
        "ports": [
          "frame_buffer_DMA/interrupt",
          "interrupt_slice/In0"
        ]
      },
      "gpio_controller_gpio_io_o": {
        "ports": [
          "gpio_controller/gpio_io_o",
          "reset_slice/Din",
          "hdmi_enable_slice/Din"
        ]
      },
      "hdmi_clock_clk_ser_720p": {
        "ports": [
          "hdmi_clock/clk_ser_720p",
          "hdmi_phy/SerialClk"
        ]
      },
      "hdmi_clock_clock_720p": {
        "ports": [
          "hdmi_clock/clock_720p",
          "hdmi_phy/PixelClk",
          "video_timing_controller/clk"
        ]
      },
      "hdmi_clock_locked": {
        "ports": [
          "hdmi_clock/locked",
          "video_timing_controller/clken"
        ]
      },
      "hdmi_enable_slice_Dout": {
        "ports": [
          "hdmi_enable_slice/Dout",
          "hdmi_enable"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_memory_clock_generator_100M/mb_debug_sys_rst"
        ]
      },
      "memory_clock_generator_clk_100m": {
        "ports": [
          "memory_clock_generator/clk_100m",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_memory_clock_generator_100M/slowest_sync_clk",
          "axi_controller/aclk2"
        ]
      },
      "memory_controller_ui_clk_sync_rst": {
        "ports": [
          "memory_controller/ui_clk_sync_rst",
          "rst_memory_clock_generator_100M/ext_reset_in"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "memory_controller/init_calib_complete",
          "ddr3_ready"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "memory_controller/mmcm_locked",
          "memory_reset_controller/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "memory_controller/ui_clk",
          "axi_controller/aclk1",
          "memory_reset_controller/slowest_sync_clk"
        ]
      },
      "pcie_controller_axi_aclk_out": {
        "ports": [
          "pcie_controller/axi_aclk_out",
          "axi_controller/aclk",
          "pcie_reset_controller/slowest_sync_clk"
        ]
      },
      "pcie_controller_mmcm_lock": {
        "ports": [
          "pcie_controller/mmcm_lock",
          "pcie_reset_controller/dcm_locked"
        ]
      },
      "pcie_controller_user_link_up": {
        "ports": [
          "pcie_controller/user_link_up",
          "pcie_ready"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "memory_reset_controller/peripheral_aresetn",
          "memory_controller/aresetn"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "pcie_reset_controller/interconnect_aresetn",
          "axi_controller/aresetn"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "pcie_reset_controller/peripheral_aresetn",
          "pcie_controller/axi_aresetn"
        ]
      },
      "reset_slice_Dout": {
        "ports": [
          "reset_slice/Dout",
          "video_stream_to_video/aresetn",
          "hdmi_phy/aRst_n",
          "video_timing_controller/resetn",
          "hdmi_clock/resetn",
          "axi_i2c_reset/ext_reset_in"
        ]
      },
      "rgb2dvi_0_TMDS_Clk_n": {
        "ports": [
          "hdmi_phy/TMDS_Clk_n",
          "HDMI_TMDS_clk_n"
        ]
      },
      "rgb2dvi_0_TMDS_Clk_p": {
        "ports": [
          "hdmi_phy/TMDS_Clk_p",
          "HDMI_TMDS_clk_p"
        ]
      },
      "rgb2dvi_0_TMDS_Data_n": {
        "ports": [
          "hdmi_phy/TMDS_Data_n",
          "HDMI_TMDS_data_n"
        ]
      },
      "rgb2dvi_0_TMDS_Data_p": {
        "ports": [
          "hdmi_phy/TMDS_Data_p",
          "HDMI_TMDS_data_p"
        ]
      },
      "rst_memory_clock_generator_100M_bus_struct_reset": {
        "ports": [
          "rst_memory_clock_generator_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_memory_clock_generator_100M_mb_reset": {
        "ports": [
          "rst_memory_clock_generator_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_memory_clock_generator_400M_peripheral_aresetn": {
        "ports": [
          "rst_memory_clock_generator_400M/peripheral_aresetn",
          "frame_buffer_DMA/ap_rst_n",
          "microblaze_interrupt_controller/s_axi_aresetn",
          "gpio_controller/s_axi_aresetn",
          "video_timing_controller/s_axi_aresetn"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "pcie_clock_generator/IBUF_OUT",
          "pcie_controller/REFCLK"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "interrupt_slice/dout",
          "microblaze_interrupt_controller/intr"
        ]
      }
    },
    "addressing": {
      "/pcie_controller": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/hdmi_ddc_controller/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/microblaze_interrupt_controller/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_frame_buffer_DMA_Reg": {
                "address_block": "/frame_buffer_DMA/s_axi_CTRL/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_gpio_controller_Reg": {
                "address_block": "/gpio_controller/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_memory_controller_memaddr": {
                "address_block": "/memory_controller/memmap/memaddr",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_video_timing_controller_Reg": {
                "address_block": "/video_timing_controller/ctrl/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/hdmi_ddc_controller/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/microblaze_interrupt_controller/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x80000000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_frame_buffer_DMA_Reg": {
                "address_block": "/frame_buffer_DMA/s_axi_CTRL/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_gpio_controller_Reg": {
                "address_block": "/gpio_controller/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_memory_controller_memaddr": {
                "address_block": "/memory_controller/memmap/memaddr",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_video_timing_controller_Reg": {
                "address_block": "/video_timing_controller/ctrl/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x80002000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/frame_buffer_DMA": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/hdmi_ddc_controller/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/microblaze_interrupt_controller/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_frame_buffer_DMA_Reg": {
                "address_block": "/frame_buffer_DMA/s_axi_CTRL/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "is_excluded": "TRUE",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_gpio_controller_Reg": {
                "address_block": "/gpio_controller/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_controller_memaddr": {
                "address_block": "/memory_controller/memmap/memaddr",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_video_timing_controller_Reg": {
                "address_block": "/video_timing_controller/ctrl/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}