# Info: [9566]: Logging session transcript to file /home/rsawhney/ece327/ece327/lab2/precision.log
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux rsawhney@ecelinux5.uwaterloo.ca #1 SMP Thu Apr 24 18:19:36 EDT 2014 2.6.18-371.8.1.el5 x86_64
//  
//  Start time Wed May 28 10:45:06 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/rsawhney/ece327/ece327/lab2/precision.log
# Info: [9575]: Results directory: /home/rsawhney/ece327/ece327/lab2/uw_tmp/
# Info: [9569]: Moving session transcript to file /home/rsawhney/ece327/ece327/lab2/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: [3021]: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [618]: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "/home/rsawhney/ece327/ece327/lab2/fir_synth_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/rsawhney/ece327/ece327/lab2/fir.vhd" ...
# Info: [641]: Current working directory: /home/rsawhney/ece327/ece327/lab2/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:40:04
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Warning: [45708]: Top Module, 'work.fir(low_pass)' found to be empty. Please check if this is the intended behaviour.
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:46:53
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.fir(low_pass): Pre-processing...
# Warning: [45729]: "/home/rsawhney/ece327/ece327/lab2/fir.vhd", line 13: Input port clk has never been used.
# Warning: [45729]: "/home/rsawhney/ece327/ece327/lab2/fir.vhd", line 14: Input port i_data has never been used.
# Warning: [45731]: "/home/rsawhney/ece327/ece327/lab2/fir.vhd", line 15: Output port o_data has never been assigned a value.
# Warning: [45729]: "/home/rsawhney/ece327/ece327/lab2/fir.vhd", line 74: signal tap has never been used.
# Warning: [45729]: "/home/rsawhney/ece327/ece327/lab2/fir.vhd", line 74: signal prod has never been used.
# Warning: [45729]: "/home/rsawhney/ece327/ece327/lab2/fir.vhd", line 74: signal sum has never been used.
# Info: [44523]: Root Module work.fir(low_pass): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44835]: Total CPU time taken for compilation: 0.0 secs.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44513]: Overall running time 1.0 secs.
# Info: [641]: Current working directory: /home/rsawhney/ece327/ece327/lab2/uw_tmp/.
# Info: [644]: Finished compiling design.
# Info: -- Saving the design database in uw_tmp/fir_gate.xdb
# Info: [3026]: Writing file: uw_tmp/fir_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** synthesis to generic gates succeeded ***
# 
# COMMAND: close_results_dir
# Info: [9578]: Results directory is closed.
close_results_dir
