# lowRISC Verilog ì½”ë”© ìŠ¤íƒ€ì¼ ê°€ì´ë“œ

## Basics

### Summary

VerilogëŠ” lowRISC í˜¸í™˜ IPë¥¼ ìœ„í•œ ì£¼ìš” ë…¼ë¦¬ ì„¤ê³„ ì–¸ì–´ì…ë‹ˆë‹¤.

Verilog ë° SystemVerilog(ì´ ë¬¸ì„œì—ì„œ ì¼ë°˜ì ìœ¼ë¡œ "Verilog"ë¼ê³  í•¨)ëŠ” ë§¤ìš° ë‹¤ë¥¸ ìŠ¤íƒ€ì¼ë¡œ ì‘ì„±í•  ìˆ˜ ìˆìœ¼ë©°, ì´ë¡œ ì¸í•´ ì½”ë“œ ì¶©ëŒ ë° ì½”ë“œ ê²€í†  ì§€ì—°ì´ ë°œìƒí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì´ ìŠ¤íƒ€ì¼ ê°€ì´ë“œëŠ” ê·¸ë£¹ ê°„ì— Verilog ê°€ë…ì„±ì„ ë†’ì´ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•©ë‹ˆë‹¤. [Google C++ ìŠ¤íƒ€ì¼ ê°€ì´ë“œ](https://google.github.io/styleguide/cppguide.html) ë¥¼ ì¸ìš©í•˜ìë©´ "ì¼ë°˜ì ì´ê³  í•„ìš”í•œ ê´€ìš©êµ¬ì™€ íŒ¨í„´ì„ ë§Œë“¤ë©´ ì½”ë“œë¥¼ í›¨ì”¬ ë” ì‰½ê²Œ ì´í•´í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤."

ì´ ê°€ì´ë“œëŠ” Verilogì˜ Comportable ìŠ¤íƒ€ì¼ì„ ì •ì˜í•©ë‹ˆë‹¤. ëª©í‘œëŠ” ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤.

- í•˜ë“œì›¨ì–´ ê°œë°œ í”„ë¡œì íŠ¸ ì „ë°˜ì— ê±¸ì³ ì¼ê´€ì„± ì´‰ì§„
- ëª¨ë²” ì‚¬ë¡€ í™ë³´
- ì½”ë“œ ê³µìœ  ë° ì¬ì‚¬ìš© ì¦ê°€

ì´ ìŠ¤íƒ€ì¼ ê°€ì´ë“œëŠ” Verilog-2001 ë° SystemVerilog í˜¸í™˜ ì½”ë“œ ëª¨ë‘ì— ëŒ€í•œ ìŠ¤íƒ€ì¼ì„ ì •ì˜í•©ë‹ˆë‹¤. ë˜í•œ ì´ ìŠ¤íƒ€ì¼ ê°€ì´ë“œëŠ” í•©ì„± ê°€ëŠ¥í•œ ì½”ë“œì™€ í…ŒìŠ¤íŠ¸ ë²¤ì¹˜ ì½”ë“œ ëª¨ë‘ì— ëŒ€í•œ ìŠ¤íƒ€ì¼ì„ ì •ì˜í•©ë‹ˆë‹¤.

ì´ ìŠ¤íƒ€ì¼ ê°€ì´ë“œì˜ ìš”ì•½ëœ í‘œ í‘œí˜„ì€ [ë¶€ë¡](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#appendix---condensed-style-guide) ì„ ì°¸ì¡°í•˜ì‹­ì‹œì˜¤.



**Table of Contents**

- lowRISC Verilog Coding Style Guide
  - Basics
    - [Summary](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#summary)
    - [Terminology Conventions](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#terminology-conventions)
    - [Default to C-like Formatting](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#default-to-c-like-formatting)
    - [Style Guide Exceptions](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#style-guide-exceptions)
    - [Which Verilog to Use](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#which-verilog-to-use)
  - Verilog/SystemVerilog Conventions
    - [Summary](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#summary-1)
    - [File Extensions](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#file-extensions)
    - General File Appearance
      - [Characters](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#characters)
      - [POSIX File Endings](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#posix-file-endings)
      - [Line Length](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#line-length)
      - [No Tabs](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#no-tabs)
      - [No Trailing Spaces](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#no-trailing-spaces)
    - [Begin / End](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#begin--end)
    - Indentation
      - [Indented Sections](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#indented-sections)
      - [Line Wrapping](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#line-wrapping)
      - [Preprocessor Directives](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#preprocessor-directives)
    - Spacing
      - [Comma-delimited Lists](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#comma-delimited-lists)
      - [Tabular Alignment](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#tabular-alignment)
      - [Expressions](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#expressions)
      - [Array Dimensions in Declarations](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#array-dimensions-in-declarations)
      - [Parameterized Types](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#parameterized-types)
      - [Labels](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#labels)
      - [Case items](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#case-items)
      - [Function And Task Calls](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#function-and-task-calls)
      - [Macro Calls](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#macro-calls)
      - [Line Continuation](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#line-continuation)
      - [Space Around Keywords](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#space-around-keywords)
    - Parentheses
      - [Ternary Expressions](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#ternary-expressions)
    - [Comments](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#comments)
    - [Declarations](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#declarations)
    - [Basic Template](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#basic-template)
  - Naming
    - [Summary](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#summary-2)
    - Constants
      - [Parameterized Objects (modules, etc.)](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#parameterized-objects-modules-etc)
    - [Macro Definitions](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#macro-definitions)
    - [Suffixes](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#suffixes)
    - [Enumerations](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#enumerations)
    - Signal Naming
      - [Use descriptive names](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#use-descriptive-names)
      - [Prefixes](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#prefixes)
      - [Hierarchical consistency](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#hierarchical-consistency)
    - [Clocks](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#clocks)
    - [Resets](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#resets)
  - Language Features
    - [Preferred SystemVerilog Constructs](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#preferred-systemverilog-constructs)
    - [Package Dependencies](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#package-dependencies)
    - [Module Declaration](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#module-declaration)
    - [Module Instantiation](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#module-instantiation)
    - [Constants](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#constants-1)
    - Signal Widths
      - [Always be explicit about the widths of number literals.](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#always-be-explicit-about-the-widths-of-number-literals)
      - [Port connections on module instances must always match widths correctly.](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#port-connections-on-module-instances-must-always-match-widths-correctly)
      - [Do not use multi-bit signals in a boolean context.](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#do-not-use-multi-bit-signals-in-a-boolean-context)
      - [Bit Slicing](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#bit-slicing)
      - [Handling Width Overflow](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#handling-width-overflow)
    - [Blocking and Non-blocking Assignments](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#blocking-and-non-blocking-assignments)
    - [Delay Modeling](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#delay-modeling)
    - [Sequential Logic (Latches)](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#sequential-logic-latches)
    - [Sequential Logic (Registers)](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#sequential-logic-registers)
    - Don't Cares (`X`'s)
      - [Catching errors where invalid values are consumed](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#catching-errors-where-invalid-values-are-consumed)
      - [Specific Guidance on Case Statements and Ternaries](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#specific-guidance-on-case-statements-and-ternaries)
      - [Dynamic Array Indexing](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#dynamic-array-indexing)
    - [Combinational Logic](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#combinational-logic)
    - Case Statements
      - [Wildcards in case items](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#wildcards-in-case-items)
    - [Generate Constructs](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#generate-constructs)
    - [Signed Arithmetic](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#signed-arithmetic)
    - [Number Formatting](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#number-formatting)
    - [Functions and Tasks](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#functions-and-tasks)
    - Problematic Language Features and Constructs
      - [Floating begin-end blocks](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#floating-begin-end-blocks)
      - [Hierarchical references](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#hierarchical-references)
  - Design Conventions
    - [Summary](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#summary-3)
    - [Declare all signals](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#declare-all-signals)
    - [Use `logic` for synthesis](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#use-logic-for-synthesis)
    - [Logical vs. Bitwise](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#logical-vs-bitwise)
    - [Packed Ordering](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#packed-ordering)
    - [Unpacked Ordering](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#unpacked-ordering)
    - [Finite State Machines](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#finite-state-machines)
    - [Active-Low Signals](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#active-low-signals)
    - [Differential Pairs](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#differential-pairs)
    - [Delays](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#delays)
    - [Wildcard import of packages](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#wildcard-import-of-packages)
    - Assertion Macros
      - [A Note on Security Critical Applications](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#a-note-on-security-critical-applications)
  - Appendix - Condensed Style Guide
    - [Basic Style Elements](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#basic-style-elements)
    - [Construct Naming](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#construct-naming)
    - [Suffixes for signals and types](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#suffixes-for-signals-and-types)
    - [Language features](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#language-features-1)



### Terminology Conventions

ë‹¬ë¦¬ ëª…ì‹œë˜ì§€ ì•ŠëŠ” í•œ ë‹¤ìŒ ìš©ì–´ ê·œì¹™ì´ ì´ ìŠ¤íƒ€ì¼ ê°€ì´ë“œì— ì ìš©ë©ë‹ˆë‹¤.

- ***must***ëŠ” í•„ìˆ˜ ìš”êµ¬ ì‚¬í•­ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤. ë§ˆì°¬ê°€ì§€ë¡œ, ***do not***ì€ ê¸ˆì§€ë¥¼ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤. ëª…ë ¹ ë° ì„ ì–¸ë¬¸ì€ ***must***ì— ëŒ€ì‘í•©ë‹ˆë‹¤ .
- ***recommended***ë¼ëŠ” ë‹¨ì–´ëŠ” íŠ¹ì • ì‘ì—… ê³¼ì •ì´ ì„ í˜¸ë˜ê±°ë‚˜ ê°€ì¥ ì í•©í•¨ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤. ë§ˆì°¬ê°€ì§€ë¡œ ***not recommended*** ëŠ” ì¡°ì¹˜ê°€ ë¶€ì ì ˆí•˜ì§€ë§Œ ê¸ˆì§€ë˜ì§€ëŠ” ì•ŠìŒì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤. ë‹¤ë¥¸ ì˜µì…˜ì„ ì‚¬ìš©í•´ì•¼ í•˜ëŠ” ì´ìœ ê°€ ìˆì„ ìˆ˜ ìˆì§€ë§Œ ê·¸ë ‡ê²Œ í•˜ëŠ” ì˜ë¯¸ì™€ ì´ìœ ë¥¼ ì™„ì „íˆ ì´í•´í•´ì•¼ í•©ë‹ˆë‹¤.
- ***may*** ë‹¨ì–´ëŠ” ì‘ì—… ê³¼ì •ì´ í—ˆìš©ë˜ê³  ì„ íƒ ì‚¬í•­ì„ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤.
- ***can*** ì´ë¼ëŠ” ë‹¨ì–´ ëŠ” ë¬¼ì§ˆì , ë¬¼ë¦¬ì  ë˜ëŠ” ì¸ê³¼ì  ì œì•½ì´ ì£¼ì–´ì§€ë©´ í–‰ë™ ê³¼ì •ì´ ê°€ëŠ¥í•¨ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤.

### Default to C-like Formatting

***[https://google.github.io/styleguide/cppguide.html](https://google.github.io/styleguide/cppguide.html) ê³¼ ì¼ì¹˜í•˜ëŠ” í˜•ì‹ ì½”ë“œ***

VerilogëŠ” Cì™€ ìœ ì‚¬í•œ ì–¸ì–´ì´ë©° ì ì ˆí•œ ê²½ìš° ê¸°ë³¸ì ìœ¼ë¡œ [Googleì˜ C++ ìŠ¤íƒ€ì¼ ê°€ì´ë“œ](https://google.github.io/styleguide/cppguide.html) ì™€ ì¼ì¹˜ í•©ë‹ˆë‹¤.

íŠ¹íˆ ë‹¤ìŒê³¼ ê°™ì€ íŠ¹ì • í˜•ì‹ ì§€ì • ì§€ì¹¨ì„ ìƒì†í•©ë‹ˆë‹¤.

- ì¼ë°˜ì ìœ¼ë¡œ [ì´ë¦„](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#naming)ì€ ì„¤ëª…ì ì´ì–´ì•¼ í•˜ë©° ì•½ì–´ëŠ” í”¼í•´ì•¼ í•©ë‹ˆë‹¤.
- ASCIIê°€ ì•„ë‹Œ ë¬¸ìëŠ” ì‚¬ìš©í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤.
- ë“¤ì—¬ì“°ê¸°ëŠ” íƒ­ì´ ì•„ë‹Œ ê³µë°±ì„ ì‚¬ìš©í•©ë‹ˆë‹¤. ë“¤ì—¬ì“°ê¸°ëŠ” ì¤‘ì²©ì„ ìœ„í•œ 2ì¹¸, ì¤„ ì—°ì†ì„ ìœ„í•œ 4ì¹¸ì…ë‹ˆë‹¤.
- [ì¡°ê±´ì‹](https://google.github.io/styleguide/cppguide.html#Conditionals) `if` ì—ì„œ ì™€ ê´„í˜¸ ì‚¬ì´ì— ê³µë°±ì„ ë‘¡ë‹ˆë‹¤ .
- ì—°ì‚°ì ì£¼ìœ„ì— ìˆ˜í‰ ê³µë°±ì„ ì‚¬ìš©í•˜ê³  ì¤„ ëì—ì„œ í›„í–‰ ê³µë°±ì„ í”¼í•˜ì‹­ì‹œì˜¤.
- ì¼ê´€ë˜ê³  ì¢‹ì€ [êµ¬ë‘ì , ë§ì¶¤ë²• ë° ë¬¸ë²•](https://google.github.io/styleguide/cppguide.html#Punctuation,_Spelling_and_Grammar) (ì£¼ì„ ë‚´)ì„ ìœ ì§€í•©ë‹ˆë‹¤.
- [TODO](https://google.github.io/styleguide/cppguide.html#TODO_Comments) ë° [ì‚¬ìš© ì¤‘ë‹¨](https://google.github.io/styleguide/cppguide.html#Deprecation_Comments) ì— ëŒ€í•œ Cì™€ ê°™ì€ í˜•ì‹ì„ í¬í•¨í•˜ì—¬ [ì£¼ì„](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#comments) ì— í‘œì¤€ í˜•ì‹ì„ ì‚¬ìš© í•©ë‹ˆë‹¤.

### Style Guide Exceptions

***ì£¼ì„ìœ¼ë¡œ ëª¨ë“  ì˜ˆì™¸ë¥¼ ì •ë‹¹í™”í•˜ì‹­ì‹œì˜¤.***

ì™„ë²½í•œ ìŠ¤íƒ€ì¼ ê°€ì´ë“œëŠ” ì—†ìŠµë‹ˆë‹¤. ì‘ì—… ì„¤ê³„ë¡œ ê°€ëŠ” ê°€ì¥ ì¢‹ì€ ë°©ë²•ì´ë‚˜ ë„êµ¬ ë¬¸ì œë¥¼ í•´ê²°í•˜ê¸° ìœ„í•œ ê°€ì¥ ì¢‹ì€ ë°©ë²•ì€ ë‹¨ìˆœíˆ Gordian Knotì„ ì˜ë¼ë‚´ê³  ì´ ìŠ¤íƒ€ì¼ ê°€ì´ë“œì™€ ìƒì¶©í•˜ëŠ” ì½”ë“œë¥¼ ë§Œë“œëŠ” ê²ƒì…ë‹ˆë‹¤. ì ì ˆí•œ ê²½ìš° Lint waiver pragmaë¿ë§Œ ì•„ë‹ˆë¼ ê°„ëµí•œ ì„¤ëª…ìœ¼ë¡œ ê·¸ í•„ìš”ì„±ì´ ëª…í™•í•˜ê²Œ ì •ë‹¹í™”ë˜ëŠ” í•œ í•„ìš”ì— ë”°ë¼ ìŠ¤íƒ€ì¼ ê°€ì´ë“œì—ì„œ ë²—ì–´ë‚˜ëŠ” ê²ƒì€ í•­ìƒ ê´œì°®ìŠµë‹ˆë‹¤.

### Which Verilog to Use

***SystemVerilog-2017ì„ ì„ í˜¸í•©ë‹ˆë‹¤.***

ëª¨ë“  RTL ë° í…ŒìŠ¤íŠ¸ëŠ” [ê¸ˆì§€ëœ ê¸°ëŠ¥](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#problematic-language-features-and-constructs) ì„ ì œì™¸í•˜ê³  [IEEE 1800-2017(SystemVerilog-2017) í‘œì¤€](https://ieeexplore.ieee.org/document/8299595)ì— ë”°ë¼ SystemVerilogì—ì„œ ê°œë°œë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

í‘œì¤€ ë¬¸ì„œëŠ” [IEEE GET](https://ieeexplore.ieee.org/browse/standards/get-program/page/series?id=80) ì„ í†µí•´ ë¬´ë£Œë¡œ ì œê³µë©ë‹ˆë‹¤ (ë“±ë¡ í•„ìš”).

## Verilog/SystemVerilog Conventions

### Summary

ì´ ì„¹ì…˜ì€ ì£¼ë¡œ ìŠ¤íƒ€ì¼ì˜ ë¯¸ì  ì¸¡ë©´(ì¤„ ê¸¸ì´, ë“¤ì—¬ì“°ê¸°, ê°„ê²© ë“±)ì„ ë‹¤ë£¹ë‹ˆë‹¤.

### File Extensions

*** SystemVerilog íŒŒì¼(ë˜ëŠ” `.svh`ì „ì²˜ë¦¬ê¸°ë¥¼ í†µí•´ í¬í•¨ëœ íŒŒì¼)ì—  `.sv` í™•ì¥ìë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤ .***

íŒŒì¼ í™•ì¥ìì˜ ì˜ë¯¸ëŠ” ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤.

- `.sv`ëŠ” ëª¨ë“ˆ ë˜ëŠ” íŒ¨í‚¤ì§€ë¥¼ ì •ì˜í•˜ëŠ” SystemVerilog íŒŒì¼ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤.
- `.svh`ëŠ” ì „ì²˜ë¦¬ê¸° ì§€ì‹œë¬¸ ``include`ë¥¼ ì‚¬ìš©í•˜ì—¬ ë‹¤ë¥¸ íŒŒì¼ì— í¬í•¨í•˜ë ¤ëŠ” SystemVerilog í—¤ë” íŒŒì¼ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤ .
- `.v`ëŠ” ëª¨ë“ˆ ë˜ëŠ” íŒ¨í‚¤ì§€ë¥¼ ì •ì˜í•˜ëŠ” Verilog-2001 íŒŒì¼ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤.
- `.vh`ëŠ” Verilog-2001 í—¤ë” íŒŒì¼ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤.

`.sv` ë°  `.v` íŒŒì¼ ë§Œ ì»´íŒŒì¼ ë‹¨ìœ„ë¡œ ì‚¬ìš©ë©ë‹ˆë‹¤. `.svh` ë°  `.vh`  íŒŒì¼ì€ íŒŒì¼ì€ ë‹¤ë¥¸ íŒŒì¼ ë‚´ë¡œë§Œ  ``include`-ed ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

netlist íŒŒì¼ì„ ì œì™¸í•˜ê³  ê° `.sv` ë˜ëŠ” `.v` íŒŒì¼ì—ëŠ” í•˜ë‚˜ì˜ ëª¨ë“ˆë§Œ í¬í•¨ë˜ì–´ì•¼ í•˜ë©° ì´ë¦„ì´ ì—°ê²°ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ íŒŒì¼ `foo.sv`ì—ëŠ” `foo` ëª¨ë“ˆë§Œ í¬í•¨ë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

### General File Appearance

#### Characters

***UNIX ìŠ¤íƒ€ì¼ì˜ ì¤„ ë( `"\n"`)ì´ ìˆëŠ” ASCII ë¬¸ìë§Œ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.***

#### POSIX File Endings

***ë¹„ì–´ ìˆì§€ ì•Šì€ íŒŒì¼ì˜ ëª¨ë“  ì¤„ì€ ì¤„ ë°”ê¿ˆ(`"\n"` )ìœ¼ë¡œ ëë‚˜ì•¼ í•©ë‹ˆë‹¤.***

#### Line Length

***í•œ ì¤„ì— 100ìë¡œ ì½”ë“œë¥¼ ë˜í•‘í•©ë‹ˆë‹¤.***

ìŠ¤íƒ€ì¼ í˜¸í™˜ Verilog ì½”ë“œì˜ ìµœëŒ€ ì¤„ ê¸¸ì´ëŠ” ì¤„ë‹¹ 100ìì…ë‹ˆë‹¤.

ì˜ˆì™¸:

- ì¤„ ë°”ê¿ˆì´ ë¶ˆê°€ëŠ¥í•œ ëª¨ë“  ìœ„ì¹˜(ì˜ˆ: í¬í•¨ ê²½ë¡œê°€ 100ìë¥¼ ì´ˆê³¼í•  ìˆ˜ ìˆìŒ).

[ì¤„ ë°”ê¿ˆ](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#line-wrapping) ì—ëŠ” ê¸´ ì¤„ì„ ì¤„ ë°”ê¿ˆí•˜ëŠ” ë°©ë²•ì— ëŒ€í•œ ì¶”ê°€ ì§€ì¹¨ì´ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤.

#### No Tabs

***ì–´ë””ì—ì„œë‚˜ íƒ­ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.***

ê³µë°±ì„ ì‚¬ìš©í•˜ì—¬ í…ìŠ¤íŠ¸ë¥¼ ë“¤ì—¬ì“°ê±°ë‚˜ ì •ë ¬í•©ë‹ˆë‹¤. [ë“¤ì—¬](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#indentation) ì“°ê¸° ë° ì¤„ ë°”ê¿ˆì— ëŒ€í•œ ê·œì¹™ì€ ë“¤ì—¬ ì“°ê¸°ë¥¼ ì°¸ì¡°í•˜ì„¸ìš” .

íŒŒì¼ì—ì„œ íƒ­ì„ ê³µë°±ìœ¼ë¡œ ë³€í™˜í•˜ë ¤ë©´ [UNIX `í™•ì¥`](http://linux.die.net/man/1/expand)  ìœ í‹¸ë¦¬í‹°ë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

#### No Trailing Spaces

***ì¤„ ëì—ì„œ í›„í–‰ ê³µë°±ì„ ì‚­ì œí•©ë‹ˆë‹¤.***

### Begin / End

***ì „ì²´ ë¬¸ì´ í•œ ì¤„ì— ë§ì§€ ì•Šìœ¼ë©´ `begin`ê³¼ `end`ë¥¼ ì‚¬ìš© í•©ë‹ˆë‹¤.***

êµ¬ë¬¸ì´ ë¸”ë¡ ê²½ê³„ì—ì„œ ì¤„ ë°”ê¿ˆë˜ë©´ `begin`ê³¼ `end`ë¥¼ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤. ì „ì²´ ì„¸ë¯¸ì½œë¡ ìœ¼ë¡œ ëë‚˜ëŠ” ë¬¸ì¥ì´ í•œ ì¤„ì— ë§ëŠ” ê²½ìš°ì—ë§Œ `begin`ê³¼ `end`ë¥¼ ìƒëµí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ğŸ‘

```verilog
// ë˜í•‘ëœ ì ˆì°¨ ë¸”ë¡ì—ëŠ” beginê³¼ endê°€ í•„ìš”í•©ë‹ˆë‹¤.
always_ff @(posedge clk) begin
  q <= d;
end
```

ğŸ‘

```verilog
// ì „ì²´ êµ¬ì¡°ê°€ í•œ ì¤„ì— ë§ê¸° ë•Œë¬¸ì— beginê³¼ endê°€ ìƒëµë  ìˆ˜ ìˆëŠ” ì˜ˆì™¸ ê²½ìš°ì…ë‹ˆë‹¤.
always_ff @(posedge clk) q <= d;
```

ğŸ‘

```verilog
// ë˜í•‘ëœ ë¬¸ì—ëŠ” beginê³¼ endê°€ ìˆì–´ì•¼ í•˜ê¸° ë•Œë¬¸ì— ì˜¬ë°”ë¥´ì§€ ì•ŠìŠµë‹ˆë‹¤.
always_ff @(posedge clk)
  q <= d;
```

`begin`ì€ ì•ì˜ í‚¤ì›Œë“œì™€ ê°™ì€ ì¤„ì— ìˆì–´ì•¼ í•˜ê³  ì¤„ì„ ëëƒ…ë‹ˆë‹¤. `end`ëŠ” ìƒˆ ì¤„ì„ ì‹œì‘í•´ì•¼ í•©ë‹ˆë‹¤. `end else begin`ì€ í•œ ì¤„ì— í•¨ê»˜ ìˆì–´ì•¼ í•©ë‹ˆë‹¤. ìœ ì¼í•œ ì˜ˆì™¸ëŠ” `end`ì— ë ˆì´ë¸”ì´ ìˆëŠ” ê²½ìš° `else` ë‹¤ìŒì´ ìƒˆ ì¤„ì— ìˆì–´ì•¼ í•œë‹¤ëŠ” ê²ƒì…ë‹ˆë‹¤.

ğŸ‘

```verilog
// "end else begin"ê°€ ê°™ì€ ì¤„ì— ìˆìŠµë‹ˆë‹¤..
if (condition) begin
  foo = bar;
end else begin
  foo = bum;
end
```

ğŸ‘

```verilog
// begin/endëŠ” ê° ì„¸ë¯¸ì½œë¡ ìœ¼ë¡œ ëë‚˜ëŠ” ë¬¸ì¥ì´ í•œ ì¤„ì— ë§ê¸° ë•Œë¬¸ì— ìƒëµë©ë‹ˆë‹¤.
if (condition) foo = bar;
else foo = bum;
```

ğŸ‘

```verilog
// "else"ëŠ” "end"ì™€ ê°™ì€ ì¤„ì— ìˆì–´ì•¼ í•˜ë¯€ë¡œ ì˜¬ë°”ë¥´ì§€ ì•ŠìŠµë‹ˆë‹¤.
if (condition) begin
  foo = bar;
end
else begin
  foo = bum;
end
```

ğŸ‘

```verilog
// ë ˆì´ë¸”ì´ ì§€ì •ëœ ë¸”ë¡ì€ ì˜ˆì™¸ì…ë‹ˆë‹¤.
if (condition) begin : a
  foo = bar;
end : a
else begin : b
  foo = bum;
end : b
```

ìœ„ì˜ ìŠ¤íƒ€ì¼ì€ case ë¬¸ ë‚´ì˜ ê°œë³„ itemì—ë„ ì ìš©ë©ë‹ˆë‹¤. ì „ì²´ ì¼€ì´ìŠ¤ í•­ëª©(ì¼€ì´ìŠ¤ í‘œí˜„ì‹ ë° ê´€ë ¨ ë¬¸)ì´ í•œ ì¤„ì— ë§ëŠ” ê²½ìš° `begin` ë° `end`ë¥¼ ìƒëµí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ê·¸ë ‡ì§€ ì•Šìœ¼ë©´ case í‘œí˜„ì‹ê³¼ ê°™ì€ ì¤„ì— `begin` í‚¤ì›Œë“œë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.

ğŸ‘

```verilog
// ê° ì‚¬ë¡€ í•­ëª©ì— ëŒ€í•´ beginê³¼ endì„ ì¼ê´€ë˜ê²Œ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤.
unique case (state_q)
  StIdle: begin
    state_d = StA;
  end
  StA: begin
    state_d = StB;
  end
  StB: begin
    state_d = StIdle;
    foo = bar;
  end
  default: begin
    state_d = StIdle;
  end
endcase
```

ğŸ‘

```verilog
// í•œ ì¤„ì— ë§ëŠ” ì¼€ì´ìŠ¤ í•­ëª©ì€ beginê³¼ endë¥¼ ìƒëµí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
unique case (state_q)
  StIdle: state_d = StA;
  StA: state_d = StB;
  StB: begin
    state_d = StIdle;
    foo = bar;
  end
  default: state_d = StIdle;
endcase
```

ğŸ‘

```verilog
unique case (state_q)
  StIdle:           // ì‹œì‘ê³¼ ëì„ ì‚¬ìš©í•˜ì§€ ì•Šê³  ë¸”ë¡ ê²½ê³„ì—ì„œ   
    state_d = StA;  // ì¼€ì´ìŠ¤ í•­ëª©ì„ ë˜í•‘í•´ì„œëŠ” ì•ˆ ë˜ë¯€ë¡œ ì´ í–‰ì€ ì˜¬ë°”ë¥´ì§€ ì•ŠìŠµë‹ˆë‹¤.
  StA:              // ì¼€ì´ìŠ¤ í•­ëª©ì€ í•œ ì¤„ì— ë§ì•„ì•¼ í•˜ë©°
    state_d = StB;  // ê·¸ë ‡ì§€ ì•Šìœ¼ë©´ ì ˆì°¨ ë¸”ë¡ì— ì‹œì‘ê³¼ ëì´ ìˆì–´ì•¼ í•©ë‹ˆë‹¤.
  StB: begin
    foo = bar;
    state_d = StIdle;
  end
  default: begin
    state_d = StIdle;
  end
endcase
```

### Indentation

***ë“¤ì—¬ì“°ê¸°ëŠ” ë ˆë²¨ë‹¹ 2ì¹¸ì…ë‹ˆë‹¤.***

ë“¤ì—¬ì“°ê¸°ì—ëŠ” ê³µë°±ì„ ì‚¬ìš©í•˜ì„¸ìš”. íƒ­ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤. íƒ­ í‚¤ë¥¼ ëˆŒë €ì„ ë•Œ ê³µë°±ì„ ë‚´ë³´ë‚´ë„ë¡ í¸ì§‘ê¸°ë¥¼ ì„¤ì •í•´ì•¼ í•©ë‹ˆë‹¤.

#### Indented Sections

í•­ìƒ ì§ì„ ì´ë£¨ëŠ” ëª¨ë“  í‚¤ì›Œë“œì˜ í¬í•¨ëœ ì„¹ì…˜ì— ì¶”ê°€ ìˆ˜ì¤€ì˜ ë“¤ì—¬ì“°ê¸°ë¥¼ ì¶”ê°€í•˜ì‹­ì‹œì˜¤. SystemVerilog í‚¤ì›Œë“œ ìŒì˜ ì˜ˆ : `begin / end`, `module / endmodule`, `package / endpackage`, `class / endclass`. `function / endfunction`

#### Line Wrapping

ê¸´ í‘œí˜„ì‹ì„ ì¤„ ë°”ê¿ˆí•  ë•Œ í‘œí˜„ì‹ì˜ ì—°ì† ë¶€ë¶„ì„ ë‹¤ìŒê³¼ ê°™ì´ 4ì¹¸ ë“¤ì—¬ì”ë‹ˆë‹¤.

ğŸ‘

```systemverilog
assign zulu = enabled && (
    alpha < bravo &&
    charlie < delta
);

assign addr = addr_gen_function_with_many_params(
    thing, other_thing, long_parameter_name, x, y,
    extra_param1, extra_param2
);

assign structure = '{
    src: src,
    dest: dest,
    default: '0
};
```

ë˜ëŠ” ê°€ë…ì„±ì´ í–¥ìƒëœë‹¤ë©´ í‘œí˜„ì‹ì˜ ì—°ì† ë¶€ë¶„ì„ ë‹¤ìŒê³¼ ê°™ì´ ê·¸ë£¹í™” ì—¬ëŠ” ê´„í˜¸ë‚˜ ì¤‘ê´„í˜¸ë¡œ ì •ë ¬í•©ë‹ˆë‹¤.

ğŸ‘

```systemverilog
assign zulu = enabled && (alpha < bravo &&
                          charlie < delta);

assign addr = addr_gen_function(thing, other_thing,
                                long_parameter_name,
                                x, y);

assign structure = '{src: src,
                     dest: dest,
                     default: '0};
```

ë˜í•‘ëœ í‘œí˜„ì‹ì˜ ì—°ì‚°ìëŠ” ê° ì¤„ì˜ ëì´ë‚˜ ì‹œì‘ì— ë°°ì¹˜í•  ìˆ˜ ìˆì§€ë§Œ ì´ëŠ” íŒŒì¼ ë‚´ì—ì„œ ì¼ê´€ë˜ê²Œ ìˆ˜í–‰ë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

ì—¬ëŸ¬ ì¤„ ì‹ì˜ í•œ ì¤„ì„ ëë‚´ëŠ” `{` ë˜ëŠ” `(` ê°™ì€ ì—´ë¦° êµ¬ë¬¸ ë¬¸ìëŠ” í•œ ì¤„ì— ë‹«ëŠ” ë¬¸ì (`}`, `)`)ë¡œ ëë‚˜ì•¼ í•©ë‹ˆë‹¤. 

ì˜ˆ:

ğŸ‘

```systemverilog
assign bus_concatenation = {
    bus_valid,
    bus_parity[7:0],
    bus_valid[63:0]
};

inst_type inst_name1 (
  .clk_i       (clk),
  .data_valid_i(data_valid),
  .data_value_i(data_value),
  .data_ready_o(data_ready)
);
```

#### Preprocessor Directives

***ë¶„ê¸° ì „ì²˜ë¦¬ê¸° ì§€ì‹œë¬¸ì„ ì™¼ìª½ìœ¼ë¡œ ì •ë ¬í•˜ê³  ë“¤ì—¬ì“°ì§€ ì•Šì€ ìƒíƒœë¡œ ìœ ì§€í•©ë‹ˆë‹¤.***

ì¤‘ì²©ëœ ê²½ìš°ì—ë„ ë¶„ê¸° ì „ì²˜ë¦¬ê¸° ì§€ì‹œë¬¸ (` 'ifdef` ,  `'ifndef`, `'else`, `'elsif`, `'endif`) ì„ ì™¼ìª½ìœ¼ë¡œ ì •ë ¬í•©ë‹ˆë‹¤. `'endif` ì „ì²˜ë¦¬ê¸° ì§€ì‹œë¬¸ì´ ì—†ëŠ” ê²ƒì²˜ëŸ¼ í…ìŠ¤íŠ¸ì˜ ì¡°ê±´ë¶€ ë¶„ê¸°ë¥¼ ë“¤ì—¬ì”ë‹ˆë‹¤. ë¹„ë¶„ê¸° ì „ì²˜ë¦¬ê¸° ì§€ì‹œë¬¸ì€ ì¼ë°˜ ì½”ë“œì™€ ë™ì¼í•œ ë“¤ì—¬ì“°ê¸° ê·œì¹™ì„ ë”°ë¼ì•¼ í•©ë‹ˆë‹¤.

ğŸ‘

```systemverilog
package foo;
`ifdef FOO              // good: branching directive left-aligned
  `include "foo.sv";    // normal indentation for non-branching directives
  parameter bit A = 1;  // normal indentation for the regular code
`ifdef BAR              // good: branching directive left-aligned
  parameter bit A = 2;
`else
  parameter bit A = 3;
`endif
`endif
endpackage : foo
```

ë“¤ì—¬ì“°ê¸°ë˜ì§€ ì•Šì€ ë¶„ê¸° ì „ì²˜ë¦¬ê¸° ì§€ì‹œë¬¸ì€ ì½ê¸° íë¦„ì„ ë°©í•´í•˜ì—¬ ì¡°ê±´ë¶€ í…ìŠ¤íŠ¸ê°€ ìˆìŒì„ ê°•ì¡°í•©ë‹ˆë‹¤. ì¡°ê±´ë¶€ ë¶„ê¸° í…ìŠ¤íŠ¸ë¥¼ ë“¤ì—¬ì“°ê¸°í•˜ì§€ ì•Šì€ ìƒíƒœë¡œ ë‘ë©´ í›„ì²˜ë¦¬ëœ í…ìŠ¤íŠ¸ê°€ ì œëŒ€ë¡œ ë“¤ì—¬ì“°ê¸°ëœ ê²ƒì²˜ëŸ¼ ë³´ì…ë‹ˆë‹¤.

### Spacing

#### Comma-delimited Lists

***í•œ ì¤„ì— ì—¬ëŸ¬ í•­ëª©ì´ ìˆëŠ” ê²½ìš° í•˜ë‚˜ì˜ ê³µë°±ìœ¼ë¡œ ì‰¼í‘œì™€ ë‹¤ìŒ ë¬¸ìë¥¼ êµ¬ë¶„í•´ì•¼ í•©ë‹ˆë‹¤.***

ê°€ë…ì„±ì„ ìœ„í•´ ì¶”ê°€ ê³µë°±ì´ í—ˆìš©ë©ë‹ˆë‹¤.

ğŸ‘

```systemverilog
bus = {addr, parity, data};
a = myfunc(lorem, ipsum, dolor, sit, amet, consectetur, adipiscing, elit,
           rhoncus);
mymodule mymodule(.a(a), .b(b));
```

ğŸ‘

```systemverilog
{parity,data} = bus;
a = myfunc(a,b,c);
mymodule mymodule(.a(a),.b(b));
```

#### Tabular Alignment

tabular alignmentëŠ” ë‘ ê°œ ì´ìƒì˜ ìœ ì‚¬í•œ ì„ ì„ ê·¸ë£¹í™”í•˜ì—¬ ë™ì¼í•œ ë¶€ë¶„ì´ ì„œë¡œ ë°”ë¡œ ìœ„ì— ì˜¤ë„ë¡ í•©ë‹ˆë‹¤. ì´ ì •ë ¬ì„ í†µí•´ í–‰ ê°„ì— ë™ì¼í•œ ë¬¸ìì™€ ë‹¤ë¥¸ ë¬¸ìë¥¼ ì‰½ê²Œ í™•ì¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

**ì¼ë°˜ì ìœ¼ë¡œ tabular alignmentë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤.**

**ì´ ê°€ì´ë“œì˜ í•´ë‹¹ í•˜ìœ„ ì„¹ì…˜ì— ì„¤ëª…ëœ ëŒ€ë¡œ ì¼ë¶€ êµ¬ì„±ì—ëŠ” tabular alignmentë¥¼ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.**

í…Œì´ë¸” ì •ë ¬ì´ í•„ìš”í•œ êµ¬ì„±:

- [ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤í™”ì˜ í¬íŠ¸ í‘œí˜„ì‹](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#module-instantiation)

ë¹ˆ ì¤„ë¡œ êµ¬ë¶„ëœ ê° ì½”ë“œ ë¸”ë¡ì€ ë³„ë„ì˜ "í…Œì´ë¸”"ë¡œ ì²˜ë¦¬ë©ë‹ˆë‹¤.

íƒ­ì´ ì•„ë‹Œ ê³µë°±ì„ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.

ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
logic [7:0]  my_interface_data;
logic [15:0] my_interface_address;
logic        my_interface_enable;

logic       another_signal;
logic [7:0] something_else;
```

ğŸ‘

```systemverilog
mod u_mod (
  .clk_i,
  .rst_ni,
  .sig_i          (my_signal_in),
  .sig2_i         (my_signal_out),
  // ë¹ˆ ì¤„ì´ ì—†ëŠ” ì£¼ì„ì€ ë¸”ë¡ì„ ìœ ì§€í•©ë‹ˆë‹¤.
  .in_same_block_i(my_signal_in),
  .sig3_i         (something),

  .in_another_block_i(my_signal_in),
  .sig4_i            (something)
);
```

#### Expressions

***ëª¨ë“  ì´í•­ ì—°ì‚°ìì˜ ì–‘ìª½ì— ê³µë°±ì„ í¬í•¨í•©ë‹ˆë‹¤.***

ì´í•­ ì—°ì‚°ì ì£¼ìœ„ì— ê³µë°±ì„ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤. ê°€ë…ì„±ì„ ë•ê¸° ìœ„í•´ ì¶©ë¶„í•œ ê³µë°±ì„ ì¶”ê°€í•˜ì‹­ì‹œì˜¤.

ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
assign a = ((addr & mask) == My_addr) ? b[1] : ~b[0];  // good
```

is better than

ğŸ‘

```systemverilog
assign a=((addr&mask)==My_addr)?b[1]:~b[0];  // bad
```

**ì˜ˆì™¸:** ë¹„íŠ¸ ë²¡í„°ë¥¼ ì„ ì–¸í•  ë•Œ ì••ì¶• í‘œê¸°ë²•ì„ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
wire [WIDTH-1:0] foo;   // this is acceptable
wire [WIDTH - 1 : 0] foo;  // fine also, but not necessary
```

ëŒ€ì²´ í‘œí˜„ì‹ì„ ì—¬ëŸ¬ ì¤„ë¡œ ë¶„í• í•  ë•Œ ë™ë“±í•œ if-then-else ì¤„ê³¼ ìœ ì‚¬í•œ í˜•ì‹ì„ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤. ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
assign a = ((addr & mask) == `MY_ADDRESS) ?
           matches_value :
           doesnt_match_value;
```

#### Array Dimensions in Declarations

packed dimensions ì£¼ìœ„ì— ê³µë°±ì„ ì¶”ê°€í•©ë‹ˆë‹¤.

ê³µë°±ì„ ì¶”ê°€í•˜ì§€ ë§ˆì‹­ì‹œì˜¤:

- ì‹ë³„ìì™€ ì••ì¶•ì„ í‘¼ ì¹˜ìˆ˜ ì‚¬ì´.
- ì—¬ëŸ¬ ì°¨ì› ì‚¬ì´.

packed ë° unpacked ë°°ì—´ì€ ë¬¼ë¡  dynamic arrays, associative arrays ë° queuesì— ì ìš©ë©ë‹ˆë‹¤.

ğŸ‘

```systemverilog
logic [7:0][3:0] data[128][2];
typedef logic [31:0] word_t;
bit bit_array[512];
data_t some_array[];
data_t some_map[addr_t];
data_t some_q[$];
```

ğŸ‘

```systemverilog
// There must not be a space between dimensions.
logic [7:0] [3:0] data[128] [2];
// There must be a space around packed dimensions.
typedef logic[31:0]word_t;
// There must not be a space between identifier and unpacked dimension.
bit bit_array [512];
// Dynamic, associative, and queue "dimensions" are treated the same as unpacked
// dimensions.  There must not be a space.
data_t some_array [];
data_t some_map [addr_t];
data_t some_q [$];
```

#### Parameterized Types

***ìœ í˜•ì´ ê·œì •ëœ ì´ë¦„ì˜ ì¼ë¶€ì¸ ê²½ìš°ë¥¼ ì œì™¸í•˜ê³  ìœ í˜• ë§¤ê°œë³€ìˆ˜ ì•ì— ê³µë°± í•˜ë‚˜ë¥¼ ì¶”ê°€í•˜ì‹­ì‹œì˜¤.***

ê·œì •ëœ ì´ë¦„ì—ëŠ” í•´ë‹¹ ì„¸ê·¸ë¨¼íŠ¸ë¥¼ ì—°ê²°í•˜ëŠ” ë²”ìœ„ ì—°ì‚°ì `::`ê°€ í•˜ë‚˜ ì´ìƒ í¬í•¨ ë©ë‹ˆë‹¤. ê·œì •ëœ ì´ë¦„(qualified name)ì˜ ê³µë°±ì€ í•œ ê¸°í˜¸ì— ëŒ€í•œ ì°¸ì¡°ì˜ ì—°ì†ì„±ì„ ê¹¨ëœ¨ë¦´ ìˆ˜ ìˆìœ¼ë¯€ë¡œ ì¶”ê°€í•´ì„œëŠ” ì•ˆ ë©ë‹ˆë‹¤. ë§¤ê°œë³€ìˆ˜ ëª©ë¡ì€ [ì‰¼í‘œ ë’¤ì— ê³µë°±](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#comma-delimited-lists) ê·œì¹™ ì„ ë”°ë¼ì•¼ í•©ë‹ˆë‹¤ .

ğŸ‘

```systemverilog
my_fifo #(.WIDTH(4), .DEPTH(2)) my_fifo_nibble ...

class foo extends bar #(32, 8);  // unqualified base class
  ...
endclass

foo_h = my_class#(.X(1), .Y(0))::type_id::create("foo_h");  // static method call

my_pkg::x_class#(8, 1) bar;  // package-qualified name
```

ğŸ‘

```systemverilog
my_fifo#(.WIDTH(4), .DEPTH(2)) my_fifo_2by4 ...

class foo extends bar#(32, 8);  // unqualified base class
  ...
endclass

foo_h = my_class #(.X(1), .Y(0))::type_id::create("foo_h");  // static method call

my_pkg::x_class #(8, 1) bar;  // package-qualified name
```

#### Labels

***ì½”ë“œ ë¸”ë¡ì— ë ˆì´ë¸”ì„ ì§€ì •í•  ë•Œ ì½œë¡  ì•ë’¤ì— í•˜ë‚˜ì˜ ê³µë°±ì„ ì¶”ê°€í•˜ì‹­ì‹œì˜¤.***

ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
begin : foo
end : foo
```

ğŸ‘

```systemverilog
end:bar            // There must be a space before and after the colon.
endmodule: foobar  // There must be a space before the colon.
```

#### Case items

ì¼€ì´ìŠ¤ í•­ëª©ì˜ ì½œë¡  ì•ì— ê³µë°±ì´ ì—†ì–´ì•¼ í•©ë‹ˆë‹¤. ì¼€ì´ìŠ¤ í•­ëª©ì˜ ì½œë¡  ë’¤ì—ëŠ” í•˜ë‚˜ ì´ìƒì˜ ê³µë°±ì´ ìˆì–´ì•¼ í•©ë‹ˆë‹¤.

`default` ì¼€ì´ìŠ¤ í•­ëª©ì—ëŠ” ì½œë¡ ì´ í¬í•¨ë˜ì–´ì•¼ í•©ë‹ˆë‹¤ .

ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
unique case (my_state)
  StInit:   $display("Shall we begin");
  StError:  $display("Oh boy this is Bad");
  default: begin
    my_state = StInit;
    interrupt = 1;
  end
endcase
```

ğŸ‘

```systemverilog
unique case (1'b1)
  (my_state == StError)  : interrupt = 1; // Excess whitespace before colon
  default:begin end                       // Missing space after colon
endcase
```

#### Function And Task Calls

***í•¨ìˆ˜ ë° ì‘ì—… í˜¸ì¶œì€ í•¨ìˆ˜ ì´ë¦„ ë˜ëŠ” ì‘ì—… ì´ë¦„ê³¼ ì—¬ëŠ” ê´„í˜¸ ì‚¬ì´ì— ê³µë°±ì´ ì—†ì–´ì•¼ í•©ë‹ˆë‹¤.***

ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
process_packet(pkt);
```

ğŸ‘

```systemverilog
process_packet (pkt);  // There must not be a space before "("
```

#### ë§¤í¬ë¡œ í˜¸ì¶œ

***ë§¤í¬ë¡œ í˜¸ì¶œì€ ë§¤í¬ë¡œ ì´ë¦„ê³¼ ì—¬ëŠ” ê´„í˜¸ ì‚¬ì´ì— ê³µë°±ì´ ì—†ì–´ì•¼ í•©ë‹ˆë‹¤.***

ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
`uvm_error(ID, "you fail")
`ASSERT(name, a & b, clk, rst)
```

ğŸ‘

```systemverilog
`uvm_error (ID, "you fail")  // There must not be a space before "("
`ASSERT (name, a & b, clk, rst)
```

#### ë¼ì¸ ì—°ì†

***ì¤„ ì—°ì†ì„ ì˜¤ë¥¸ìª½ ì •ë ¬í•˜ëŠ” ê²ƒì€ í•„ìˆ˜ì…ë‹ˆë‹¤.***

ì¤„ ì—°ì†(' `\ `' ë¬¸ì)ì„ ì •ë ¬í•˜ë©´ ì—¬ëŸ¬ ì¤„ ë§¤í¬ë¡œì˜ ëì„ ì‹œê°ì ìœ¼ë¡œ í‘œì‹œí•˜ëŠ” ë° ë„ì›€ì´ ë©ë‹ˆë‹¤. ì •ë ¬ ìœ„ì¹˜ëŠ” ê³µë°±ì´ í† í°ì„ ë¶„í• í•˜ì§€ ì•Šì„ ë•Œ ë‹¤ì¤‘ í–‰ ë§¤í¬ë¡œì˜ ê°€ì¥ ì˜¤ë¥¸ìª½ ë²”ìœ„ë¥¼ ìµœì†Œ í•œ ê³µë°± ì´ìƒ ë²—ì–´ë‚˜ì•¼ í•˜ì§€ë§Œ ìµœëŒ€ í–‰ ê¸¸ì´ë¥¼ ì´ˆê³¼í•´ì„œëŠ” ì•ˆ ë©ë‹ˆë‹¤.

```systemverilog
`define REALLY_LONG_MACRO(arg1, arg2, arg3) \
    do_something(arg1);                     \
    do_something_else(arg2);                \
    final_action(arg3);
```

#### í‚¤ì›Œë“œ ì£¼ë³€ ê³µë°±

***SystemVerilog í‚¤ì›Œë“œ ì•ë’¤ì— ê³µë°±ì„ í¬í•¨í•˜ì‹­ì‹œì˜¤.***

ê³µë°±ì„ í¬í•¨í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

- ì—¬ëŠ” ê´„í˜¸ì™€ ê°™ì´ ê·¸ë£¹ ì—´ê¸° ë°”ë¡œ ë’¤ì— ì˜¤ëŠ” í‚¤ì›Œë“œ ì•ì—
- ì¤„ì˜ ì‹œì‘ ë¶€ë¶„ì— ìˆëŠ” í‚¤ì›Œë“œ ì•ì— ìˆìŠµë‹ˆë‹¤.
- ì¤„ ëì— ìˆëŠ” í‚¤ì›Œë“œ ë’¤ì—

ì˜ˆë¥¼ ë“¤ì–´:

```systemverilog
// Normal indentation before if.  Include a space after if.
if (foo) begin
end
// Include a space after always, but not before posedge.
always_ff @(posedge clk) begin
end
```

### ê´„í˜¸

***ì—°ì‚°ì„ ëª…í™•í•˜ê²Œ í•˜ë ¤ë©´ ê´„í˜¸ë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.***

í•©ë¦¬ì ì¸ ì‚¬ëŒì´ ìƒê°ì„ í™•ì¥í•˜ê±°ë‚˜ ì—°ì‚°ì ìš°ì„  ìˆœìœ„ ì°¨íŠ¸ë¥¼ ì°¸ì¡°í•´ì•¼ í•˜ëŠ” ê²½ìš°ì—ëŠ” ëŒ€ì‹  ê´„í˜¸ë¥¼ ì‚¬ìš©í•˜ì—¬ ì‘ì—… ìˆœì„œë¥¼ ëª¨í˜¸í•˜ì§€ ì•Šê²Œ ë§Œë“œì‹­ì‹œì˜¤.

#### ì‚¼í•­ í‘œí˜„ì‹

***ë‹¤ë¥¸ ì‚¼í•­ í‘œí˜„ì‹ì˜ ì°¸ ì¡°ê±´ì— ì¤‘ì²©ëœ ì‚¼í•­ í‘œí˜„ì‹ì€ ê´„í˜¸ë¡œ ë¬¶ì–´ì•¼ í•©ë‹ˆë‹¤.***

ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```systemverilog
assign foo = condition_a ? (condition_a_x ? x : y) : b;
```

ë‹¤ìŒ ì¤‘ì²© ì‚¼í•­ì€ ì»´íŒŒì¼ëŸ¬ì—ê²Œ ë‹¨ í•˜ë‚˜ì˜ ì˜ë¯¸ë¥¼ ê°–ì§€ë§Œ ì˜ë¯¸ê°€ ë¶ˆë¶„ëª…í•˜ê³  ì‚¬ëŒì—ê²Œ ì˜¤ë¥˜ê°€ ë°œìƒí•˜ê¸° ì‰½ìŠµë‹ˆë‹¤.

ğŸ‘

```systemverilog
assign foo = condition_a ? condition_a_x ? x : y : b;
```

***ì˜ˆë¥¼ ë“¤ì–´ ìš°ì„  ìˆœìœ„ muxë¥¼ ì„¤ëª…í•  ë•Œ ì½”ë“œ í˜•ì‹ì´ ë™ì¼í•œ ì •ë³´ë¥¼ ì „ë‹¬í•˜ëŠ” ê²½ìš° ê´„í˜¸ë¥¼ ìƒëµí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.***

ğŸ‘

```systemverilog
assign foo = condition_a ? a :
             condition_b ? b : not_a_nor_b;
```

### ì½”ë©˜íŠ¸

***C++ ìŠ¤íƒ€ì¼ ì£¼ì„( `// foo`)ì´ ì„ í˜¸ë©ë‹ˆë‹¤. C ìŠ¤íƒ€ì¼ ì£¼ì„( `/* bar */`)ë„ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.***

ìì²´ ì¤„ì˜ ì£¼ì„ì€ ë‹¤ìŒ ì½”ë“œë¥¼ ì„¤ëª…í•©ë‹ˆë‹¤. ì½”ë“œê°€ ìˆëŠ” ì¤„ì˜ ì£¼ì„ì€ í•´ë‹¹ ì½”ë“œ ì¤„ì„ ì„¤ëª…í•©ë‹ˆë‹¤.

ì˜ˆë¥¼ ë“¤ì–´:

```systemverilog
// This comment describes the following module.
module foo;
  ...
endmodule : foo

localparam bit ValBaz = 1;  // This comment describes the item to the left.
```

ëª¨ë“ˆ ë‚´ì—ì„œ ì„œë¡œ ë‹¤ë¥¸ ê¸°ëŠ¥ ë¶€ë¶„(FSM, ê¸°ë³¸ ë°ì´í„° ê²½ë¡œ ë˜ëŠ” ë ˆì§€ìŠ¤í„° ë“±)ì„ ë¶„ë¦¬í•˜ê¸° ìœ„í•´ í—¤ë” ìŠ¤íƒ€ì¼ ì£¼ì„ì„ ì‚¬ìš©í•˜ì—¬ ì½”ë“œë¥¼ êµ¬ì¡°í™”í•˜ëŠ” ê²ƒì´ ë•Œë•Œë¡œ ìœ ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. `//`ì´ ê²½ìš° ì„ í˜¸ë˜ëŠ” ìŠ¤íƒ€ì¼ì€ ë‹¤ìŒê³¼ ê°™ì´ C++ ìŠ¤íƒ€ì¼ ì£¼ì„ìœ¼ë¡œ ë‘˜ëŸ¬ì‹¸ì¸ í•œ ì¤„ ì„¹ì…˜ ì´ë¦„ ì…ë‹ˆë‹¤.

```systemverilog
module foo;

  ////////////////
  // Controller //
  ////////////////
  ...

  ///////////////////////
  // Main ALU Datapath //
  ///////////////////////
  ...

endmodule : foo
```

ë””ìì´ë„ˆê°€ ë” ë‚˜ì€ ê°€ë…ì„±ì„ ìœ„í•´ íŠ¹ì • ì„¹ì…˜ì˜ ì‹œì‘/ëì„ í‘œì‹œí•˜ê¸° ìœ„í•´ ì£¼ì„ì„ ì‚¬ìš©í•˜ë ¤ëŠ” ê²½ìš°(ì˜ˆ: ì¤‘ì²© for ë£¨í”„ ë¸”ë¡ì—ì„œ) ì„ í˜¸ë˜ëŠ” ë°©ë²•ì€ ë‹¤ìŒê³¼ ê°™ì´ ì¶”ê°€ êµ¬ë¶„ìê°€ ì—†ëŠ” í•œ ì¤„ ì£¼ì„ì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì…ë‹ˆë‹¤. ì•„ë˜ì˜ ì˜ˆ.

ğŸ‘

```systemverilog
// begin: iterate over foobar
for (...) begin
...
end
// end: iterate over foobar
```

ğŸ‘

```systemverilog
for (...) begin // iterate over foobar
...
end // iterate over foobar
```

ğŸ‘

```systemverilog
//-------------------------- iterate over foobar -------------------------------
for (...) begin
...
end
//-------------------------- iterate over foobar -------------------------------
```

ğŸ‘

```systemverilog
///////////////////////////////
// begin iterate over foobar //
///////////////////////////////
for (...) begin
...
end
///////////////////////////////
// end iterate over foobar   //
///////////////////////////////
```

### ì„ ì–¸

***ì‹ í˜¸ëŠ” ì‚¬ìš©ë˜ê¸° ì „ì— ì„ ì–¸ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. ì´ëŠ” ì•”ì‹œì  ë„¤íŠ¸ ì„ ì–¸ì„ ì‚¬ìš©í•˜ì§€ ì•Šì•„ì•¼ í•¨ì„ ì˜ë¯¸í•©ë‹ˆë‹¤.***

ëª¨ë“ˆ ë‚´ì—ì„œ ì‹ í˜¸, ìœ í˜•, ì—´ê±°í˜• ë° localparamsë¥¼ ì²˜ìŒ ì‚¬ìš©í•  ë•Œì™€ ê°€ê¹ê²Œ ì„ ì–¸í•˜ëŠ” **ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤ .** ì´ë ‡ê²Œ í•˜ë©´ íŒë…ê¸°ê°€ ì„ ì–¸ì„ ì°¾ê³  ì‹ í˜¸ ìœ í˜•ì„ ë” ì‰½ê²Œ ë³¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

### ê¸°ë³¸ í…œí”Œë¦¿

***ë§ì€ í•­ëª©ì„ ë³´ì—¬ì£¼ëŠ” í…œí”Œë¦¿ì´ ì•„ë˜ì— ë‚˜ì™€ ìˆìŠµë‹ˆë‹¤.***

ì£¼í˜•:

```systemverilog
// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// One line description of the module

module my_module #(
  parameter Width = 80,
  parameter Height = 24
) (
  input              clk_i,
  input              rst_ni,
  input              req_valid_i,
  input  [Width-1:0] req_data_i,
  output             req_ready_o,
  ...
);

  logic [Width-1:0] req_data_masked;

  submodule u_submodule (
    .clk_i,
    .rst_ni,
    .req_valid_i,
    .req_data_i (req_data_masked),
    .req_ready_o(req_ready),
    ...
  );

  always_comb begin
    req_data_masked = req_data_i;
    case (fsm_state_q)
      ST_IDLE: begin
        req_data_masked = req_data_i & MASK_IDLE;
        ...
  end

  ...

endmodule
```

## ë„¤ì´ë°

### ìš”ì•½

| ê±´ì„¤í•˜ë‹¤                                                     | ìŠ¤íƒ€ì¼                         |
| ------------------------------------------------------------ | ------------------------------ |
| ì„ ì–¸(ëª¨ë“ˆ, í´ë˜ìŠ¤, íŒ¨í‚¤ì§€, ì¸í„°í˜ì´ìŠ¤)                       | `lower_snake_case`             |
| ì¸ìŠ¤í„´ìŠ¤ ì´ë¦„                                                | `lower_snake_case`             |
| ì‹ í˜¸(ë„¤íŠ¸ ë° í¬íŠ¸)                                           | `lower_snake_case`             |
| ë³€ìˆ˜, í•¨ìˆ˜, ì‘ì—…                                             | `lower_snake_case`             |
| ëª…ëª…ëœ ì½”ë“œ ë¸”ë¡                                             | `lower_snake_case`             |
| `ë§¤í¬ë¡œ ì •ì˜                                                 | `ALL_CAPS`                     |
| ë§¤ê°œë³€ìˆ˜í™”ëœ ëª¨ë“ˆ, í´ë˜ìŠ¤ ë° ì¸í„°í˜ì´ìŠ¤ì— ëŒ€í•œ ì¡°ì • ê°€ëŠ¥í•œ ë§¤ê°œë³€ìˆ˜ | `UpperCamelCase`               |
| ìƒìˆ˜                                                         | `ALL_CAPS`ë˜ëŠ”`UpperCamelCase` |
| ì—´ê±° ìœ í˜•                                                    | `lower_snake_case_e`           |
| ê¸°íƒ€ typedef ìœ í˜•                                            | `lower_snake_case_t`           |
| ì—´ê±°ëœ ê°’ ì´ë¦„                                               | `UpperCamelCase`               |

### ìƒìˆ˜

***í”„ë¡œì íŠ¸ íŒ¨í‚¤ì§€ íŒŒì¼ì˜ ë§¤ê°œë³€ìˆ˜ë¥¼ ì‚¬ìš©í•˜ì—¬ ì „ì—­ ìƒìˆ˜ë¥¼ ì„ ì–¸í•©ë‹ˆë‹¤.***

ì´ëŸ¬í•œ ë§¥ë½ì—ì„œ **ìƒìˆ˜** ëŠ” ë§¤ê°œë³€ìˆ˜í™”ëœ ëª¨ë“ˆ, í´ë˜ìŠ¤ ë“±ê³¼ ê°™ì€ ê°œì²´ì— ëŒ€í•œ ì¡°ì • ê°€ëŠ¥í•œ ë§¤ê°œë³€ìˆ˜ì™€ êµ¬ë³„ë©ë‹ˆë‹¤.

ìƒìˆ˜ ìœ í˜•ì„ ëª…ì‹œì ìœ¼ë¡œ ì„ ì–¸í•©ë‹ˆë‹¤.

ìƒìˆ˜ë¥¼ ì„ ì–¸í•  ë•Œ:

- íŒ¨í‚¤ì§€ ë‚´ì—ì„œ ì‚¬ìš© `parameter`.
- ëª¨ë“ˆ ë˜ëŠ” í´ë˜ìŠ¤ ë‚´ì—ì„œ `localparam`.

ìƒìˆ˜ë¥¼ ì •ì˜í•˜ëŠ” ê¸°ë³¸ ë°©ë²•ì€ `package`ëª¨ë“  ìƒìˆ˜ë¥¼ `parameter`í•´ë‹¹ íŒ¨í‚¤ì§€ ë‚´ì—ì„œ ì„ ì–¸í•˜ê³  ì„ ì–¸í•˜ëŠ” ê²ƒì…ë‹ˆë‹¤. ìƒìˆ˜ê°€ í•˜ë‚˜ì˜ íŒŒì¼ì—ì„œë§Œ ì‚¬ìš©ë˜ëŠ” ê²½ìš° ë³„ë„ì˜ íŒ¨í‚¤ì§€ê°€ ì•„ë‹Œ í•´ë‹¹ íŒŒì¼ ë‚´ì—ì„œ ì •ì˜ëœ ìƒíƒœë¡œ ìœ ì§€í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤.

í”„ë¡œì íŠ¸ì˜ ê¸°ë³¸ íŒ¨í‚¤ì§€ì—ì„œ í”„ë¡œì íŠ¸ ì „ì²´ ìƒìˆ˜ë¥¼ ì •ì˜í•©ë‹ˆë‹¤.

`parameter`ë‹¤ë¥¸ íŒ¨í‚¤ì§€ëŠ” ë§ì€ í”„ë¡œì íŠ¸ì—ì„œ ì¬ì‚¬ìš©ë  ìˆ˜ ìˆëŠ” IP ìƒì„±ì„ ìš©ì´í•˜ê²Œ í•˜ê¸° ìœ„í•´ ê³ ìœ í•œ ìƒìˆ˜ë¡œ ì„ ì–¸ë  ìˆ˜ë„ ìˆìŠµë‹ˆë‹¤ .

ëª¨ë“  ë¶ˆë³€ ìƒìˆ˜ì— ëŒ€í•´ ì„ í˜¸ë˜ëŠ” ëª…ëª… ê·œì¹™ì€ ë¥¼ ì‚¬ìš©í•˜ëŠ” `ALL_CAPS`ê²ƒì´ì§€ë§Œ ì˜ ì‚¬ìš©ì´ `UpperCamelCase`ë” ìì—°ìŠ¤ëŸ¬ìš´ ê²ƒìœ¼ë¡œ ê°„ì£¼ë˜ëŠ” ê²½ìš°ê°€ ìˆìŠµë‹ˆë‹¤.

| ìƒìˆ˜ ìœ í˜•              | ìŠ¤íƒ€ì¼ ê¸°ë³¸ ì„¤ì •               | Conversation                                                 |
| ---------------------- | ------------------------------ | ------------------------------------------------------------ |
| `ì •ì˜í•˜ë‹¤              | `ALL_CAPS`                     | ì •ë§ ì¼ì •í•˜ë‹¤                                                |
| ëª¨ë“ˆ ë§¤ê°œë³€ìˆ˜          | `UpperCamelCase`               | ìƒìˆ˜ê°€ ì•„ë‹Œ ì¸ìŠ¤í„´ìŠ¤í™”ì— ì˜í•´ ì§„ì •ìœ¼ë¡œ ìˆ˜ì • ê°€ëŠ¥             |
| íŒŒìƒëœ ë¡œì»¬ ë§¤ê°œë³€ìˆ˜   | `UpperCamelCase`               | ì§ì ‘ ìˆ˜ì •ë˜ì§€ ì•Šì•˜ì§€ë§Œ ì—¬ì „íˆ ëª¨ë“ˆ ë§¤ê°œë³€ìˆ˜ë¥¼ ì¶”ì í•©ë‹ˆë‹¤.    |
| ì¡°ì • ê°€ëŠ¥í•œ localparam | `UpperCamelCase`               | ìµœì¢… RTL ë²„ì „ì—ì„œëŠ” ë³€ê²½ë˜ì§€ ì•Šì„ ê²ƒìœ¼ë¡œ ì˜ˆìƒë˜ì§€ë§Œ ë””ìì´ë„ˆê°€ ë””ìì¸ ê³µê°„ì„ í¸ë¦¬í•˜ê²Œ íƒìƒ‰í•˜ê¸° ìœ„í•´ ì‚¬ìš©í•©ë‹ˆë‹¤. |
| ì‹¤ì œ localparam ìƒìˆ˜   | `ALL_CAPS`                     | ì˜ˆì‹œ`localparam OP_JALR = 8'hA0;`                            |
| ì—´ê±°í˜• ë©¤ë²„ ì°¸ ìƒìˆ˜    | `ALL_CAPS`                     | ì˜ˆì‹œ`typedef enum ... { OP_JALR = 8'hA0;`                    |
| ì—´ê±°í˜• ì§‘í•© ë©¤ë²„       | `ALL_CAPS`ë˜ëŠ”`UpperCamelCase` | ì˜ˆ `typedef enum ... { ST_IDLE, ST_FRAME_START, ST_DYN_INSTR_READ ...`, `typedef enum ... { StIdle, StFrameStart, StDynInstrRead...`. ì„ì˜ ê°’ì˜ ëª¨ìŒì€ ë‘ ê°€ì§€ ê·œì¹™ ì¤‘ í•˜ë‚˜ì¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤. |

ìƒìˆ˜ê°€ ë‹¨ìœ„ê°€ ì—†ê±°ë‚˜ ë‹¨ìœ„ê°€ "ë¹„íŠ¸"ê°€ ì•„ë‹Œ ê²½ìš° ìƒìˆ˜ì˜ ë‹¨ìœ„ëŠ” ê¸°í˜¸ ì´ë¦„ì— ì„¤ëª…ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´, `FooLengthBytes`.

ì˜ˆì‹œ:

ğŸ‘

```verilog
// package-scope
package my_pkg;

  parameter int unsigned NUM_CPU_CORES = 64;
  // reference elsewhere as my_pkg::NUM_CPU_CORES

endpackage
```

#### ë§¤ê°œë³€ìˆ˜í™”ëœ ê°ì²´(ëª¨ë“ˆ ë“±)

***`parameter `ë§¤ê°œë³€ìˆ˜í™”í•˜ê³  `localparam`ëª¨ë“ˆ ë²”ìœ„ ìƒìˆ˜ë¥¼ ì„ ì–¸í•˜ëŠ” ë° ì‚¬ìš© í•©ë‹ˆë‹¤. íŒ¨í‚¤ì§€ ë‚´ì—ì„œ ë¥¼ ì‚¬ìš© `parameter`í•˜ì‹­ì‹œì˜¤.***

ì„¤ê³„ ì¬ì‚¬ìš©ì„ ìš©ì´í•˜ê²Œ í•˜ê¸° ìœ„í•´ ë§¤ê°œë³€ìˆ˜í™”ëœ ëª¨ë“ˆ, í´ë˜ìŠ¤ ë° ì¸í„°í˜ì´ìŠ¤ë¥¼ ìƒì„±í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ì‚¬ìš©ìê°€ ì¸ìŠ¤í„´ìŠ¤í™” ì‹œ ì¡°ì •í•  ê²ƒìœ¼ë¡œ ì˜ˆìƒë˜ëŠ” ë§¤ê°œë³€ìˆ˜ë¥¼ ë‚˜íƒ€ë‚´ë ¤ë©´ ë§¤ê°œë³€ìˆ˜í™”ëœ ëª¨ë“ˆ ì„ ì–¸ `parameter`ë‚´ì—ì„œ í‚¤ì›Œë“œë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤ . `module`ëª¨ë“  ë§¤ê°œë³€ìˆ˜ì˜ ê¸°ë³¸ ëª…ëª… ê·œì¹™ì€ ì…ë‹ˆë‹¤ `UpperCamelCase`. ì¼ë¶€ í”„ë¡œì íŠ¸ëŠ” `ALL_CAPS`ì¡°ì • ê°€ëŠ¥í•œ ë§¤ê°œë³€ìˆ˜ë¥¼ ìƒìˆ˜ì™€ êµ¬ë³„í•˜ëŠ” ë° ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ì„ ì–¸ ë‚´ì˜ íŒŒìƒ ë§¤ê°œë³€ìˆ˜ `module`ëŠ” ë¥¼ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤ `localparam`. ì•„ë˜ì— ì˜ˆê°€ ë‚˜ì™€ ìˆìŠµë‹ˆë‹¤.

```verilog
module modname #(
  parameter  int Depth  = 2048,         // 8kB default
  localparam int Aw     = $clog2(Depth) // derived parameter
) (
  ...
);

endmodule
```

``define`ëª¨ë“ˆ ì„ `defparam`ë§¤ê°œë³€ìˆ˜í™”í•˜ëŠ” ë° ì‚¬ìš©í•´ì„œëŠ” ì•ˆ ë©ë‹ˆë‹¤.

[íŒ¨í‚¤ì§€ ë§¤ê°œë³€ìˆ˜](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#constants) ë¥¼ ì‚¬ìš© í•˜ì—¬ ë§¤ê°œë³€ìˆ˜ ëŒ€ì‹  ê³„ì¸µ êµ¬ì¡°ë¥¼ í†µí•´ ì „ì—­ ìƒìˆ˜ë¥¼ ì „ì†¡í•©ë‹ˆë‹¤. ë²”ìœ„ê°€ íŠ¹ì • SystemVerilog ëª¨ë“ˆ ë‚´ë¶€ì— ìˆëŠ” ìƒìˆ˜ë¥¼ ì„ ì–¸í•˜ë ¤ë©´ [ëŒ€ì‹  ë¥¼ ](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#constants)[ì‚¬ìš©`localparam`](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#constants) í•˜ì‹­ì‹œì˜¤.

ë§¤ê°œë³€ìˆ˜í™”ëœ ëª¨ë“ˆì„ ì‚¬ìš©í•˜ëŠ” ê²½ìš°ì˜ ì˜ˆ:

- ëª¨ë“ˆì˜ ì—¬ëŸ¬ ì¸ìŠ¤í„´ìŠ¤ê°€ ì¸ìŠ¤í„´ìŠ¤í™”ë˜ê³  ë§¤ê°œë³€ìˆ˜ë¡œ êµ¬ë³„í•´ì•¼ í•˜ëŠ” ê²½ìš°.
- íŠ¹ì • ë²„ìŠ¤ í­ì— ëŒ€í•œ ëª¨ë“ˆì„ ì „ë¬¸í™”í•˜ëŠ” ìˆ˜ë‹¨.
- ëª¨ë“ˆ ë‚´ì—ì„œ ë³€ê²½í•  ìˆ˜ ìˆëŠ” ì „ì—­ ë§¤ê°œë³€ìˆ˜ë¥¼ ë¬¸ì„œí™”í•˜ëŠ” ìˆ˜ë‹¨.

ë§¤ê°œë³€ìˆ˜ì˜ ìœ í˜•ì„ ëª…ì‹œì ìœ¼ë¡œ ì„ ì–¸í•©ë‹ˆë‹¤.

ë²•ì  ë²”ìœ„ë¥¼ ì œí•œí•˜ëŠ” ë° ë„ì›€ì´ ë˜ë„ë¡ ë§¤ê°œë³€ìˆ˜ ìœ í˜•ì„ ì‚¬ìš©í•©ë‹ˆë‹¤. ì˜ˆ ë¥¼ ë“¤ì–´, ë¶€ìš¸ ê°’ `int unsigned`ì˜ ê²½ìš° ìŒì´ ì•„ë‹Œ ì¼ë°˜ ì •ìˆ˜ ê°’ ì…ë‹ˆë‹¤. `bit`ì¡°ì • ê°€ëŠ¥í•œ ë§¤ê°œë³€ìˆ˜ ê°’ì— ëŒ€í•œ ì¶”ê°€ ì œí•œ ì‚¬í•­ì€ ì–´ì„¤ì…˜ê³¼ í•¨ê»˜ ë¬¸ì„œí™”ë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

ì¡°ì • ê°€ëŠ¥í•œ ë§¤ê°œë³€ìˆ˜ ê°’ì€ í•­ìƒ í•©ë¦¬ì ì¸ ê¸°ë³¸ê°’ì„ ê°€ì ¸ì•¼ í•©ë‹ˆë‹¤.

ì¶”ê°€ ì •ë³´ëŠ” [ë§¤ê°œë³€ìˆ˜í™”ëœ ëª¨ë¸ ìƒì„±ì„ ìœ„í•œ ìƒˆë¡œìš´ Verilog-2001 ê¸°ìˆ ì„](https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-884-complex-digital-systems-spring-2005/related-resources/parameter_models.pdf) ì°¸ì¡°í•˜ì‹­ì‹œì˜¤ .

### ë§¤í¬ë¡œ ì •ì˜

***ë§¤í¬ë¡œëŠ” ë°‘ì¤„ì´ ìˆëŠ” ALL_CAPITALSì—¬ì•¼ í•©ë‹ˆë‹¤.***

ë§¤í¬ë¡œëŠ” ë°‘ì¤„ì´ ìˆëŠ” ëª¨ë‘ ëŒ€ë¬¸ìì—¬ì•¼ í•©ë‹ˆë‹¤.

**ì „ì—­ ì •ì˜** ëŠ” í”„ë¡œì íŠ¸ì˜ ëª¨ë“  ì†ŒìŠ¤ íŒŒì¼ì´ ê³µìœ í•˜ëŠ” í—¤ë” íŒŒì¼ì˜ í‹± ì •ì˜ ë§¤í¬ë¡œì…ë‹ˆë‹¤ . ë„¤ì„ìŠ¤í˜ì´ìŠ¤ ì¶©ëŒì„ ì¤„ì´ë ¤ë©´ ì „ì—­ ì •ì˜ ì•ì— ê´€ë ¨ ë§¤í¬ë¡œ ê·¸ë£¹ì˜ ì´ë¦„ì´ ì ‘ë‘ì‚¬ë¡œ ë¶™ê³  ë°‘ì¤„ ìŒì´ ë”°ë¼ì™€ì•¼ í•©ë‹ˆë‹¤.

```verilog
// The following two constants are in the FOO namespace of the
// SN chip.
`define SN_FOO__ALPHA_BETA  5
`define SN_FOO__GAMMA_OMEGA 6
```

**ë¡œì»¬ ì •ì˜** ëŠ” ë‹¨ì¼ ë¡œì»¬ íŒŒì¼ì˜ ë²”ìœ„ ë‚´ì—ì„œë§Œ ì‚¬ìš©í•´ì•¼ í•˜ëŠ” í‹± ì •ì˜ ë§¤í¬ë¡œì…ë‹ˆë‹¤. ì „ì—­ ë§¤í¬ë¡œ ë„¤ì„ìŠ¤í˜ì´ìŠ¤ë¥¼ ì˜¤ì—¼ì‹œí‚¤ì§€ ì•Šë„ë¡ ì‚¬ìš© í›„ì—ëŠ” ëª…ì‹œì ìœ¼ë¡œ ì •ì˜ë˜ì§€ ì•Šì•„ì•¼ í•©ë‹ˆë‹¤. ë§¤í¬ë¡œê°€ ë¡œì»¬ ë²”ìœ„ì—ì„œë§Œ ì‚¬ìš©ë¨ì„ ë‚˜íƒ€ë‚´ë ¤ë©´ ë§¤í¬ë¡œ ì´ë¦„ ì•ì— ë‹¨ì¼ ë°‘ì¤„ì„ ë¶™ì—¬ì•¼ í•©ë‹ˆë‹¤.

ë¡œì»¬ ì •ì˜ê°€ ë¡œì»¬ë¡œ ìœ ì§€ë˜ë„ë¡ í•˜ë ¤ë©´ ``include`ë§¤í¬ë¡œ ì •ì˜ì™€ ``undef`.

ì˜ˆì‹œ:

```verilog
`define _MAKE_THING(_x) \
    thing i_thing_##_x (.clk(clk), .i(i##_x) .o(o##_x));
`_MAKE_THING(a)
`_MAKE_THING(b)
`_MAKE_THING(c)
`undef _MAKE_THING
```

### ì ‘ë¯¸ì‚¬

ì ‘ë¯¸ì‚¬ëŠ” ì˜ë„ì— ëŒ€í•œ ì§€ì¹¨ì„ ì œê³µí•˜ê¸° ìœ„í•´ ì—¬ëŸ¬ ê³³ì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤. ë‹¤ìŒ í‘œì—ëŠ” íŠ¹ë³„í•œ ì˜ë¯¸ê°€ ìˆëŠ” ì ‘ë¯¸ì‚¬ê°€ ë‚˜ì—´ë˜ì–´ ìˆìŠµë‹ˆë‹¤.

| ì ‘ë¯¸ì‚¬           | íˆ¬ê¸°ì¥      | ì˜ì§€                                                         |
| ---------------- | ----------- | ------------------------------------------------------------ |
| `_e`             | í˜•ì‹ ì •ì˜   | ì—´ê±°í˜•                                                       |
| `_t`             | í˜•ì‹ ì •ì˜   | ì‹ í˜¸ í´ëŸ¬ìŠ¤í„°ë¥¼ í¬í•¨í•œ ê¸°íƒ€ typedef                          |
| `_n`             | signal name | í™œì„± ë‚®ì€ ì‹ í˜¸                                               |
| `_n`,`_p`        | ì‹ í˜¸ ì´ë¦„   | ì°¨ë™ ìŒ, í™œì„± ë‚®ìŒ ë° í™œì„± ë†’ìŒ                              |
| `_d`,`_q`        | ì‹ í˜¸ ì´ë¦„   | ë ˆì§€ìŠ¤í„°ì˜ ì…ì¶œë ¥                                            |
| `_q2`, `_q3`ë“±   | ì‹ í˜¸ ì´ë¦„   | ì‹ í˜¸ì˜ íŒŒì´í”„ë¼ì¸ ë²„ì „ `_q`1ì£¼ê¸°ì˜ ëŒ€ê¸° ì‹œê°„, `_q2`2ì£¼ê¸°, `_q3`3ì£¼ê¸° ë“± |
| `_i`, `_o`,`_io` | ì‹ í˜¸ ì´ë¦„   | ëª¨ë“ˆ ì…ë ¥, ì¶œë ¥ ë° ì–‘ë°©í–¥                                    |

ì—¬ëŸ¬ ì ‘ë¯¸ì‚¬ê°€ í•„ìš”í•œ ê²½ìš° ë‹¤ìŒ ì§€ì¹¨ì„ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.

- ì•ˆë‚´ ì ‘ë¯¸ì‚¬ëŠ” ì¶”ê°€ `_` ë¬¸ìë¡œ êµ¬ë¶„ë˜ì§€ ì•Šê³  í•¨ê»˜ ì¶”ê°€ë©ë‹ˆë‹¤( `_ni`not `_n_i`).
- ì‹ í˜¸ê°€ í™œì„±ì´ë©´ ë¡œìš° `_n`ê°€ ì²« ë²ˆì§¸ ì ‘ë¯¸ì‚¬ê°€ ë©ë‹ˆë‹¤.
- ì‹ í˜¸ê°€ ëª¨ë“ˆ ì…ë ¥/ì¶œë ¥ì¸ ê²½ìš° ë¬¸ìê°€ ë§ˆì§€ë§‰ì— ì˜µë‹ˆë‹¤.
- `_d`ì „íŒŒ í•˜ê³  `_q`ëª¨ë“ˆ ê²½ê³„ì— í•„ìˆ˜ëŠ” ì•„ë‹™ë‹ˆë‹¤ .

ì˜ˆì‹œ:

ğŸ‘

```verilog
module simple (
  input        clk_i,
  input        rst_ni,              // Active low reset

  // writer interface
  input [15:0] data_i,
  input        valid_i,
  output       ready_o,

  // bi-directional bus
  inout [7:0]  driver_io,         // Bi directional signal

  // Differential pair output
  output       lvds_po,           // Positive part of the differential signal
  output       lvds_no            // Negative part of the differential signal
);

  logic valid_d, valid_q, valid_q2, valid_q3;
  assign valid_d = valid_i; // next state assignment

  always_ff @(posedge clk or negedge rst_ni) begin
    if (!rst_ni) begin
      valid_q  <= '0;
      valid_q2 <= '0;
      valid_q3 <= '0;
    end else begin
      valid_q  <= valid_d;
      valid_q2 <= valid_q;
      valid_q3 <= valid_q2;
    end
  end

  assign ready_o = valid_q3; // three clock cycles delay

endmodule // simple
```

### ì—´ê±°

***ì´ë¦„ ì—´ê±° ìœ í˜• `snake_case_e`. ì´ë¦„ ì—´ê±°í˜• ê°’ `ALL_CAPS`ë˜ëŠ” `UpperCamelCase`.***

í•­ìƒ . `enum`_ `typedef`ì—´ê±° ìœ í˜•ì˜ ìŠ¤í† ë¦¬ì§€ ìœ í˜•ì„ ì§€ì •í•´ì•¼ í•©ë‹ˆë‹¤. í•©ì„± ê°€ëŠ¥í•œ ì—´ê±°í˜•ì˜ ê²½ìš° ìŠ¤í† ë¦¬ì§€ ìœ í˜•ì€ 4-ìƒíƒœ ë°ì´í„° ìœ í˜•ì´ì–´ì•¼ í•©ë‹ˆë‹¤( `logic`ë³´ë‹¤ëŠ” `bit`).

ìµëª… `enum`ìœ í˜•ì€ í”„ë¡œì íŠ¸ ì „ì²´ì™€ í”„ë¡œì íŠ¸ ì „ì²´ì—ì„œ ë‹¤ë¥¸ ìœ„ì¹˜ì—ì„œ ìœ í˜•ì„ ì‚¬ìš©í•˜ê¸° ì–´ë µê²Œ ë§Œë“¤ê¸° ë•Œë¬¸ì— í—ˆìš©ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤.

ì—´ê±° ìœ í˜• ì´ë¦„ì—ëŠ” ì†Œë¬¸ì ì˜ìˆ«ì ë¬¸ìì™€ ë°‘ì¤„ë§Œ í¬í•¨í•´ì•¼ í•©ë‹ˆë‹¤. ì—´ê±° ìœ í˜• ì´ë¦„ì— ì ‘ë¯¸ì‚¬ë¥¼ ë¶™ì—¬ì•¼ í•©ë‹ˆë‹¤ `_e`.

ì—´ê±° ê°’ ì´ë¦„(ìƒìˆ˜)ì€ ì¼ë°˜ì ìœ¼ë¡œ `ALL_CAPS`ì˜ˆë¥¼ ë“¤ì–´ `READY_TO_SEND`ìƒìˆ˜ íŠ¹ì„±ì„ ë°˜ì˜í•´ì•¼ í•˜ë©°, íŠ¹íˆ ì •ì˜ëœ opcode í• ë‹¹ê³¼ ê°™ì´ ë³€ê²½í•  ìˆ˜ ì—†ëŠ” ê°’ì˜ ê²½ìš°ì—ëŠ” ë”ìš± ê·¸ë ‡ìŠµë‹ˆë‹¤. `UpperCamelCase` ì—´ê±°í˜•ì˜ í• ë‹¹ëœ ê°’ì´ ìƒíƒœ ë¨¸ì‹  ê°’ê³¼ ê°™ì´ ë””ìì´ë„ˆì—ê²Œ ì‹¤ì§ˆì ìœ¼ë¡œ ì‹ ê²½ ì“°ì§€ ì•ŠëŠ” ê²½ìš°ê°€ ì„ í˜¸ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤ . ì´ ê¶Œì¥ ì‚¬í•­ì„ ìƒê°í•˜ëŠ” ë°©ë²•ì— ëŒ€í•œ í† ë¡ ì€ [ìƒìˆ˜](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#constants) ì— ëŒ€í•œ ëŒ€í™”ë¥¼ ì°¸ì¡°í•˜ì‹­ì‹œì˜¤ .

ğŸ‘

```verilog
typedef enum logic [7:0] {  // 8-bit opcodes
  OP_JALR = 8'hA0,
  OP_ADDI = 8'h47,
  OP_LDW  = 8'h0B
} opcode_e;
opcode_e op_val;
```

ğŸ‘

```verilog
typedef enum logic [1:0] {  // A 2-bit enumerated type
  ACC_WRITE,
  ACC_READ,
  ACC_PAUSE
} access_e; // new named type is created
access_e req_access, resp_access;
```

ğŸ‘

```verilog
typedef enum logic [1:0] {  // A 2-bit enumerated type
  AccWrite,
  AccRead,
  AccPause
} access_e; // new named type is created
access_e req_access, resp_access;
```

ğŸ‘

```verilog
enum {  // Typedef is missing, storage type is missing.
  Write,
  Read
} req_access, resp_access; // anonymous enum type
```

### ì‹ í˜¸ ëª…ëª…

***`lower_snake_case`ì‹ í˜¸ì— ì´ë¦„ì„ ì§€ì •í•  ë•Œ ì‚¬ìš© í•©ë‹ˆë‹¤.***

ì´ ë§¥ë½ì—ì„œ **ì‹ í˜¸** ëŠ” SystemVerilog ì„¤ê³„ ë‚´ì˜ ë„¤íŠ¸, ë³€ìˆ˜ ë˜ëŠ” í¬íŠ¸ë¥¼ ì˜ë¯¸í•©ë‹ˆë‹¤.

ì‹ í˜¸ ì´ë¦„ì—ëŠ” ì†Œë¬¸ì ì˜ìˆ«ì ë¬¸ìì™€ ë°‘ì¤„ì´ í¬í•¨ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ì‹ í˜¸ ì´ë¦„ì€ ë°‘ì¤„ ë’¤ì— ìˆ«ìê°€ ì˜¤ëŠ” ê²ƒìœ¼ë¡œ ëë‚˜ì§€ ì•Šì•„ì•¼ í•©ë‹ˆë‹¤(ì˜ˆ: `foo_1`, `foo_2`ë“±). ë§ì€ í•©ì„± ë„êµ¬ëŠ” í•´ë‹¹ ëª…ëª… ê·œì¹™ì„ ì‚¬ìš©í•˜ì—¬ ë²„ìŠ¤ë¥¼ ë„¤íŠ¸ì— ë§¤í•‘í•˜ë¯€ë¡œ ìœ ì‚¬í•˜ê²Œ ëª…ëª…ëœ ë„¤íŠ¸ëŠ” í•©ì„± ë„¤íŠ¸ë¦¬ìŠ¤íŠ¸ë¥¼ ê²€ì‚¬í•  ë•Œ í˜¼ë™ì„ ì´ˆë˜í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ì˜ˆì•½ ëœ [Verilog](http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/ite_r_verilog_reserved_words.htm) ë˜ëŠ” SystemVerilog í‚¤ì›Œë“œëŠ” ì´ë¦„ìœ¼ë¡œ ì‚¬ìš©í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤.

ë‹¤ë¥¸ ì–¸ì–´ì™€ ìƒí˜¸ ìš´ìš©í•  ë•Œ ë‹¤ë¥¸ ì–¸ì–´ì˜ í‚¤ì›Œë“œë¥¼ ì‚¬ìš©í•˜ì§€ ì•Šë„ë¡ ì£¼ì˜í•˜ì‹­ì‹œì˜¤.

#### ì„¤ëª…ì´ í¬í•¨ëœ ì´ë¦„ ì‚¬ìš©

***ì´ë¦„ì€ ì‹ í˜¸ì˜ ëª©ì ì´ ë¬´ì—‡ì¸ì§€ ì„¤ëª…í•´ì•¼ í•©ë‹ˆë‹¤.***

ì „ì²´ ë‹¨ì–´ë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤. ê°€ì¥ í”í•œ ì¥ì†Œë¥¼ ì œì™¸í•˜ê³ ëŠ” ì•½ì–´ì™€ ì¶•ì•½ì–´ë¥¼ í”¼í•˜ì‹­ì‹œì˜¤. ê°„ê²°í•¨ë³´ë‹¤ ì„¤ëª…ì ì¸ ì‹ í˜¸ ì´ë¦„ì„ ì„ í˜¸í•©ë‹ˆë‹¤.

#### ì ‘ë‘ì‚¬

ê³µí†µ ì ‘ë‘ì‚¬ë¥¼ ì‚¬ìš©í•˜ì—¬ í•¨ê»˜ ì‘ë™í•˜ëŠ” ì‹ í˜¸ ê·¸ë£¹ì„ ì‹ë³„í•©ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´, AXI-S ì¸í„°í˜ì´ìŠ¤ì˜ ëª¨ë“  ìš”ì†ŒëŠ” ì ‘ë‘ì‚¬ë¥¼ ê³µìœ í•©ë‹ˆë‹¤: `foo_valid`, `foo_ready`ë° `foo_data`.

ë˜í•œ ë‹¤ì¤‘ í´ëŸ­ì´ ìˆëŠ” ëª¨ë“ˆì— ëŒ€í•´ ì–´ë–¤ ì‹ í˜¸ê°€ ì–´ë–¤ í´ëŸ­ ê·¸ë£¹ì— ìˆëŠ”ì§€ ëª…í™•í•˜ê²Œ ë ˆì´ë¸”ì„ ì§€ì •í•˜ë ¤ë©´ ì ‘ë‘ì‚¬ë¥¼ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤. [ìì„¸í•œ ë‚´ìš©ì€ ì‹œê³„ ë„ë©”ì¸](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#clocks) ì„¹ì…˜ì„ ì°¸ì¡°í•˜ì„¸ìš”.

ì˜ˆ:

- ë¸”ë¡ë¨ ì œì–´ì™€ ê´€ë ¨ëœ ì‹ í˜¸ëŠ” `bram_`ì ‘ë‘ì‚¬ë¥¼ ê³µìœ í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
- ë™ê¸°ì‹ ì‹ í˜¸ ëŠ” `clk_dram`ì ‘ë‘ì‚¬ `clk`ë¥¼ ê³µìœ í•´ì•¼ `dram_`í•©ë‹ˆë‹¤.

ì½”ë“œ ì˜ˆ:

ğŸ‘

```verilog
module fifo_controller (
  input         clk_i,
  input         rst_ni,

  // writer interface
  input [15:0]  wr_data_i,
  input         wr_valid_i,
  output        wr_ready_o,

  // reader interface
  output [15:0] rd_data_o,
  output        rd_valid_o,
  output [7:0]  rd_fullness_o,
  input         rd_ack_i,

  // memory interface:
  output [7:0]  mem_addr_o,
  output [15:0] mem_wdata_o,
  output        mem_we_o,
  input  [15:0] mem_rdata_i
);
```

ì´ ëª…ëª… ê·œì¹™ì„ ì‚¬ìš©í•˜ë©´ ê°„ë‹¨í•˜ê³  ì¼ê´€ëœ ê·œì¹™ì„ ì‚¬ìš©í•˜ì—¬ í¬íŠ¸ ì´ë¦„ì„ ìœ ì‚¬í•œ ì‹ í˜¸ ì´ë¦„ì— ì‰½ê²Œ ë§¤í•‘í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. [ìì„¸í•œ ë‚´ìš©ì€ ê³„ì¸µì  ì¼ê´€ì„±](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#hierarchical-consistency) ì„¹ì…˜ì„ ì°¸ì¡° í•˜ì‹­ì‹œì˜¤.

#### ê³„ì¸µì  ì¼ê´€ì„±

***ë™ì¼í•œ ì‹ í˜¸ëŠ” ê³„ì¸µ êµ¬ì¡°ì˜ ëª¨ë“  ìˆ˜ì¤€ì—ì„œ ë™ì¼í•œ ì´ë¦„ì„ ê°€ì ¸ì•¼ í•©ë‹ˆë‹¤.***

ì¸ìŠ¤í„´ìŠ¤ì˜ í¬íŠ¸ì— ì—°ê²°í•˜ëŠ” ì‹ í˜¸ëŠ” í•´ë‹¹ í¬íŠ¸ì™€ ì´ë¦„ì´ ê°™ì•„ì•¼ í•©ë‹ˆë‹¤. ì´ëŸ° ì‹ìœ¼ë¡œ ì§„í–‰í•˜ë©´ ì§ì ‘ ì—°ê²°ëœ ì‹ í˜¸ëŠ” ê³„ì¸µ êµ¬ì¡°ì˜ ëª¨ë“  ìˆ˜ì¤€ì—ì„œ ë™ì¼í•œ ì´ë¦„ì„ ìœ ì§€í•´ì•¼ í•©ë‹ˆë‹¤.

ì´ ê·œì¹™ì—ëŠ” ë‹¤ìŒê³¼ ê°™ì€ ì˜ˆì™¸ê°€ ì˜ˆìƒë©ë‹ˆë‹¤.

- ì‹ í˜¸ ë°°ì—´ì˜ ìš”ì†Œì— í¬íŠ¸ë¥¼ ì—°ê²°í•  ë•Œ.
- ì¼ë°˜ í¬íŠ¸ ì´ë¦„ì„ ë””ìì¸ì— ë” íŠ¹ì •í•œ ê²ƒìœ¼ë¡œ ë§¤í•‘í•  ë•Œ. ì˜ˆë¥¼ ë“¤ì–´, ë‘ ê°œì˜ ì¼ë°˜ ë¸”ë¡(í•˜ë‚˜ëŠ” `host_bus`í¬íŠ¸ê°€ ìˆê³  ë‹¤ë¥¸ í•˜ë‚˜ëŠ” í¬íŠ¸ê°€ ìˆìŒ)ì€ ì‹ í˜¸ `device_bus`ë¡œ ì—°ê²°ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤ .`foo_bar_bus`

ê°ê°ì˜ ì˜ˆì™¸ì ì¸ ê²½ìš°ì— í¬íŠ¸ ì´ë¦„ê³¼ ì‹ í˜¸ ì´ë¦„ì„ ê°€ëŠ¥í•œ í•œ ëª…í™•í•˜ê³  ì¼ê´€ì„± ìˆê²Œ ë§¤í•‘í•˜ë„ë¡ ì£¼ì˜í•´ì•¼ í•©ë‹ˆë‹¤.

### ì‹œê³„

***ëª¨ë“  í´ëŸ­ ì‹ í˜¸ëŠ” ë¡œ ì‹œì‘í•´ì•¼ í•©ë‹ˆë‹¤ `clk`.***

ë””ìì¸ì— ëŒ€í•œ ê¸°ë³¸ ì‹œìŠ¤í…œ ì‹œê³„ì˜ ì´ë¦„ì€ `clk`. `clk`ëª¨ë“ˆì˜ ëŒ€ë¶€ë¶„ì˜ ë¡œì§ì´ ë™ê¸°ë˜ëŠ” ê¸°ë³¸ í´ëŸ­ì„ ì°¸ì¡°í•˜ëŠ” ë° ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ëª¨ë“ˆì— ì—¬ëŸ¬ í´ë¡ì´ í¬í•¨ëœ ê²½ìš° ì‹œìŠ¤í…œ í´ë¡ì´ ì•„ë‹Œ í´ë¡ì€ ê³ ìœ  ì‹ë³„ìë¡œ ì´ë¦„ì„ ì§€ì •í•˜ê³  ê·¸ ì•ì— `clk_`ì ‘ë‘ì‚¬ë¥¼ ë¶™ì—¬ì•¼ í•©ë‹ˆë‹¤. ì˜ˆ: `clk_dram`, `clk_axi`, ë“±. ì´ ì ‘ë‘ì‚¬ëŠ” í•´ë‹¹ í´ë¡ ë„ë©”ì¸ì˜ ë‹¤ë¥¸ ì‹ í˜¸ë¥¼ ì‹ë³„í•˜ëŠ” ë° ì‚¬ìš©ë©ë‹ˆë‹¤.

### ì¬ì„¤ì •

***ë¦¬ì…‹ì€ ì•¡í‹°ë¸Œ ë¡œìš° ë° ë¹„ë™ê¸°ì‹ì…ë‹ˆë‹¤. ê¸°ë³¸ ì´ë¦„ì€ `rst_n`ì…ë‹ˆë‹¤.***

ì¹© ì „ì²´ì˜ ëª¨ë“  ì¬ì„¤ì •ì€ í™œì„± ë‚®ìŒ ë° ë¹„ë™ê¸°ì‹ìœ¼ë¡œ ì •ì˜ë©ë‹ˆë‹¤. ë”°ë¼ì„œ ê´€ë ¨ í‘œì¤€ ì…€ ë ˆì§€ìŠ¤í„°ì˜ ë¹„ë™ê¸° ë¦¬ì…‹ ì…ë ¥ì— ì—°ê²°ëœ ê²ƒìœ¼ë¡œ ì •ì˜ë©ë‹ˆë‹¤.

ê¸°ë³¸ ì´ë¦„ì€ `rst_n`ì…ë‹ˆë‹¤. ì‹œê³„ë¡œ êµ¬ë³„í•´ì•¼ í•˜ëŠ” ê²½ìš° ì‹œê³„ ì´ë¦„ì´ ì™€ ê°™ì´ ì¬ì„¤ì • ì´ë¦„ì— í¬í•¨ë˜ì–´ì•¼ í•©ë‹ˆë‹¤ `rst_domain_n`.

SystemVerilogëŠ” ë‹¤ìŒ êµ¬ë¬¸ ìŠ¤íƒ€ì¼ ì¤‘ í•˜ë‚˜ë¥¼ í—ˆìš©í•˜ì§€ë§Œ ìŠ¤íƒ€ì¼ ê°€ì´ë“œëŠ” ì „ìë¥¼ ì„ í˜¸í•©ë‹ˆë‹¤.

```verilog
// preferred
always_ff @(posedge clk or negedge rst_n) begin
  if (!rst_n) begin
    q <= 1'b0;
  end else begin
    q <= d;
  end
end

// legal but not preferred
always_ff @(posedge clk, negedge rst_n) begin
  if (!rst_n) begin
    q <= 1'b0;
  end else begin
    q <= d;
  end
end
```

## ì–¸ì–´ ê¸°ëŠ¥

### ì„ í˜¸í•˜ëŠ” SystemVerilog êµ¬ì„±

Verilog-2001ì— í•´ë‹¹í•˜ëŠ” ëŒ€ì‹  ë‹¤ìŒ SystemVerilog êµ¬ì„±ì„ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.

- `always_comb`ì´ìƒ í•„ìš”í•©ë‹ˆë‹¤ `always @*`.
- `logic``reg`ë° ë³´ë‹¤ ì„ í˜¸ `wire`ë©ë‹ˆë‹¤.
- ìµœìƒìœ„ ì„ ì–¸ì´ ì „ì—­ `parameter`ì„ ì–¸ë³´ë‹¤ ì„ í˜¸ ë©ë‹ˆë‹¤.` `define`

### íŒ¨í‚¤ì§€ ì¢…ì†ì„±

***íŒ¨í‚¤ì§€ì—ëŠ” ìˆœí™˜ ì¢…ì†ì„±ì´ ì—†ì–´ì•¼ í•©ë‹ˆë‹¤.***

íŒ¨í‚¤ì§€ íŒŒì¼ì€ ë‹¤ë¥¸ íŒ¨í‚¤ì§€ íŒŒì¼ì˜ ìƒìˆ˜ ë° ìœ í˜•ì— ì¢…ì†ë  ìˆ˜ ìˆì§€ë§Œ ìˆœí™˜ ì¢…ì†ì„±ì´ ì—†ì–´ì•¼ í•©ë‹ˆë‹¤. ì¦‰, íŒ¨í‚¤ì§€ Aê°€ íŒ¨í‚¤ì§€ Bì˜ ìƒìˆ˜ì— ì˜ì¡´í•œë‹¤ë©´, íŒ¨í‚¤ì§€ BëŠ” íŒ¨í‚¤ì§€ Aì˜ ì–´ë–¤ ê²ƒì—ë„ ì˜ì¡´í•˜ì§€ ì•Šì•„ì•¼ í•©ë‹ˆë‹¤. ìˆœí™˜ ì˜ì¡´ì„±ì€ SystemVerilog ì–¸ì–´ ì‚¬ì–‘ì— ì˜í•´ í—ˆìš©ë˜ì§€ë§Œ, ê·¸ê²ƒë“¤ì„ ì‚¬ìš©í•˜ë©´ ì¼ë¶€ ë„êµ¬ê°€ ì†ìƒë  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ì˜ˆë¥¼ ë“¤ì–´:

```verilog
package foo;

  // Package "bar" must not depend on anything in "foo":
  parameter int unsigned PageSizeBytes = 16 * bar::Kibi;

endpackage
```

### ëª¨ë“ˆ ì„ ì–¸

***Verilog-2001 ì „ì²´ í¬íŠ¸ ì„ ì–¸ ìŠ¤íƒ€ì¼ì„ ì‚¬ìš©í•˜ê³  ì•„ë˜ í˜•ì‹ì„ ì‚¬ìš©í•©ë‹ˆë‹¤.***

Verilog-2001 ê²°í•©ëœ í¬íŠ¸ ë° I/O ì„ ì–¸ ìŠ¤íƒ€ì¼ì„ ì‚¬ìš©í•©ë‹ˆë‹¤. Verilog-95 ëª©ë¡ ìŠ¤íƒ€ì¼ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤. ëª¨ë“ˆ ë¬¸ì—ì„œ í¬íŠ¸ ì„ ì–¸ì€ í¬íŠ¸ ì´ë¦„, ìœ í˜• ë° ë°©í–¥ì„ ì™„ì „íˆ ì„ ì–¸í•´ì•¼ í•©ë‹ˆë‹¤.

ì—¬ëŠ” ê´„í˜¸ëŠ” ëª¨ë“ˆ ì„ ì–¸ê³¼ ê°™ì€ ì¤„ì— ìˆì–´ì•¼ í•˜ë©° ì²« ë²ˆì§¸ í¬íŠ¸ëŠ” ë‹¤ìŒ ì¤„ì— ì„ ì–¸ë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

ë‹«ëŠ” ê´„í˜¸ëŠ” ì—´ 0ì˜ ìì²´ ì¤„ì— ìˆì–´ì•¼ í•©ë‹ˆë‹¤.

ëª¨ë“ˆ ì„ ì–¸ì„ ìœ„í•œ ë“¤ì—¬ì“°ê¸°ëŠ” ë‘ ê°œì˜ ê³µë°± ë“¤ì—¬ì“°ê¸°ì˜ í‘œì¤€ ë“¤ì—¬ì“°ê¸° ê·œì¹™ì„ ë”°ë¦…ë‹ˆë‹¤.

í´ëŸ­ í¬íŠ¸ëŠ” í¬íŠ¸ ëª©ë¡ì—ì„œ ë¨¼ì € ì„ ì–¸ë˜ì–´ì•¼ í•˜ë©° ê·¸ ë‹¤ìŒì— ëª¨ë“  ë¦¬ì…‹ ì…ë ¥ì´ ë”°ë¼ì™€ì•¼ í•©ë‹ˆë‹¤.

ë§¤ê°œë³€ìˆ˜ê°€ ì—†ëŠ” ì˜ˆ:

ğŸ‘

```verilog
module foo (
  input              clk_i,
  input              rst_ni,
  input [7:0]        d_i,
  output logic [7:0] q_o
);
```

ë§¤ê°œë³€ìˆ˜ê°€ ìˆëŠ” ì˜ˆ:

ğŸ‘

```verilog
module foo #(
  parameter int unsigned Width = 8,
) (
  input                    clk_i,
  input                    rst_ni,
  input [Width-1:0]        d_i,
  output logic [Width-1:0] q_o
);
```

Verilog-95 ìŠ¤íƒ€ì¼ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ğŸ‘

```verilog
// WRONG:
module foo(a, b, c d);
input wire [2:0] a;
output logic b;
...
```

### ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤í™”

***ëª…ëª…ëœ í¬íŠ¸ë¥¼ ì‚¬ìš©í•˜ì—¬ ëª¨ë“  ì¸ìŠ¤í„´ìŠ¤í™”ë¥¼ ì™„ì „íˆ ì§€ì •í•©ë‹ˆë‹¤.***

ì¸ìŠ¤í„´ìŠ¤í™”ë¥¼ ìœ„í•´ ì‹ í˜¸ë¥¼ í¬íŠ¸ì— ì—°ê²°í•  ë•Œ ë‹¤ìŒê³¼ ê°™ì´ ëª…ëª…ëœ í¬íŠ¸ ìŠ¤íƒ€ì¼ì„ ì‚¬ìš©í•©ë‹ˆë‹¤.

```verilog
my_module i_my_instance (
  .clk_i (clk_i),
  .rst_ni(rst_ni),
  .d_i   (from_here),
  .q_o   (to_there)
);
```

í¬íŠ¸ì™€ ì—°ê²° ì‹ í˜¸ì˜ ì´ë¦„ì´ ê°™ìœ¼ë©´ `.port`ê´„í˜¸ ì—†ì´ êµ¬ë¬¸ì„ ì‚¬ìš©í•˜ì—¬ ì—°ê²°ì„ ë‚˜íƒ€ë‚¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´:

```verilog
my_module i_my_instance (
  .clk_i,
  .rst_ni,
  .d_i   (from_here),
  .q_o   (to_there)
);
```

ì„ ì–¸ëœ ëª¨ë“  í¬íŠ¸ëŠ” ì¸ìŠ¤í„´ìŠ¤í™” ë¸”ë¡ì— ìˆì–´ì•¼ í•©ë‹ˆë‹¤. ì—°ê²°ë˜ì§€ ì•Šì€ ì¶œë ¥ì€ ëª…ì‹œì ìœ¼ë¡œ ì—°ê²°ë˜ì§€ ì•ŠìŒìœ¼ë¡œ ì‘ì„±ë˜ì–´ì•¼ í•˜ê³ (ì˜ˆ: `.output_port()`) ì‚¬ìš©ë˜ì§€ ì•ŠëŠ” ì…ë ¥ì€ ëª…ì‹œì ìœ¼ë¡œ ì ‘ì§€ì— ì—°ê²°ë˜ì–´ì•¼ í•©ë‹ˆë‹¤(ì˜ˆ: `.unused_input_port(8'd0)`) .

`.*`í—ˆìš©ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤.

ì‹ í˜¸ë¥¼ í¬íŠ¸ì— ì—°ê²°í•˜ê¸° ìœ„í•´ ìœ„ì¹˜ ì¸ìˆ˜ë¥¼ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ëª¨ë“ˆì— ì •ì˜ëœ ê²ƒê³¼ ë™ì¼í•œ ìˆœì„œë¡œ í¬íŠ¸ë¥¼ ì¸ìŠ¤í„´ìŠ¤í™”í•©ë‹ˆë‹¤.

[í…Œì´ë¸” í˜•ì‹](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#tabular-alignment) ìœ¼ë¡œ í¬íŠ¸ í‘œí˜„ì‹ì„ ì •ë ¬ í•©ë‹ˆë‹¤. ê°€ì¥ ê¸´ í¬íŠ¸ ì´ë¦„ì˜ ì—¬ëŠ” ê´„í˜¸ ì•ì— ê³µë°±ì„ í¬í•¨í•˜ì§€ ë§ˆì‹­ì‹œì˜¤. ì—¬ëŠ” ê´„í˜¸ ë’¤ ë˜ëŠ” í¬íŠ¸ í‘œí˜„ì‹ì„ ë¬¶ëŠ” ë‹«ëŠ” ê´„í˜¸ ì•ì— ê³µë°±ì„ í¬í•¨í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ğŸ‘

```verilog
mod u_mod(
  .clk_i,
  .rst_ni,

  // Not allowed: avoid leading/trailing whitespace in expressions.
  .sig_1_i( sig_1 ),
  .sig_2_i( sig_2 )
);

mod u_mod(
  .clk_i,
  .rst_ni,

  .short_sig_i                       (sig_1),
  // Not allowed: avoid whitespace between the longest signal name and the opening parenthesis.
  .a_very_long_signal_name_indeed_i  (sig_2)
);
```

***ëª¨ë“  ì¸ìŠ¤í„´ìŠ¤í™”ì— ëŒ€í•´ ëª…ëª…ëœ ë§¤ê°œë³€ìˆ˜ë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.***

ì¸ìŠ¤í„´ìŠ¤ë¥¼ ë§¤ê°œë³€ìˆ˜í™”í•  ë•Œ ëª…ëª…ëœ ë§¤ê°œë³€ìˆ˜ ìŠ¤íƒ€ì¼ì„ ì‚¬ìš©í•˜ì—¬ ë§¤ê°œë³€ìˆ˜ë¥¼ ì§€ì •í•˜ì‹­ì‹œì˜¤. ì˜ˆì™¸ëŠ” ë ˆì§€ìŠ¤í„° ë„ˆë¹„ì™€ ê°™ì´ ëª…ë°±í•œ ë§¤ê°œë³€ìˆ˜ê°€ í•˜ë‚˜ë§Œ ìˆëŠ” ê²½ìš° ì¸ìŠ¤í„´ìŠ¤í™”ê°€ ì•”ì‹œì ì¼ ìˆ˜ ìˆë‹¤ëŠ” ê²ƒì…ë‹ˆë‹¤.

ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤í™”ë¥¼ ìœ„í•œ ë“¤ì—¬ì“°ê¸°ëŠ” ë‘ ê°œì˜ ê³µë°± ë“¤ì—¬ì“°ê¸°ì˜ í‘œì¤€ ë“¤ì—¬ì“°ê¸° ê·œì¹™ì„ ë”°ë¦…ë‹ˆë‹¤.

```verilog
my_module #(
  .Height(5),
  .Width(10)
) my_module (
  // ...
);

my_reg #(16) my_reg0 (
  .clk_i,
  .rst_ni,
  .d_i   (data_in),
  .q_o   (data_out)
);
```

ë§¤ê°œë³€ìˆ˜ê°€ í•˜ë‚˜ë§Œ ìˆê³  ë ˆì§€ìŠ¤í„° ì¸ìŠ¤í„´ìŠ¤ì˜ ë„ˆë¹„ì™€ ê°™ì´ í•´ë‹¹ ë§¤ê°œë³€ìˆ˜ì˜ ì˜ë„ê°€ ë¶„ëª…í•œ ê²½ìš°ê°€ ì•„ë‹ˆë©´ ë§¤ê°œë³€ìˆ˜ë¥¼ ìœ„ì¹˜ì ìœ¼ë¡œ ì§€ì •í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤ `defparam`.

***ì¬ê·€ì ìœ¼ë¡œ ì¸ìŠ¤í„´ìŠ¤í™”í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.***

ëª¨ë“ˆì€ ì¬ê·€ì ìœ¼ë¡œ ìì‹ ì„ ì¸ìŠ¤í„´ìŠ¤í™”í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤.

### ìƒìˆ˜

***ì›ì‹œ ìˆ«ì ëŒ€ì‹  ê¸°í˜¸ë¡œ ëª…ëª…ëœ ìƒìˆ˜ë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤.***

ë°˜ë³µì ìœ¼ë¡œ ì›ì‹œ ìˆ«ìë¥¼ ì…ë ¥í•˜ëŠ” ëŒ€ì‹  ì¼ë°˜ì ìœ¼ë¡œ ì‚¬ìš©ë˜ëŠ” ìƒìˆ˜ì— ê¸°í˜¸ ì´ë¦„ì„ ì§€ì •í•˜ì‹­ì‹œì˜¤.

ì§€ì—­ ìƒìˆ˜ëŠ” í•­ìƒ ë¥¼ ì‚¬ìš©í•˜ì—¬ ì„ ì–¸í•´ì•¼ í•©ë‹ˆë‹¤ `localparam`.

ì „ì—­ ìƒìˆ˜ëŠ” í•­ìƒ ë³„ë„ì˜ `.vh`ë˜ëŠ”`.svh` include file.

SystemVerilog ì½”ë“œì˜ ê²½ìš° ì „ì—­ ìƒìˆ˜ëŠ” í•­ìƒ íŒ¨í‚¤ì§€ ë§¤ê°œë³€ìˆ˜ë¡œ ì„ ì–¸ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. Verilog-2001 í˜¸í™˜ ì½”ë“œì˜ ê²½ìš° ìµœìƒìœ„ ë§¤ê°œë³€ìˆ˜ê°€ ì§€ì›ë˜ì§€ ì•Šìœ¼ë©° ``define`ëŒ€ì‹  ë§¤í¬ë¡œë¥¼ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.

ìƒìˆ˜ì˜ ê¸°í˜¸ ì´ë¦„ì— ì ‘ë¯¸ì‚¬ë¡œ ìƒìˆ˜ì˜ ë‹¨ìœ„ë¥¼ í¬í•¨í•©ë‹ˆë‹¤. ì´ ê·œì¹™ì˜ ì˜ˆì™¸ëŠ” ë³¸ì§ˆì ìœ¼ë¡œ ë‹¨ìœ„ê°€ ì—†ëŠ” ìƒìˆ˜ì´ê±°ë‚˜ ìƒìˆ˜ê°€ ê¸°ë³¸ ë‹¨ìœ„ ìœ í˜•ì¸ "ë¹„íŠ¸"ë¥¼ ì„¤ëª…í•˜ëŠ” ê²½ìš°ì…ë‹ˆë‹¤.

ì˜ˆì‹œ:

```verilog
localparam int unsigned INTERFACE_WIDTH = 64;  // Bits
localparam int unsigned INTERFACE_WIDTH_BYTES = (INTERFACE_WIDTH + 7) / 8;
localparam int unsigned INTERFACE_WIDTH_64B_WORDS = (INTERFACE_WIDTH + 63) / 64;
localparam int unsigned IMAGE_WIDTH_PIXELS = 640;
localparam int unsigned MEGA = 1000 * 1000;  // Unitless
localparam int unsigned MEBI = 1024 * 1024;  // Unitless
localparam int unsigned SYSTEM_CLOCK_HZ = 200 * MEGA;
```

### ì‹ í˜¸ í­

***ì‹ í˜¸ í­ì— ì£¼ì˜í•˜ì‹­ì‹œì˜¤.***

#### í•­ìƒ ìˆ«ì ë¦¬í„°ëŸ´ì˜ ë„ˆë¹„ë¥¼ ëª…ì‹œí•´ì•¼ í•©ë‹ˆë‹¤.

ì˜ˆ:

ğŸ‘

```verilog
localparam logic [3:0] bar = 4'd4;

assign foo = 8'd2;
```

ğŸ‘

```verilog
localparam logic [3:0] bar = 4;

assign foo = 2;
```

ì˜ˆì™¸:

- ë§¤ê°œë³€ìˆ˜í™”ëœ ë„ˆë¹„ë¥¼ ì‚¬ìš©í•  `1'b1`ë•Œ ì™€ ê°™ì€ ë°©ë²•ë³´ë‹¤ëŠ” ë‹¨ìˆœíˆ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ í—ˆìš©ë©ë‹ˆë‹¤(ì˜ˆ: ì¦ê°€í•  ë•Œ) `{{(Bus_width-1){1'b0}}, 1'b1}`. ë˜ëŠ” ë‹¤ìŒê³¼ ê°™ì´ ì“¸ ìˆ˜ ìˆìŠµë‹ˆë‹¤ `Bus_width'(1)`.
- ìë™ìœ¼ë¡œ ì˜¬ë°”ë¥¸ í¬ê¸°ì˜ 0ì„ ìƒì„±í•˜ê¸° ìœ„í•´ '0 êµ¬ì¡°ë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì€ í—ˆìš©ë©ë‹ˆë‹¤.
- ì •ìˆ˜ ë³€í˜•(ì˜ˆ: byte, shortint, int, integer ë° longint)ì— í• ë‹¹ëœ ë¦¬í„°ëŸ´ì—ëŠ” ëª…ì‹œì  ë„ˆë¹„ê°€ í•„ìš”í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤.

#### ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤ì˜ í¬íŠ¸ ì—°ê²°ì€ í•­ìƒ ë„ˆë¹„ì™€ ì •í™•í•˜ê²Œ ì¼ì¹˜í•´ì•¼ í•©ë‹ˆë‹¤.

ê°€ëŠ¥í•˜ë©´ Verilogì˜ ì•”ì‹œì  0 í™•ì¥ ë° ìë¥´ê¸° ì‘ì—…ì— ì˜ì¡´í•˜ê¸°ë³´ë‹¤ ëª…ì‹œì  ë„ˆë¹„ë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤.

ì˜ˆ:

ğŸ‘

```verilog
my_module i_module (
  .thirty_two_bit_input({16'd0, sixteen_bit_word})
);
```

ğŸ‘

```verilog
my_module i_module (
  // Incorrectly implicitly extends from 16 bit to 32 bit
  .thirty_two_bit_input(sixteen_bit_word)
);
```

#### ë¶€ìš¸ ì»¨í…ìŠ¤íŠ¸ì—ì„œ ë‹¤ì¤‘ ë¹„íŠ¸ ì‹ í˜¸ë¥¼ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ë¶€ìš¸ ì—°ì‚°ê³¼ if ì‹ì´ ë‹¤ì¤‘ ë¹„íŠ¸ ì‹ í˜¸ë¥¼ ë‹¨ì¼ ë¹„íŠ¸ë¡œ ì¤„ì´ëŠ” ëŒ€ì‹  ë‹¤ì¤‘ ë¹„íŠ¸ ì‹ í˜¸ë¥¼ 0ê³¼ ëª…ì‹œì ìœ¼ë¡œ ë¹„êµí•©ë‹ˆë‹¤. ì•”ì‹œì  ë³€í™˜ì€ ë¯¸ë¬˜í•œ ë…¼ë¦¬ ë²„ê·¸ë¥¼ ìˆ¨ê¸¸ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ì˜ˆ;

ğŸ‘

```verilog
logic [3:0] a, b;
logic out;

assign out = (a != '0) && (b == '0);

always_comb begin
  if (a != '0)
    ...
  else
    ...
end
```

ğŸ‘

```verilog
logic [3:0] a, b;
logic out;

// Incorrect because it implicitly converts 4-bit signals to 1-bit before AND.
// Also, !b is different from ~b and can be hard to catch.
assign out = a && !b;

// Incorrect use of a multi-bit signal in an if expression
always_comb begin
  if (a)
    ...
  else
    ...
end
```

#### ë¹„íŠ¸ ìŠ¬ë¼ì´ì‹±

ë¹„íŠ¸ ë²¡í„°ì˜ ì¼ë¶€ë¥¼ ì°¸ì¡°í•˜ë ¤ëŠ” ê²½ìš°ì—ë§Œ ë¹„íŠ¸ ìŠ¬ë¼ì´ì‹± ì—°ì‚°ìë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.

ì˜ˆ:

ğŸ‘

```verilog
logic [7:0] a, b;
logic [6:0] c;

assign a = 8'd7;       // good

assign a[7:1] = 7'd5;  // good - it's partial assignment.
assign a = b;          // good - the parser would warn on width mismatch.
```

ğŸ‘

```verilog
logic [7:0] a, b;

assign a[7:0] = 8'd7;  // BAD - redundant and can mask linter warnings.
assign a = b[7:0];     // BAD - redundant and masks linter warnings.
```

#### ë„ˆë¹„ ì˜¤ë²„í”Œë¡œ ì²˜ë¦¬

í”¼ì—°ì‚°ìë³´ë‹¤ ë„“ì€ ê²°ê³¼ë¥¼ ìƒì„±í•  ìˆ˜ ìˆëŠ” ì‹œí”„íŠ¸ ì—°ì‚°ì— ì£¼ì˜í•˜ì‹­ì‹œì˜¤. ë¹„íŠ¸ ì„ íƒ ë° ì—°ê²°ì€ ì¼ì •í•œ ì–‘ë§Œí¼ ì´ë™í•˜ëŠ” ê²ƒë³´ë‹¤ ëª…í™•í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ë”í•˜ê¸° ë° ë¶€ì • ì—°ì‚°ì€ ìºë¦¬ë¡œ ì¸í•´ í”¼ì—°ì‚°ìë³´ë‹¤ 1ë¹„íŠ¸ ë” ë„“ì€ ê²°ê³¼ë¥¼ ìƒì„±í•©ë‹ˆë‹¤. ë„ˆë¹„ ì¼ì¹˜ì— ëŒ€í•œ ê·œì¹™ì— í—ˆìš©ë˜ëŠ” ì˜ˆì™¸ëŠ” ìë™ìœ¼ë¡œ ìˆ˜í–‰ í• ë‹¹ì„ ì‚­ì œí•˜ëŠ” ê²ƒì…ë‹ˆë‹¤.

ì˜ˆì‹œ:

```verilog
logic [3:0] cnt_d, cnt_q;
assign cnt_d = cnt_q + 4'h1;
```

ë˜ëŠ” ì‚¬ì´ì¦ˆ ìºìŠ¤íŒ…ì„ ì‚¬ìš©í•˜ì—¬ ìºë¦¬ë¥¼ ë–¨ì–´ëœ¨ë¦¬ëŠ” ê²ƒì„ ëª…ì‹œì ìœ¼ë¡œ í‘œí˜„í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

```verilog
assign cnt_d = 4'(cnt_q + 4'h1);
```

### ì°¨ë‹¨ ë° ë¹„ì°¨ë‹¨ í• ë‹¹

***ìˆœì°¨ ë…¼ë¦¬ëŠ” ë¹„ì°¨ë‹¨ í• ë‹¹ì„ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤. ì¡°í•© ë¸”ë¡ì€ ì°¨ë‹¨ í• ë‹¹ì„ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.***

ë¸”ë¡ ì„ ì–¸ ë‚´ì—ì„œ í• ë‹¹ ìœ í˜•ì„ í˜¼í•©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ìˆœì°¨ ë¸”ë¡(í´ë¡ ì—ì§€ì—ì„œ ìƒíƒœë¥¼ ë˜ì¹˜í•˜ëŠ” ë¸”ë¡)ì€ ì•„ë˜ ìˆœì°¨ ë…¼ë¦¬ ì„¹ì…˜ì— ì •ì˜ëœ ëŒ€ë¡œ ë¹„ë¸”ë¡ í• ë‹¹ì„ ë…ì ì ìœ¼ë¡œ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.

ìˆœìˆ˜ ì¡°í•© ë¸”ë¡ì€ ì°¨ë‹¨ í• ë‹¹ì„ ë…ì ì ìœ¼ë¡œ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.

ì´ê²ƒì€ Cliff Cummingì˜ [Verilogì˜ í™©ê¸ˆë¥ ](http://www.ece.cmu.edu/~ece447/s13/lib/exe/fetch.php?media=synth-verilog-cummins.pdf) ì¤‘ í•˜ë‚˜ì…ë‹ˆë‹¤ .

### ì§€ì—° ëª¨ë¸ë§

***`#delay`í•©ì„± ê°€ëŠ¥í•œ ë””ìì¸ ëª¨ë“ˆ ì—ëŠ” ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤ .***

í•©ì„± ê°€ëŠ¥í•œ ì„¤ê³„ ëª¨ë“ˆì€ ì§€ì—° ì—†ëŠ” ì‹œë®¬ë ˆì´ì…˜ ë°©ë²•ë¡ ì„ ì¤‘ì‹¬ìœ¼ë¡œ ì„¤ê³„ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. `#delay`ë¥¼ í¬í•¨í•œ ëª¨ë“  í˜•ì‹ì€ `#0`í—ˆìš©ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤.

ìì„¸í•œ ë‚´ìš©ì€ Cliff Cummingì˜ [Verilog Nonblocking Assignments with Delay, Myths & Mysteries](http://www.sunburst-design.com/papers/CummingsSNUG2002Boston_NBAwithDelays.pdf) ë¥¼ ì°¸ì¡°í•˜ì‹­ì‹œì˜¤.

### ìˆœì°¨ ë…¼ë¦¬(ë˜ì¹˜)

***ê±¸ì‡ ì˜ ì‚¬ìš©ì€ ê¶Œì¥ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤. ê°€ëŠ¥í•˜ë©´ í”Œë¦½í”Œë¡­ì„ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.***

ì ˆëŒ€ì ìœ¼ë¡œ í•„ìš”í•œ ê²½ìš°ê°€ ì•„ë‹ˆë©´ ë˜ì¹˜ ëŒ€ì‹  í”Œë¡­/ë ˆì§€ìŠ¤í„°ë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.

ë˜ì¹˜ë¥¼ ì‚¬ìš©í•´ì•¼ í•˜ëŠ” ê²½ìš° `always_latch`over `always`ë¥¼ ì‚¬ìš©í•˜ê³  ë¹„ì°¨ë‹¨ í• ë‹¹( `<=`)ì„ ì‚¬ìš©í•©ë‹ˆë‹¤. ì°¨ë‹¨ í• ë‹¹( `=`)ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

### ìˆœì°¨ ë…¼ë¦¬(ë ˆì§€ìŠ¤í„°)

***ìˆœì°¨ ë¸”ë¡ì„ ì„ ì–¸í•  ë•Œ í‘œì¤€ í˜•ì‹ì„ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.***

ìˆœì°¨ Always ë¸”ë¡ì—ì„œëŠ” ë¹„ì°¨ë‹¨ í• ë‹¹( `<=`)ë§Œ ì‚¬ìš©í•©ë‹ˆë‹¤. ì°¨ë‹¨ í• ë‹¹( `=`)ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ë ˆì§€ìŠ¤í„°ì— ëŒ€í•œ ì°¨ë‹¨ ë° ë¹„ì°¨ë‹¨ í• ë‹¹ì„ í˜¼í•©í•˜ëŠ” ì„¤ê³„ëŠ” ì¼ë¶€ ì‹œë®¬ë ˆì´í„°ê°€ ë³„ë„ì˜ ì‹œë®¬ë ˆì´ì…˜ ì´ë²¤íŠ¸ì—ì„œ ë¹„ì°¨ë‹¨ í• ë‹¹ìœ¼ë¡œ ë°œìƒí•˜ëŠ” ê²ƒìœ¼ë¡œ í•­ìƒ ì°¨ë‹¨ì˜ ì¼ë¶€ ì°¨ë‹¨ í• ë‹¹ì„ ì²˜ë¦¬í•˜ê¸° ë•Œë¬¸ì— ì˜ëª» ì‹œë®¬ë ˆì´ì…˜í•©ë‹ˆë‹¤. ì´ í”„ë¡œì„¸ìŠ¤ëŠ” ì¼ë¶€ ì‹ í˜¸ê°€ ë ˆì§€ìŠ¤í„°ë¥¼ ì í”„í•˜ê²Œ í•˜ì—¬ ì ì¬ì ìœ¼ë¡œ ì „ì²´ ì–‘ì„±ì ë°˜ì „ìœ¼ë¡œ ì´ì–´ì§ˆ ìˆ˜ ìˆìŠµë‹ˆë‹¤. ê·¸ ë‚˜ìœ.

ìƒíƒœ í• ë‹¹ì„ ìœ„í•œ ìˆœì°¨ ëª…ë ¹ë¬¸ì€ ì¬ì„¤ì • ê°’ê³¼ ìƒíƒœì— ëŒ€í•œ ë‹¤ìŒ ìƒíƒœ í• ë‹¹ë§Œ í¬í•¨í•´ì•¼ í•˜ë©°, ë‹¤ìŒ ìƒíƒœ ê°’ì„ ìƒì„±í•˜ê¸° ìœ„í•´ ë³„ë„ì˜ ì¡°í•© ì „ìš© ë¸”ë¡ì„ ì‚¬ìš©í•©ë‹ˆë‹¤.

ì´ˆê¸° ê°’ì´ "0xAB"ì¸ ì˜¬ë°”ë¥´ê²Œ êµ¬í˜„ëœ 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ê°€ êµ¬í˜„ë©ë‹ˆë‹¤.

ğŸ‘

```verilog
logic foo_en;
logic [7:0] foo_q, foo_d;

always_ff @(posedge clk or negedge rst_ni) begin
  if (!rst_ni) begin
    foo_q <= 8'hab;
  end else if (foo_en) begin
    foo_q <= foo_d;
  end
end
```

ë™ì¼í•œ ë¹„íŠ¸ì— ì—¬ëŸ¬ ê°œì˜ ë¹„ì°¨ë‹¨ í• ë‹¹ì„ í—ˆìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ì˜ˆì‹œ:

ğŸ‘

```verilog
if (cond1) begin
  abc <= 4'h1;
end

if (cond2) begin
  abc <= 4'h2;
end
```

cond1ê³¼ cond2ê°€ ëª¨ë‘ ì°¸ì´ë©´ Verilog í‘œì¤€ì— ë”°ë¥´ë©´ ë‘ ë²ˆì§¸ í• ë‹¹ì´ ì ìš©ë˜ì§€ë§Œ ì´ëŠ” ìŠ¤íƒ€ì¼ ìœ„ë°˜ì…ë‹ˆë‹¤.

`cond1`ì™€ `cond2`ê°€ ìƒí˜¸ ë°°íƒ€ì  ì¼ì§€ë¼ë„ ë‘ ë²ˆì§¸ `if`ë¥¼ ë¡œ ë§Œë“­ë‹ˆë‹¤ `else if`.

ì˜ˆì™¸: ë¨¼ì € ê¸°ë³¸ê°’ì„ ì„¤ì •í•œ ë‹¤ìŒ íŠ¹ì • ê°’ì„ ì„¤ì •í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤. ê·¸ëŸ¬ë‚˜ ëª…ì‹œì  ì°¨ë‹¨ í• ë‹¹ì´ ìˆëŠ” ë³„ë„ì˜ ì¡°í•© ë¸”ë¡ì—ì„œ ì´ ì‘ì—…ì„ ìˆ˜í–‰í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤.

ì˜ˆì‹œ:

```verilog
always_ff @(posedge clk or negedge rst_ni) begin
  if (!rst_ni) begin
    state_q <= StIdle;
  end else begin
    state_q <= state_d;
  end
end

always_comb begin
  state_d = state_q;    // default assignment next state is present state
  unique case (state_q)
    StIdle: state_d = StInit;       // Idle State move to Init
    StInit: begin                   // Initialize calculation
      if (conditional) begin
        state_d = StIdle;
      end else begin
        state_d = StCalc;
      end
    end
    StCalc: begin                   // Perform calculation
      if (conditional) begin
        state_d = StResult;
      end
    end
    StResult: state_d = Idle;
    default: ;
  endcase
end
```

ìˆœì°¨ ë¸”ë¡ì˜ ì‘ì—…ì„ ë‹¨ìˆœí•˜ê²Œ ìœ ì§€í•˜ì‹­ì‹œì˜¤. ìˆœì°¨ ë¸”ë¡ì´ ì¶©ë¶„íˆ ë³µì¡í•´ì§€ë©´ ì¡°í•© ë…¼ë¦¬ë¥¼ ë³„ë„ì˜ ì¡°í•©( `always_comb`) ë¸”ë¡ìœ¼ë¡œ ë¶„í• í•˜ëŠ” ê²ƒì„ ê³ ë ¤í•˜ì‹­ì‹œì˜¤. ì´ìƒì ìœ¼ë¡œ ìˆœì°¨ ë¸”ë¡ì€ ë¡œë“œ í™œì„±í™” ë˜ëŠ” ì¦ë¶„ê³¼ í•¨ê»˜ ë ˆì§€ìŠ¤í„° ì¸ìŠ¤í„´ìŠ¤í™”ë§Œ í¬í•¨í•´ì•¼ í•©ë‹ˆë‹¤.

### ìƒê´€í•˜ì§€ë§ˆ( `X`'s)

***RTL ì½”ë“œì—ì„œ ë¦¬í„°ëŸ´ì„ ì‚¬ìš© `X`í•˜ì§€ ì•ŠëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤. RTLì€ `X`ì–´ë–¤ ê²½ìš°ì—ë„ í•©ì„±ì— "ì‹ ê²½ ì“°ì§€ ì•ŠìŒ"ì„ ë‚˜íƒ€ë‚´ë„ë¡ ì£¼ì¥í•´ì„œëŠ” ì•ˆ ë©ë‹ˆë‹¤. ê°’ì„ í• ë‹¹í•˜ê³  ì „íŒŒí•˜ëŠ” ëŒ€ì‹  ì˜ëª»ëœ ì¡°ê±´ì— í”Œë˜ê·¸ë¥¼ ì§€ì •í•˜ê³  ê°ì§€í•˜ë ¤ë©´ `X`ì„¤ê³„ì—ì„œ ëª¨ë“  ì‹ í˜¸ ê°’ì„ ì™„ì „íˆ ì •ì˜í•˜ê³  SVAë¥¼ ê´‘ë²”ìœ„í•˜ê²Œ ì‚¬ìš©í•˜ì—¬ ì˜ëª»ëœ ì¡°ê±´ì„ í‘œì‹œí•´ì•¼ í•©ë‹ˆë‹¤.***

ì—„ê²©í•˜ê²Œ ì œì–´ë˜ì§€ ì•ŠëŠ” ê²½ìš° `X`RTLì—ì„œ í• ë‹¹ì„ ì‚¬ìš©í•˜ì—¬ ìœ íš¨í•˜ì§€ ì•Šê±°ë‚˜ ë¬´ê´€í•œ ì¡°ê±´ì— í”Œë˜ê·¸ë¥¼ ì§€ì •í•˜ë©´ ì‹œë®¬ë ˆì´ì…˜/í•©ì„± ë¶ˆì¼ì¹˜ê°€ ë°œìƒí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

`X`ì˜ëª»ëœ ì¡°ê±´ì— í”Œë˜ê·¸ë¥¼ ì§€ì •í•˜ê³  ê°ì§€í•˜ê¸° ìœ„í•´ í• ë‹¹ ë° ì „íŒŒí•˜ëŠ” ëŒ€ì‹  **SVAë¥¼ ê´‘ë²”ìœ„í•˜ê²Œ ì‚¬ìš©í•˜ëŠ”** ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤ . ì´ ì„¤ê³„ ë°©ì‹ì˜ ì¶”ê°€ ì´ì ì€ ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤.

- `X`ì¡°ê±´ ì„ ì ì ˆí•˜ê²Œ ì „íŒŒí•˜ê¸° ìœ„í•´ íŠ¹ë³„í•œ ì½”ë“œ ìŠ¤íƒ€ì¼ì´ í•„ìš”í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤ .
- ì‹¤ìˆ˜ë¡œ ì‹œë®¬ë ˆì´ì…˜/í•©ì„± ë¶ˆì¼ì¹˜ë¥¼ ë„ì…í•  ê°€ëŠ¥ì„±ì´ ì²´ê³„ì ìœ¼ë¡œ ê°ì†Œí•˜ê³ ,
- ì‹œë®¬ë ˆì´ì…˜ì´ ë¹ ë¥´ê²Œ ì‹¤íŒ¨í•˜ê³  ë²„ê·¸ì˜ ê·¼ë³¸ ì›ì¸ì— í•„ìš”í•œ ì‹ í˜¸ ì—­ì¶”ì ì´ ë” ì ìŠµë‹ˆë‹¤.
- ì—¬ëŸ¬ ê²½ìš°ì— ê³µì‹ ìì‚° ê²€ì¦(FPV)ì„ ì‚¬ìš©í•˜ì—¬ ì´ëŸ¬í•œ SVAê°€ í•­ìƒ ì¶©ì¡±ë  ìˆ˜ ìˆëŠ”ì§€ ì—¬ë¶€ë¥¼ ì¦ëª…í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
- ë³´ì•ˆ ì»¨í…ìŠ¤íŠ¸ì—ì„œëŠ” ë¶ˆë²•/ë¬´íš¨/ì ‘ê·¼í•  ìˆ˜ ì—†ëŠ” ì…ë ¥ ì¡°í•©ì— ëŒ€í•´ì„œë„ ê²°ì •ë¡ ì /ì •ì˜ëœ ë™ì‘ì´ í•„ìš”í•©ë‹ˆë‹¤(ë•Œë¡œëŠ” "ë³´ì•ˆì— ì¤‘ìš”í•œ ë””ìì¸ì—ëŠ” ì‹ ê²½ì“°ì§€ ì•Šì•„ë„ ë¨"ìœ¼ë¡œ ë” ê°„ëµí•˜ê²Œ ì„¤ëª…ë¨).

ì—¬ê¸°ì— ì œì‹œëœ ì†”ë£¨ì…˜ì€ Don Mills [ì˜ "Being With Your X" ì— ì œì‹œëœ ì ‘ê·¼ ë°©ì‹ê³¼ ìœ ì‚¬í•©ë‹ˆë‹¤.](http://www.lcdm-eng.com/papers/snug04_assertiveX.pdf)

í•©ì„± ë„êµ¬ì— ê°€ëŠ¥í•œ ìµœì í™” ê¸°íšŒë¥¼ ë‚˜íƒ€ë‚´ê¸° ìœ„í•´ don't careë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆì§€ë§Œ, ë…¼ë¦¬ ê°ì†Œì˜ ì´ë“ì´ `X`ë¦¬í„°ëŸ´ì˜ ì‚¬ìš©ì´ ìˆ˜ë°˜í•  ìˆ˜ ìˆëŠ” í•©ì„± ë¶ˆì¼ì¹˜ ë¬¸ì œ(íŠ¹íˆ ì˜¤ëŠ˜ë‚ ì˜ ê¸°ìˆ ì—ì„œ ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” ê²Œì´íŠ¸ ìˆ˜).

#### ìœ íš¨í•˜ì§€ ì•Šì€ ê°’ì´ ì‚¬ìš©ë˜ëŠ” ì˜¤ë¥˜ í¬ì°©

ìœ íš¨í•˜ì§€ ì•Šì„ ìˆ˜ ìˆì§€ë§Œ(ë¡œ êµ¬ë™ë˜ì§€ëŠ” ì•ŠìŒ) ë‚´ë¶€ì ìœ¼ë¡œ ìƒì„±ëœ ì‹ í˜¸ì˜ ê²½ìš° `X`ì¼ë¶€ ì‘ì—…(ì˜ˆ: ë ˆì§€ìŠ¤í„° ì“°ê¸° ê°€ëŠ¥)ì„ íŠ¸ë¦¬ê±°í•˜ëŠ” ë° ì‚¬ìš©ë˜ëŠ” ê²½ìš° í™œì„±í™”ê°€ trueì¼ ë•Œ í™•ì¸í•˜ê¸° ìœ„í•´ ì–´ì„¤ì…˜ì„ ì¶”ê°€í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤. ì‹ í˜¸ê°€ ìœ íš¨í•©ë‹ˆë‹¤. ì´ê²ƒì€ ì˜ëª»ëœ ê°’ì´ ì‹¤ìˆ˜ë¡œ ì‚¬ìš©ë˜ì—ˆì„ ë•Œ ì§„ë‹¨í•˜ê¸° ì‰¬ìš´ ì‹¤íŒ¨ë¥¼ íŠ¸ë¦¬ê±°í•©ë‹ˆë‹¤.

```verilog
logic reg_addr;
logic reg_wr_en;

// internal logic which generates reg_addr/reg_wr_en reg_en_addr will never
// be X but must be ignored if reg_wr_en == 0
assign reg_addr = ...
assign reg_wr_en = ...

...

// trigger some specific action when a certain register is written
logic special_reg_en;

assign special_reg_en = (reg_addr == SPECIAL_REG_ADDR) & reg_wr_en;

// Aim to keep RHS of implication as broad as possible
`ASSERT(NoSpecialRegEnWithoutRegEn, special_reg_en |-> reg_wr_en);
```

ê°’ê³¼ ìœ íš¨ì„± ì‹ í˜¸ê°€ `X`ìœ íš¨í•˜ì§€ ì•Šì€ ì‹ í˜¸ ë¥¼ êµ¬ë™í•˜ëŠ” DV í™˜ê²½ì— ì˜í•´ ìƒì„±ë˜ëŠ” ê²½ìš° ``ASSERT_KNOWN`ì¶©ë¶„í•©ë‹ˆë‹¤.

```verilog
module mymod (
  input [7:0] external_addr_i,
  input       external_wr_en_i
);

  logic special_action_en;

  assign special_action_en =
      (external_addr_i == SPECIAL_ADDR) & external_wr_en_i;

  `ASSERT_KNOWN(special_action_en)

endmodule
```

#### ì‚¬ë¡€ ì§„ìˆ  ë° ì‚¼í•­ì— ëŒ€í•œ íŠ¹ì • ì§€ì¹¨

ì´ ìŠ¤íƒ€ì¼ì„ ì¤€ìˆ˜í•˜ê¸° ìœ„í•´ RTLì€ FIFO, SRAM ë˜ëŠ” ë ˆì§€ìŠ¤í„° íŒŒì¼ ì¶œë ¥ê³¼ ê°™ì´ ``ASSERT_KNOWN`ì•”ì‹œì ìœ¼ë¡œ ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘ ë¶€ë¶„ì— ìˆì„ ìˆ˜ ìˆëŠ” ì‹ í˜¸ë¥¼ ì œì™¸í•˜ê³  ëª¨ë“  ëª¨ë“ˆ ì¶œë ¥ì— ì–´ì„¤ì…˜ì„ ë°°ì¹˜í•´ì•¼ í•©ë‹ˆë‹¤.`X`

```verilog
module mymod (
  input        ina_i,
  input        inb_i,
  output logic out_o
);
  assign out_o = ina_i ^ inb_i;
  `ASSERT_KNOWN(OutKnown_A, out_o, clk_i, !rst_ni)
endmodule : mymod
```

ë˜í•œ case ë¬¸, ì‚¼í•­ ë˜ëŠ” if/else ë¬¸ì˜ ì¡°ê±´ì„ í˜•ì„±í•˜ëŠ” ì‹ í˜¸ì— ì£¼ì¥ì„ ì¶”ê°€í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤. ``ASSERT_KNOWN` ì–´ì„¤ì…˜ ìŠ¤íƒ€ì¼ì€ ë””ìì´ë„ˆì˜ ì¬ëŸ‰ì— ë”°ë¥´ë©° ë‹¤ìŒ ì˜ˆì™€ ê°™ì´ ë‹¨ìˆœí•œ ê²ƒë¶€í„° ì™„ì „í•œ ê¸°ëŠ¥ì„ ê°–ì¶˜ ì–´ì„¤ì…˜ê¹Œì§€ ë‹¤ì–‘í•©ë‹ˆë‹¤.

```verilog
typedef enum logic [1:0] {mode0, mode1, mode2} state_e;
state_e sel;

// encouraged
`ASSERT_KNOWN(SelKnown_A, sel)
always_comb begin
  out0 = '0;
  out1 = '0;
  unique case (sel)
    mode1: out0 = foo;
    mode2: out1 = bar;
    default: ;
  endcase
end

// optional, but more explicit
// not always applicable
`ASSERT(MainFsmCase_A, sel inside {mode0, mode1, mode2}, clk_i, !rst_ni)
always_comb begin
  out0 = '0;
  out1 = '0;
  unique case (sel)
    mode1: out0 = foo;
    mode2: out1 = bar;
    default: ;
  endcase
end
```

ì‚¼í•­ ë¬¸ì¥ì˜ ë§¥ë½ì—ì„œ ë‹¤ìŒì€ ê¶Œì¥ë˜ëŠ” ì˜ˆì…ë‹ˆë‹¤.

```verilog
// encouraged
`ASSERT_KNOWN(ModeKnown_A, mode_i, clk_i, !rst_ni)
`ASSERT_KNOWN(LenKnown_A, len_i, clk_i, !rst_ni)
// assign '0 for all other combinations
assign val = (mode_i == ENC)                    ? 8'h01 :
             (mode_i == DEC && len_i == LEN128) ? 8'h36 :
             (mode_i == DEC && len_i == LEN192) ? 8'h80 :
             (mode_i == DEC && len_i == LEN256) ? 8'h40 : 8'h00;

// optional, but more explicit
`ASSERT(ValSelValid_A, mode_i == ENC || mode_i == DEC &&
    len_i inside {LEN128, LEN192, LEN256}, clk_i, !rst_ni)
// using one of the valid outputs for other combinations (saves logic)
assign val = (mode_i == ENC)                    ? 8'h01 :
             (mode_i == DEC && len_i == LEN128) ? 8'h36 :
             (mode_i == DEC && len_i == LEN192) ? 8'h80 :
             (mode_i == DEC && len_i == LEN256) ? 8'h40 : 8'h01;
```

ì¼€ì´ìŠ¤ ë˜ëŠ” ì‚¼í•­ì— ëŒ€í•œ ì…ë ¥ì´ ìˆì„ ìˆ˜ `X` ìˆì§€ë§Œ ì…ë ¥ì„ í•œì •í•˜ëŠ” ì¼ë¶€ ìœ íš¨í•œ ì‹ í˜¸ê°€ ì„¤ì •ë˜ì§€ ì•Šì•„ ì¶œë ¥ì´ ë¬´ì‹œë˜ë¯€ë¡œ ì¤‘ìš”í•˜ì§€ ì•Šì€ ìƒí™©ì—ì„œë§Œ ë°œìƒí•˜ëŠ” ê²½ìš°ê°€ ìˆìŠµë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ ì…ë ¥ì€ ë©”ëª¨ë¦¬ ë˜ëŠ” DV í™˜ê²½ì´ êµ¬ë™í•˜ëŠ” ìµœìƒìœ„ ì…ë ¥ì—ì„œ ì§ì ‘ ê³µê¸‰ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤ `X`. í”Œë ˆì¸ ``ASSERT_KNOWN`ì€ ì´ëŸ¬í•œ ìƒí™©ì—ì„œ ì‘ë™í•˜ì§€ ì•Šìœ¼ë©° ëŒ€ì‹  ì¼ë¶€ ìê²©ì´ ìˆëŠ” ìœ íš¨í•œ ì–´ì„¤ì…˜ì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì ì ˆí•©ë‹ˆë‹¤.

```verilog
`ASSERT(AddrKnownIfValid, addr_valid |-> !$isunknown(addr))
always_comb begin
  out = '0
  unique case (addr[1:0])
    ConstAddr1: out = foo;
    ConstAddr2: out = bar;
    default:    out = baz;
  endcase
end
```

ëª©ì ì€ ìš”êµ¬ë˜ëŠ” ê²ƒë³´ë‹¤ ë” ë²”ìœ„ë¥¼ ì¢íˆê¸°ë³´ë‹¤ëŠ” ìê²©ì„ ê°–ì¶˜ ìœ íš¨í•œ ì‹ í˜¸ë¥¼ ê°€ëŠ¥í•œ í•œ ë„“ê²Œ ë§Œë“œëŠ” ê²ƒì´ì–´ì•¼ `X`í•©ë‹ˆë‹¤.

ğŸ‘

```verilog
`ASSERT(AddrKnownIfValid,
  addr_valid & internal_condition_1 & internal_condition_2 |->
  !$isunknown(addr))
```

#### ë™ì  ë°°ì—´ ì¸ë±ì‹±

ë™ì  ë°°ì—´ ì¸ë±ì‹± ì‘ì—…ì€ ì•”ì‹œì ìœ¼ë¡œ `X`. ì¸ë±ì‹±ëœ ë°°ì—´ì„ 2ì˜ ê±°ë“­ì œê³±ìœ¼ë¡œ ì •ë ¬í•˜ê±°ë‚˜ ì¸ë±ì‹± ì‘ì—… ì£¼ìœ„ì— ë³´í˜¸ if ë¬¸ì„ ì¶”ê°€í•˜ì—¬ ê°€ëŠ¥í•˜ë©´ ì´ë¥¼ í”¼í•´ì•¼ í•©ë‹ˆë‹¤. ì´ëŸ¬í•œ ì†”ë£¨ì…˜ì€ ë‹¤ìŒ ì˜ˆì— ë‚˜ì™€ ìˆìŠµë‹ˆë‹¤.

ğŸ‘

```verilog
logic selected;
logic [3:0] idx;
logic [11:0] foo; // problematic

assign foo = {12'b1010_1111_0000};
assign selected = foo[idx];
```

ğŸ‘

```verilog
logic selected;
logic [3:0] idx;
logic [15:0] foo; // aligned to powers of two

assign foo = {4'b0000, 12'b1010_1111_0000};
assign selected = foo[idx];
```

ğŸ‘

```verilog
logic selected;
logic [3:0] idx;
logic [11:0] foo;

assign foo = {12'b1010_1111_0000};

// guarding if statement
assign selected = (idx < $bits(foo)) ? foo[idx] : 1'b0;
```

### ì¡°í•© ë…¼ë¦¬

***ë¯¼ê°ë„ ëª©ë¡ì„ í”¼í•˜ê³  ì¼ê´€ëœ í• ë‹¹ ìœ í˜•ì„ ì‚¬ìš©í•©ë‹ˆë‹¤.***

`always_comb`SystemVerilog ì¡°í•© ë¸”ë¡ì— ì‚¬ìš© í•©ë‹ˆë‹¤. `always @*`Verilog-2001ë§Œ ì§€ì›í•˜ëŠ” ê²½ìš°ì— ì‚¬ìš© í•©ë‹ˆë‹¤. ì¡°í•© ë…¼ë¦¬ì— ëŒ€í•œ ë¯¼ê°ë„ ëª©ë¡ì„ ëª…ì‹œì ìœ¼ë¡œ ì„ ì–¸í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

ê°€ëŠ¥í•œ í•œ assign ë¬¸ì„ ì„ í˜¸í•©ë‹ˆë‹¤.

ì˜ˆì‹œ:

```verilog
assign final_value = xyz ? value_a : value_b;
```

case ë¬¸ì´ í•„ìš”í•œ ê²½ìš° ìì²´ `always_comb`ë¸”ë¡ìœ¼ë¡œ ë¬¶ìŠµë‹ˆë‹¤.

í•©ì„± ê°€ëŠ¥í•œ ì¡°í•© ë…¼ë¦¬ ë¸”ë¡ì€ ì°¨ë‹¨ í• ë‹¹ë§Œ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.

`Z`muxingê³¼ ê°™ì€ ì˜¨ì¹© ë¡œì§ì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ 3ìƒíƒœ ë¡œì§(ìƒíƒœ)ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤ .

ì‹œë®¬ë ˆì´ì…˜/í•©ì„± ë¶ˆì¼ì¹˜ê°€ ë°œìƒí•  ìˆ˜ ìˆìœ¼ë¯€ë¡œ í•¨ìˆ˜ ë‚´ë¶€ì˜ ë˜ì¹˜ë¥¼ ìœ ì¶”í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.

### ì‚¬ë¡€ ì§„ìˆ 

***ëŒ€ì†Œë¬¸ìë¥¼ ìˆ˜ì •í•˜ëŠ” í”„ë¼ê·¸ë§ˆë¥¼ í”¼í•˜ì„¸ìš”. `unique case`ê°€ì¥ ì¢‹ì€ ë°©ë²•ì…ë‹ˆë‹¤. í•­ìƒ ê¸°ë³¸ ì¼€ì´ìŠ¤ë¥¼ ì •ì˜í•˜ì‹­ì‹œì˜¤.***

`full_case`ë˜ëŠ” `parallel_case`pragma ë¥¼ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤ . ì´ëŸ¬í•œ pragmaëŠ” í•©ì„±-ì‹œë®¬ë ˆì´ì…˜ ë¶ˆì¼ì¹˜ë¥¼ ì‰½ê²Œ ì¼ìœ¼í‚¬ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ë‹¤ìŒì€ ìŠ¤íƒ€ì¼ í˜¸í™˜ ì „ì²´ ì¼€ì´ìŠ¤ ë¬¸ì˜ ì˜ˆì…ë‹ˆë‹¤.

```verilog
always_comb begin
  unique casez (select)
    3'b000: operand = accum0 >> 0;
    3'b001: operand = accum0 >> 1;
    3'b010: operand = accum1 >> 0;
    3'b011: operand = accum1 >> 1;
    3'b1??: operand = regfile[select[1:0]];
    default: operand = '0; // assign a default
  endcase
end
```

ì ‘ë‘ì‚¬ ëŠ” `unique`íŠ¹ì • ì‹¤ìˆ˜ë¥¼ í¬ì°©í•  ìˆ˜ ìˆëŠ” ì‹œë®¬ë ˆì´ì…˜ ì–´ì„¤ì…˜ì„ ìƒì„±í•˜ë¯€ë¡œ ëª¨ë“  case ë¬¸ ì•ì— ê¶Œì¥ë©ë‹ˆë‹¤. ì–´ë–¤ ê²½ìš°ì—ëŠ” `priority` ê°€ ëŒ€ì‹  ì‚¬ìš©ë  ìˆ˜ `unique`ìˆì§€ë§Œ ì´ëŸ¬í•œ ê²½ìš°ì—ëŠ” ê³„ë‹¨ì‹ ì‚¼í•­ êµ¬ì¡°ê°€ ìš°ì„ ìˆœìœ„ ì¸ì½”ë”ì— ëŒ€í•´ ë” ì½ê¸° ì‰¬ìš´ í‘œí˜„ì´ë¯€ë¡œ ìš°ì„ ìˆœìœ„ ì¸ì½”ë”ë¥¼ ë‚˜íƒ€ë‚´ëŠ” ë° ì„ í˜¸ë˜ëŠ” ë°©ë²•ì´ì–´ì•¼ í•©ë‹ˆë‹¤.

ë°˜ë“œì‹œ `unique case`ì˜¬ë°”ë¥´ê²Œ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤. íŠ¹íˆ ë‹¤ìŒì„ í™•ì¸í•˜ì‹­ì‹œì˜¤.

- ëª¨ë“  ê²½ìš°ê°€ í¬í•¨ë˜ë”ë¼ë„ ì‹¤ìˆ˜ë¡œ ë˜ì¹˜ë¥¼ ì¶”ë¡ í•˜ëŠ” ê²ƒì„ ë°©ì§€í•˜ê¸° ìœ„í•´ ëª…ë ¹ë¬¸ `default:`ì´ **í•­ìƒ í¬í•¨ë©ë‹ˆë‹¤.** ì‹œë®¬ë ˆì´ì…˜ì—ì„œ ë¡œ í‰ê°€ë˜ëŠ” ì¼€ì´ìŠ¤ í‘œí˜„ì‹ì€ `X`ì–´ë–¤ ì¼€ì´ìŠ¤ì™€ë„ ì¼ì¹˜í•˜ì§€ ì•Šê³  ë˜ì¹˜ì²˜ëŸ¼ ì‘ë™í•˜ì—¬ ê¸°ë³¸ê°’ì´ ì§€ì •ë˜ì§€ ì•Šì€ ê²½ìš° í•©ì„±ê³¼ ë‹¤ë¥¸ ë™ì‘ì„ ìœ ë°œí•©ë‹ˆë‹¤.
- ìœ„ì˜ ì˜ˆì™€ ê°™ì´ case ë¬¸ ì•ì— ê¸°ë³¸ í• ë‹¹ì´ ì§€ì •ë˜ì§€ ì•Šì€ ê²½ìš° í•˜ë‚˜ì˜ case í•­ëª©ì— í• ë‹¹ëœ ëª¨ë“  ë³€ìˆ˜ëŠ” ë¥¼ í¬í•¨í•œ ëª¨ë“  case í•­ëª©ì— í• ë‹¹ë˜ì–´ì•¼ í•©ë‹ˆë‹¤ `default:`. ì´ë ‡ê²Œ í•˜ì§€ ì•Šìœ¼ë©´ [Don Millsì˜ ë…¼ë¬¸](http://www.lcdm-eng.com/papers/snug12_Paper_final.pdf) ì— ì„¤ëª…ëœ ëŒ€ë¡œ ì‹œë®¬ë ˆì´ì…˜ í•©ì„± ë¶ˆì¼ì¹˜ê°€ ë°œìƒí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤ .

ë‹¤ìŒì€ ìœ í•œ ìƒíƒœ ë¨¸ì‹ ì˜ ë‹¤ìŒ ìƒíƒœ ë…¼ë¦¬ë¥¼ ì„¤ëª…í•˜ëŠ” ë° ìì£¼ ì‚¬ìš©ë˜ëŠ” ìŠ¤íƒ€ì¼ í˜¸í™˜ case ë¬¸ ë³€í˜•ì„ ë³´ì—¬ì£¼ëŠ” ë‹¤ë¥¸ ì˜ˆì…ë‹ˆë‹¤. ì´ì „ ì˜ˆì œì™€ ë‹¤ë¥¸ ì ì€ ê¸°ë³¸ í• ë‹¹ì´ `unique case`ë¸”ë¡ ì•ì— ë†“ì´ê¸° ë•Œë¬¸ì— ë” ì•„ë˜ì˜ ê°œë³„ ì‚¬ë¡€ì—ì„œ ê³µí†µ í• ë‹¹ì„ ìƒëµí•  ìˆ˜ ìˆë‹¤ëŠ” ê²ƒì…ë‹ˆë‹¤. case ë¬¸ ì´ì „ì— ê³µí†µ ê¸°ë³¸ í• ë‹¹ì´ ì•„ë‹ˆì—ˆë‹¤ë©´ ëª¨ë“  ë³€ìˆ˜ëŠ” `default:`ì‹œë®¬ë ˆì´ì…˜ í•©ì„± ë¶ˆì¼ì¹˜ë¥¼ ë°©ì§€í•˜ê¸° ìœ„í•´ ëª¨ë“  ê²½ìš°ì— ê°’ì„ í• ë‹¹í•´ì•¼ í•©ë‹ˆë‹¤.

```verilog
always_comb begin
  // common default assignments
  state_d = state_q;
  outa = 1'b0;
  outb = 1'b0;
  outc = 1'b0;

  unique case (state_q)
    Idle: begin
      state_d = Work;
      outa = in0;
    end
    Work: begin
      state_d = Wait;
      outb = in1;
    end
    Wait: begin
      state_d = Idle;
      outc = in2;
    end
    // always include a default case
    // empty default permissible due to defaults before case block
    default: ;
  endcase
end
```

#### ì¼€ì´ìŠ¤ í•­ëª©ì˜ ì™€ì¼ë“œì¹´ë“œ

`case`ì™€ì¼ë“œì¹´ë“œ ì—°ì‚°ì ë™ì‘ì´ í•„ìš”í•˜ì§€ ì•Šì€ ê²½ìš° ì‚¬ìš© í•©ë‹ˆë‹¤. `case inside`ì™€ì¼ë“œì¹´ë“œ ì—°ì‚°ì ë™ì‘ì´ í•„ìš”í•œ ê²½ìš° ì‚¬ìš© í•©ë‹ˆë‹¤. `casez`ì™€ì¼ë“œì¹´ë“œ ì—°ì‚°ì ë™ì‘ì´ í•„ìš”í•˜ê³  Verilog-2001 í˜¸í™˜ì„±ì´ í•„ìš”í•œ ê²½ìš° ì‚¬ìš© í•©ë‹ˆë‹¤.

ì¼€ì´ìŠ¤ í•­ëª©ì— ì™€ì¼ë“œì¹´ë“œë¥¼ í‘œí˜„í•  ë•Œ '?' ì˜ë„ë¥¼ ë” ëª…í™•í•˜ê²Œ í‘œí˜„í•˜ê¸° ë•Œë¬¸ì…ë‹ˆë‹¤.

```
casex`ì‚¬ìš©í•´ì„œëŠ” ì•ˆë©ë‹ˆë‹¤. ì¼€ì´ìŠ¤ í‘œí˜„ì‹ì´ í•˜ë‚˜ ì´ìƒì˜ ì¼€ì´ìŠ¤ í•­ëª©ê³¼ ì¼ì¹˜í•  ìˆ˜ `casex`ìˆë„ë¡ ëŒ€ì¹­ ì™€ì¼ë“œì¹´ë“œ ì—°ì‚°ìë¥¼ êµ¬í˜„ í•©ë‹ˆë‹¤. ê³ ì„í”¼ë˜ìŠ¤ ìƒíƒœ( ë˜ëŠ” )ë§Œ ì™€ì¼ë“œì¹´ë“œë¡œ ì·¨ê¸‰í•˜ê³  êµ¬ë™ë˜ì§€ ì•Šì€ ì…ë ¥ ì— ëŒ€í•´ ì •í™•í•œ ì¼ì¹˜ë¥¼ ìˆ˜í–‰í•©ë‹ˆë‹¤ . ì´ê²ƒì´ ëŒ€ì¹­ ì™€ì¼ë“œì¹´ë“œ ì¼ì¹˜ì˜ ë¬¸ì œë¥¼ ì™„ì „íˆ í•´ê²°í•˜ì§€ëŠ” ëª»í•˜ì§€ë§Œ ì‹¤ìˆ˜ë¡œ ì…ë ¥ì„ ìƒì„±í•˜ëŠ” ê²ƒì´ ì…ë ¥ë³´ë‹¤ ë” ì–´ë µ ê¸° ë•Œë¬¸ì— ì´ í˜•ì‹ì´ ì„ í˜¸ë©ë‹ˆë‹¤. ì€(ëŠ”) ë˜ëŠ” case í‘œí˜„ì‹ì„ ì™€ì¼ë“œì¹´ë“œë¡œ ì·¨ê¸‰í•˜ì§€ ì•Šìœ¼ë¯€ë¡œ ì´ í˜•ì‹ì´ .`X``casez``Z``?``X``Z``X``case inside``X``Z``casez
```

ì°¸ì¡°:

- Don Mills, [ë˜ ë‹¤ë¥¸ ë˜ì¹˜ ë° Gotchas ì¢…ì´](http://www.lcdm-eng.com/papers/snug12_Paper_final.pdf)
- Clifford Cummings, [full_case parallel_case, Verilog Synthesisì˜ ì‚¬ì•…í•œ ìŒë‘¥ì´](http://www.sunburst-design.com/papers/CummingsSNUG1999Boston_FullParallelCase_rev1_1.pdf)
- Clifford Cummings, [SystemVerilogì˜ ìš°ì„  ìˆœìœ„ ë° ê³ ìœ ](http://www.sunburst-design.com/papers/CummingsSNUG2005Israel_SystemVerilog_UniquePriority.pdf)
- Sutherland, Mills ë° Spear, [Gotcha Again: ëª¨ë“  ì—”ì§€ë‹ˆì–´ê°€ ì•Œì•„ì•¼ í•˜ëŠ” Verilog ë° SystemVerilog í‘œì¤€ì˜ ë” ë§ì€ ë¯¸ë¬˜í•¨](http://www.lcdm-eng.com/papers/snug07_Verilog Gotchas Part2.pdf)

### êµ¬ì„± ìƒì„±

***í•­ìƒ ìƒì„±ëœ ë¸”ë¡ì˜ ì´ë¦„ì„ ì§€ì •í•˜ì‹­ì‹œì˜¤.***

ìƒì„± êµ¬ë¬¸ì„ ì‚¬ìš©í•  ë•Œ í•­ìƒ ìƒì„±ëœ ì½”ë“œì˜ ê° ë¸”ë¡ì— ëª…ì‹œì ìœ¼ë¡œ ì´ë¦„ì„ ì§€ì •í•˜ì‹­ì‹œì˜¤. ìƒì„±í•˜ëŠ” if ë¬¸ì˜ ê°€ëŠ¥í•œ ê° ê²°ê³¼ì˜ ì´ë¦„ì„ ì§€ì •í•˜ê³  ìƒì„± for ë¬¸ì˜ ë°˜ë³µ ë¸”ë¡ì˜ ì´ë¦„ì„ ì§€ì •í•˜ì‹­ì‹œì˜¤.

ì´ë ‡ê²Œ í•˜ë©´ ìƒì„±ëœ ê³„ì¸µì  ì‹ í˜¸ ì´ë¦„ì´ ì—¬ëŸ¬ ë„êµ¬ì—ì„œ ì¼ê´€ì„±ì„ ìœ ì§€í•©ë‹ˆë‹¤.

ìƒì„±í•˜ê³  ëª¨ë“  ëª…ëª…ëœ ì½”ë“œ ë¸”ë¡ì€ ë¥¼ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤ `lower_snake_case`. `begin`ì™€ ì½”ë“œ ë¸”ë¡ ì´ë¦„ ì‚¬ì´ì—ëŠ” ê³µë°±ì´ ìˆì–´ì•¼ í•©ë‹ˆë‹¤ .

ì¡°ê±´ë¶€ ìƒì„± êµ¬ë¬¸ì˜ ì˜ˆ:

ğŸ‘

```verilog
if (TypeIsPosedge) begin : posedge_type
  always_ff @(posedge clk) foo <= bar;
end else begin : negedge_type
  always_ff @(negedge clk) foo <= bar;
end
```

ë£¨í”„ ìƒì„± êµ¬ë¬¸ì˜ ì˜ˆ:

ğŸ‘

```verilog
for (genvar ii = 0; ii < NumberOfBuses; ii++) begin : my_buses
  my_bus #(.index(ii)) i_my_bus (.foo(foo), .bar(bar[ii]));
end
```

`begin`ì¶”ê°€ ë¸”ë¡ ìœ¼ë¡œ ìƒì„± êµ¬ë¬¸ì„ ë˜í•‘í•˜ì§€ ë§ˆì‹­ì‹œì˜¤ .

`generate`ì˜ì—­ ìƒì„± { , `endgenerate`} ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤ .

### ë¶€í˜¸ ìˆëŠ” ì‚°ìˆ 

***ë¶€í˜¸ ìˆëŠ” ì‚°ìˆ ì´ ì‚¬ìš©ë˜ëŠ” ê³³ë§ˆë‹¤ ì‚¬ìš© ê°€ëŠ¥í•œ ë¶€í˜¸ ìˆëŠ” ì‚°ìˆ  êµ¬ì¡°ë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.***

unsignedì—ì„œ signedë¡œ ë³€í™˜í•´ì•¼ í•˜ëŠ” ê²½ìš° `signed'`ìºìŠ¤íŠ¸ ì—°ì‚°ì( `$signed`Verilog-2001ì—ì„œ)ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤.

ê³„ì‚°ì˜ í”¼ì—°ì‚°ìê°€ ë¶€í˜¸ ì—†ëŠ” ê²½ìš° VerilogëŠ” ì•”ì‹œì ìœ¼ë¡œ ëª¨ë“  í”¼ì—°ì‚°ìë¥¼ unsignedë¡œ ë³€í™˜í•˜ê³  ê²½ê³ ë¥¼ ìƒì„±í•©ë‹ˆë‹¤. ëª¨ë“  ì„œëª…ë˜ì§€ ì•Šì€ ë³€ìˆ˜ê°€ ì ì ˆí•˜ê²Œ ìºìŠ¤íŠ¸ëœ ê²½ìš° ì‹œë®¬ë ˆì´ì…˜ ë˜ëŠ” í•©ì„± ë„êµ¬ì—ì„œ ì„œëª…ëœ ëŒ€ ì„œëª…ë˜ì§€ ì•Šì€ ê²½ê³ ê°€ ì—†ì–´ì•¼ í•©ë‹ˆë‹¤.

ì•”ì‹œì  ì„œëª…ì—ì„œ ì„œëª…ë˜ì§€ ì•Šì€ ìºìŠ¤íŒ…ì˜ ì˜ˆ:

```verilog
logic signed [7:0]  a;
logic               incr;
logic signed [15:0] sum1, sum2, sum3;
initial begin
  a = 8'sh80;                        // a = -128
  incr = 1'b1;
  sum1 = a + incr;                   // bad:  sum1 = 16'h0081 ( 129)
  sum2 = a + signed'({1'b0, incr});  // good: sum2 = 16'hFF81 (-127)
  sum3 = a + 8'sh01;                 // good: sum3 = sum2 (more straightforward)
end
```

ìœ„ì˜ ì˜ˆì—ì„œ unsignedë¼ëŠ” ì‚¬ì‹¤ ì€ unsigned ë¡œ í‰ê°€ë˜ëŠ” `incr`ì›ì¸ì´ ë©ë‹ˆë‹¤. í‰ê°€ëŠ” ë†€ëê³  ë¬´ì‹œí•´ì„œëŠ” ì•ˆ ë˜ëŠ” ê²½ê³ ë¡œ í‘œì‹œë©ë‹ˆë‹¤ `a`.`sum1`

### ìˆ«ì ì„œì‹

***ì¸ì‡„ëœ ì´ì§„ìˆ˜ ì•ì— `0b`. ì¸ì‡„ëœ 16ì§„ìˆ˜ ìˆ«ì ì•ì— `0x`. ì‹­ì§„ìˆ˜ì— ì ‘ë‘ì‚¬ë¥¼ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.***

ë¡œê·¸ íŒŒì¼ì— ëŒ€í•œ ìˆ«ìì˜ í…ìŠ¤íŠ¸ í‘œí˜„ í˜•ì‹ì„ ì§€ì •í•  ë•Œ í¬í•¨í•˜ëŠ” ë°ì´í„°ë¥¼ ëª…í™•íˆ í•˜ì‹­ì‹œì˜¤.

ì¸ì‡„ëœ ìˆ«ìì˜ ë°‘ë¶€ë¶„ì„ ëª…í™•í•˜ê²Œ ë§Œë“œì‹­ì‹œì˜¤. ìˆ˜ì •ì ì—†ì´ ì‹­ì§„ìˆ˜ë§Œ ì¸ì‡„í•©ë‹ˆë‹¤. 16ì§„ìˆ˜ì—ëŠ” ì ‘ë‘ì‚¬ë¥¼ ì‚¬ìš©í•˜ê³  2 `0x`ì§„ìˆ˜ ì—ëŠ” ì ‘ë‘ì‚¬ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤ `0b`.

ì‚¬ìš©ìê°€ ì›ì‹œ ê°’ì„ ìˆ˜ë™ìœ¼ë¡œ ë””ì½”ë”©í•  ê²ƒìœ¼ë¡œ ê¸°ëŒ€í•˜ëŠ” ëŒ€ì‹  ëŒ€ê·œëª¨ êµ¬ì¡°ì˜ ê°œë³„ í•„ë“œë¥¼ ê°œë³„ì ìœ¼ë¡œ ë””ì½”ë”©í•©ë‹ˆë‹¤.

ğŸ‘

```verilog
$display("0x%0x", some_hex_value);
$display("0b%0b", some_binary_value);
$display("%0d",   some_decimal_value);
```

ğŸ‘

```verilog
$display("%0x",   some_hex_value);
$display("%0b",   some_binary_value);
$display("0d%0d", some_decimal_value);
```

ìƒìˆ˜ ê°’ì„ í• ë‹¹í•  ë•Œ ë” ë‚˜ì€ ê°€ë…ì„±ì„ ìœ„í•´ ê¸¸ì´ê°€ 8ì„ ì´ˆê³¼í•˜ëŠ” 16ì§„ìˆ˜ ë˜ëŠ” 2ì§„ìˆ˜ ë¹„íŠ¸ ê°•ë„ì— ëŒ€í•´ ë°‘ì¤„ í‘œê¸°ë²•ì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤. ê°€ë…ì„±ì´ í–¥ìƒë˜ì§€ ì•ŠëŠ” í•œ 0 ì•ì— ì¶”ê°€í•  í•„ìš”ê°€ ì—†ìŠµë‹ˆë‹¤. ì¼ë°˜ì ìœ¼ë¡œ í‘œì‹œë˜ëŠ” í˜•ì‹(2ì§„ìˆ˜, 16ì§„ìˆ˜, 10ì§„ìˆ˜)ìœ¼ë¡œ ìƒìˆ˜ë¥¼ ì„ ì–¸í•©ë‹ˆë‹¤.

ğŸ‘

```verilog
logic [15:0] val0, val1, val2;
logic [39:0] addr0, addr1;

always_comb begin
  val0 = 16'h0;
  if (condition1) begin
    val1  = 16'b0010_0011_0000_1101;
    val2  = 16'b0010_1100_0000_0000;
    addr1 = 40'h00_1fc0_0000;
    addr2 = 40'h00_efc0_0000;
  end else begin
    val0  = 16'hffff;
    val1  = 16'b1010_0011_0110_1001;
    val2  = 16'b1110_1100_1111_0110;
    addr1 = 40'h40_8000_0000;
    addr2 = 40'h41_c000_0000;
  end
end
```

### ê¸°ëŠ¥ ë° ì‘ì—…

ë‹¤ìŒ ì„¹ì…˜ì€ í•©ì„± ê°€ëŠ¥í•œ RTLì—ë§Œ ì ìš©ë©ë‹ˆë‹¤. DV ì‚¬ìš©ì„ [ìœ„í•œ ì„¤ê³„ ê²€ì¦ì„ ìœ„í•œ ì½”ë”© ìŠ¤íƒ€ì¼ ê°€ì´ë“œë¥¼](https://github.com/ParkDongho/style-guides/blob/master/DVCodingStyle.md) ì°¸ì¡°í•˜ì‹­ì‹œì˜¤ .

***í•©ì„± ê°€ëŠ¥í•œ RTLì—ì„œëŠ” ì„ ì–¸ëœ í•¨ìˆ˜ì˜ ì‚¬ìš©ì´ í—ˆìš©ë©ë‹ˆë‹¤ `automatic`. ì‘ì—…ì„ ì‚¬ìš©í•´ì„œëŠ” ì•ˆë©ë‹ˆë‹¤.***

í•¨ìˆ˜ëŠ” íŒ¨í‚¤ì§€ ë˜ëŠ” ëª¨ë“ˆ ë‚´ë¶€ì—ì„œ ì„ ì–¸í•´ì•¼ í•©ë‹ˆë‹¤. íŒ¨í‚¤ì§€ëŠ” í•¨ìˆ˜ê°€ íŒ¨í‚¤ì§€ì˜ ë‹¤ë¥¸ ì •ì˜ì™€ ê´€ë ¨ëœ ê²½ìš°ì— ì í•©í•˜ê³  ì—¬ëŸ¬ ëª¨ë“ˆì— ìœ ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤(í˜„ì¬ í•˜ë‚˜ì—ì„œë§Œ ì‚¬ìš©ë˜ëŠ” ê²½ìš°ì—ë„). ê¸°ëŠ¥ì´ í•´ë‹¹ ëª¨ë“ˆì˜ ë‚´ë¶€ì™€ íŠ¹ë³„íˆ ê´€ë ¨ëœ ê²½ìš° ëª¨ë“ˆì´ ì í•©í•©ë‹ˆë‹¤.

í•¨ìˆ˜ëŠ” ì¡°í•© ë…¼ë¦¬ì˜ ì¬ì‚¬ìš© ê°€ëŠ¥í•œ ë¸”ë¡ì„ ê°œë…ì ìœ¼ë¡œ í‘œí˜„í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•´ì•¼ í•©ë‹ˆë‹¤.

ëª¨ë“  ì¸ìˆ˜ì™€ í•¨ìˆ˜ ë°˜í™˜ ê°’ì— ëŒ€í•´ ì €ì¥ì†Œ ìœ í˜•ì„ ëª…ì‹œì ìœ¼ë¡œ ì„ ì–¸í•´ì•¼ í•©ë‹ˆë‹¤. ëª¨ë“  ìœ í˜•ì€ 4-ìƒíƒœ ë°ì´í„° ìœ í˜•ì´ê±°ë‚˜ `logic`ë˜ëŠ” ì—ì„œ íŒŒìƒëœ ìœ í˜• `logic`(ì˜ˆ: ì ì ˆí•œ ë˜ëŠ” ìœ í˜• `struct`) ì´ì–´ì•¼ í•©ë‹ˆë‹¤ .`enum``typedef`

`output`, `inout`ë˜ëŠ” `ref`í•¨ìˆ˜ ì¸ìˆ˜ì— ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤ . ëª¨ë“  í•¨ìˆ˜ëŠ” ì…ë ¥ì„ ì†Œë¹„í•˜ê³  í•˜ë‚˜ì˜ ì¶œë ¥ì„ ìƒì„±í•´ì•¼ í•©ë‹ˆë‹¤. `input`ê¸°ë³¸ê°’ì´ë©° í•¨ìˆ˜ ì¸ìˆ˜ì—ëŠ” í•„ìš”í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤.

ğŸ‘

```verilog
// - Doesn't have explicit storage type on `a` or `b` or return type
// - `b` being used as `output` argument
// - `input` not required on `a`
function automatic [2:0] foo(input [2:0] a, [2:0] b);
  b = b + 1;
  return a + b;
endfunction
```

ğŸ‘

```verilog
// - Doesn't have explicit storage type on `a`, `b` or `c`
// - Uses `output` on `c`
// - `input` not required on `a` and `b`
function automatic logic [2:0] foo(input [2:0] a, input [2:0] b, output [2:0] c);
  c = a - b;
  return a + b;
endfunction
```

ğŸ‘

```verilog
// - Uses 2-state data type `int` for `a`
function automatic logic [2:0] foo(int a, logic [2:0] b);
  return a + b;
endfunction
```

ğŸ‘

```verilog
function automatic logic [2:0] foo(logic [2:0] a, logic [2:0] b);
 return a ^ b;
endfunction
```

ğŸ‘

```verilog
typedef logic [2:0] bar_t;

typedef struct packed {
  logic [2:0] field;
} baz_t;

function automatic logic [2:0] foo(bar_t a, baz_t b);
  return a + b.field;
endfunction
```

`return result`ë°ì´í„°ëŠ” ëª…ì‹œì  ìŠ¤íƒ€ì¼ ì„ ì‚¬ìš©í•˜ì—¬ í•¨ìˆ˜ì—ì„œ ë°˜í™˜ë˜ì–´ì•¼ í•©ë‹ˆë‹¤ . `function_name = result`ìŠ¤íƒ€ì¼ ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì‹­ì‹œì˜¤ .

ğŸ‘

```verilog
function automatic logic [2:0] foo(logic [2:0] a, logic [2:0] b);
  if (a == 3'd2) begin
    foo = b;
  end else begin
    foo = a ^ b;
  end
endfunction
```

ğŸ‘

```verilog
function automatic logic [2:0] foo(logic [2:0] a, logic [2:0] b);
  logic [2:0] result;

  if (a == 3'd2) begin
    result = b;
  end else begin
    result = a ^ b;
  end

  return result;
endfunction
```

ëª¨ë“  ì§€ì—­ ë³€ìˆ˜ëŠ” ì´ˆê¸° í• ë‹¹ì„ í†µí•´ ë˜ëŠ” for `else`ë° ë¬¸ ì„ ì‚¬ìš©í•˜ì—¬ ëª¨ë“  ì½”ë“œ ê²½ë¡œì— í• ë‹¹ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. `default:``if``case`

ğŸ‘

```verilog
function automatic logic [2:0] foo(logic [2:0] a, logic [2:0] b);
  logic [2:0] local_var_1;
  logic [2:0] local_var_2;

  local_var_1 = 3'd0;

  if (a == 0) begin
    local_var_1 = 3'd2;
  end

  unique case(b)
    3'd0:    local_var_2 = 3'd1;
    3'd1:    local_var_2 = 3'd3;
    default: local_var_2 = 3'd0;
  endcase

  return local_var_1 + local_var_2;
endfunction
```

ğŸ‘

```verilog
function automatic logic [2:0] foo(logic [2:0] a, logic [2:0] b);
  logic [2:0] local_var_1;
  logic [2:0] local_var_2;

  if (a == 0) begin
    local_var_1 = 3'd2;
  end

  unique case(b)
    3'd0:    local_var_2 = 3'd1;
    3'd1:    local_var_2 = 3'd3;
  endcase

  return local_var_1 + local_var_2;
endfunction
```

### ë¬¸ì œê°€ ìˆëŠ” ì–¸ì–´ ê¸°ëŠ¥ ë° êµ¬ì„±

ì´ëŸ¬í•œ ì–¸ì–´ ê¸°ëŠ¥ì€ ë¬¸ì œê°€ ìˆëŠ” ê²ƒìœ¼ë¡œ ê°„ì£¼ë˜ë©° ë‹¬ë¦¬ ëª…ì‹œë˜ì§€ ì•ŠëŠ” í•œ ì‚¬ìš©ì„ ê¶Œì¥í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤.

- ì¸í„°í˜ì´ìŠ¤.
- `alias`ì„±ëª… .

#### ë¶€ë™ ì‹œì‘-ì¢…ë£Œ ë¸”ë¡

`for`ë£¨í”„ ì´ì™¸ì˜ ìƒì„± ë¸”ë¡ `if`ë˜ëŠ” `case`ìƒì„± êµ¬ì„±ì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì€ LRMì„ ì¤€ìˆ˜í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤. ì¼ë¶€ ë„êµ¬ì—ì„œëŠ” ì´ëŸ¬í•œ ì‚¬ìš©ì´ í—ˆìš©ë  ìˆ˜ ìˆì§€ë§Œ ì´ ê°€ì´ë“œì—ì„œëŠ” ì´ëŸ¬í•œ "ë² ì–´" ìƒì„± ë¸”ë¡ì„ ê¸ˆì§€í•©ë‹ˆë‹¤. ìœ ì‚¬í•œ "ìˆœì°¨ ë¸”ë¡" êµ¬ì„±ì´ LRMì„ ì¤€ìˆ˜í•˜ê³  í—ˆìš©ëœë‹¤ëŠ” ì ì— ìœ ì˜í•˜ì‹­ì‹œì˜¤.

ğŸ‘

```verilog
module foo (
  input bar,
  output foo
);
  begin // illegal generate block
    assign foo = bar;
  end
endmodule
```

#### ê³„ì¸µì  ì°¸ì¡°

í•©ì„± ê°€ëŠ¥í•œ RTL ì½”ë“œì—ì„œ ê³„ì¸µì  ì°¸ì¡°ë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì€ ê¸ˆì§€ë©ë‹ˆë‹¤. íŠ¹ì • í•©ì„± ë„êµ¬ëŠ” ì‹¤ì œë¡œ ê³„ì¸µì  ì°¸ì¡°ë¥¼ ì§€ì›í•˜ì§€ë§Œ ì¼ë¶€ ë„êµ¬ëŠ” ì˜¤ë¥˜ê°€ ë°œìƒí•˜ê³  ë‹¤ë¥¸ ë„êµ¬ëŠ” ìë™ìœ¼ë¡œ ë¬´ì‹œí•˜ì—¬ ì ì¬ì ìœ¼ë¡œ ì‹œë®¬ë ˆì´ì…˜/í•©ì„± ë¶ˆì¼ì¹˜ë¡œ ì´ì–´ì§ˆ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ì´ì— ëŒ€í•œ ë©´ì œëŠ” ì˜ˆë¥¼ ë“¤ì–´ SystemVerilog ì£¼ì¥(SVA)ì˜ ì¼ë¶€ë¡œ í•©ì„±ì„ ìœ„í•´ ê³„ì¸µ ì°¸ì¡°ë¥¼ ì œê±°í•˜ê¸° ìœ„í•´ ë§¤í¬ë¡œì— ì˜í•´ ë³´í˜¸ë˜ëŠ” ê²½ìš°ì…ë‹ˆë‹¤.

ğŸ‘

```verilog
module mymod_int (
  input        in0_i,
  input        in1_i,
  input        in2_i,
  output logic out_o
);

  logic int;
  assign int   = in0_i & in1_i;
  assign out_o = in2_i | int;

endmodule

module mymod (
  ...
);

  mymod_int u_mymod_int (
    .in0_i,
    .in1_i,
    .in2_i,
    .out_o
  );

  // Hierarchical references are prohibited in synthesizable RTL code.
  assign int_o = u_mymod_int.int;

endmodule
```

## ë””ìì¸ ì»¨ë²¤ì…˜

### ìš”ì•½

ì´ ì„¹ì…˜ì˜ ì£¼ìš” ì•„ì´ë””ì–´ëŠ” ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤.

- ëª¨ë“  ì‹ í˜¸ë¥¼ ì„ ì–¸í•˜ê³  ë‹¤ìŒì„ ì‚¬ìš© `logic`í•˜ì‹­ì‹œì˜¤.`logic foo;`
- íŒ¨í‚¹ëœ ë°°ì—´ì€ ë¦¬í‹€ ì—”ë””ì•ˆì…ë‹ˆë‹¤.`logic [7:0] byte;`
- ì••ì¶•ì„ í‘¼ ë°°ì—´ì€ ë¹…ì—”ë””ì•ˆì…ë‹ˆë‹¤.`byte_t arr[0:N-1];`
- ëª¨ë“ˆ ì¶œë ¥ì„ ë“±ë¡í•˜ëŠ” ê²ƒì„ ì„ í˜¸í•©ë‹ˆë‹¤.
- FSMì„ ì¼ê´€ë˜ê²Œ ì„ ì–¸í•©ë‹ˆë‹¤.

### ëª¨ë“  ì‹ í˜¸ ì„ ì–¸

***ì¶”ë¡ ëœ ê·¸ë¬¼ì— ì˜ì¡´í•˜ì§€ ë§ˆì‹­ì‹œì˜¤.***

ëª¨ë“  ì‹ í˜¸ ëŠ” ì‚¬ìš© ì „ì— ëª…ì‹œì ìœ¼ë¡œ ì„ ì–¸ë˜ì–´ì•¼ í•©ë‹ˆë‹¤ **.** ì„ ì–¸ëœ ëª¨ë“  ì‹ í˜¸ëŠ” ë°ì´í„° ìœ í˜•ì„ ì§€ì •í•´ì•¼ í•©ë‹ˆë‹¤. ì˜¬ë°”ë¥¸ ì„¤ê³„ì—ëŠ” ì¶”ë¡ ëœ ë„¤íŠ¸ê°€ í¬í•¨ë˜ì–´ ìˆì§€ ì•ŠìŠµë‹ˆë‹¤.

### `logic`í•©ì„±ì— ì‚¬ìš©

***`logic`í•©ì„±ì— ì‚¬ìš© í•©ë‹ˆë‹¤. `wire`í•„ìš”í•œ ê²½ìš° í—ˆìš©ë©ë‹ˆë‹¤.***

í•©ì„± ê°€ëŠ¥í•œ RTLì˜ ëª¨ë“  ì‹ í˜¸ëŠ” 4-ìƒíƒœ ë°ì´í„° ìœ í˜•ì˜ ê´€ì ì—ì„œ êµ¬í˜„ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. ì´ëŠ” ëª¨ë“  ì‹ í˜¸ê°€ ê¶ê·¹ì ìœ¼ë¡œ ìŠ¤í† ë¦¬ì§€ ìœ í˜•ì´ ì¸ ë„¤íŠ¸ë¡œ êµ¬ì„±ë˜ì–´ì•¼ í•¨ì„ ì˜ë¯¸í•©ë‹ˆë‹¤ `logic`. SystemVerilogëŠ” 4-ìƒíƒœ ì €ì¥(ì¦‰ `integer`, )ì„ ê°€ì§„ ë‹¤ë¥¸ ë°ì´í„° ê¸°ë³¸ ìš”ì†Œë¥¼ ì œê³µí•˜ì§€ë§Œ ì´ëŸ¬í•œ ê¸°ë³¸ ìš”ì†ŒëŠ” ì˜¤í•´ì™€ ì˜¤ìš©ì´ ë°œìƒí•˜ê¸° ì‰½ìŠµë‹ˆë‹¤.

ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```verilog
logic signed [31:0] x_velocity;  // say what you mean: a signed 32-bit integer.
typedef logic [7:0] byte_t;
```

ğŸ‘

```verilog
bit signed [63:0] stars_in_the_sky;  // 2-state logic doesn't belong in RTL
int grains_of_sand;  // Or wait, did I mean integer?  Easy to confuse!
```

ë„¤íŠ¸ë¥¼ ì„ ì–¸í•˜ê³  ì—°ì† í• ë‹¹ì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ ì™€ì´ì–´ë¥¼ ì•½ì–´ë¡œ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì—°ì† í• ë‹¹ê³¼ ì´ˆê¸°í™”ë¥¼ í˜¼ë™í•˜ì§€ ì•Šë„ë¡ ì£¼ì˜í•˜ì‹­ì‹œì˜¤. ì˜ˆë¥¼ ë“¤ì–´:

ğŸ‘

```verilog
wire [7:0] sum = a + b;  // Continuous assignment
```

ğŸ‘

```verilog
logic [7:0] sum = a + b; // Initialization (not synthesizable)
```

`sum`ì™€ bì˜ ì´ˆê¸°ê°’ì˜ í•©ìœ¼ë¡œ ì´ˆê¸°í™”ëœë‹¤.

ğŸ‘

```verilog
logic [7:0] acc = '0;    // Initialization (synthesizable on some FPGA tools)
```

`logic`ë¶€ì ì ˆí•œ ì¥ì†Œì— ëŒ€í•œ ì˜ˆì™¸ê°€ ìˆìŠµë‹ˆë‹¤ . ì˜ˆë¥¼ ë“¤ì–´ ì–‘ë°©í–¥( `inout`) í¬íŠ¸ì— ì—°ê²°í•˜ëŠ” ë„¤íŠ¸ëŠ” ë¡œ ì„ ì–¸í•´ì•¼ í•©ë‹ˆë‹¤ `wire`. ì´ëŸ¬í•œ ì˜ˆì™¸ëŠ” ì§§ì€ ì„¤ëª…ìœ¼ë¡œ ì •ë‹¹í™”ë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

DV(Design Verification)ê°€ 2-ìƒíƒœ ë¡œì§ì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì€ í—ˆìš©ë˜ì§€ë§Œ 4-ìƒíƒœì™€ 2-ìƒíƒœ ì‹ í˜¸ ì‚¬ì´ì˜ ëª¨ë“  ì¸í„°í˜ì´ìŠ¤ëŠ” `X`2-ìƒíƒœ ë³€ìˆ˜ë¡œ í•´ì„ë˜ê¸° ì „ì— 4-ìƒíƒœ ë„¤íŠ¸ì— ëŒ€í•œ ê²€ì‚¬ë¥¼ ì£¼ì¥í•´ì•¼ í•©ë‹ˆë‹¤.

### ë…¼ë¦¬ ëŒ€ ë¹„íŠ¸ ë‹¨ìœ„

***ë…¼ë¦¬ì  ë¹„êµì—ëŠ” ë…¼ë¦¬ì  êµ¬ì„±ì„ ì„ í˜¸í•˜ê³  ë°ì´í„°ì—ëŠ” ë¹„íŠ¸ ë‹¨ìœ„ë¥¼ ì„ í˜¸í•©ë‹ˆë‹¤.***

ë…¼ë¦¬ ì—°ì‚°ì( `!`, `||`, `&&`, `==`, `!=`)ëŠ” if ì ˆ ë° ì‚¼í•­ í• ë‹¹ê³¼ ê°™ì´ ë…¼ë¦¬(true ë˜ëŠ” false) ê°’ì„ í‰ê°€í•˜ëŠ” ëª¨ë“  êµ¬ë¬¸ì— ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤. ìŠ¤ì¹¼ë¼ì¼ì§€ë¼ë„ ëª¨ë“  ë°ì´í„° êµ¬ì„±ì— ëŒ€í•´ ë¹„íŠ¸ ì—°ì‚°ì( `~`, `|`, `&`, )ë¥¼ ì„ í˜¸í•©ë‹ˆë‹¤. `^`í‰ê°€ëœ í‘œí˜„ì‹ì´ ë…¼ë¦¬ì  ì»¨í…ìŠ¤íŠ¸ì—ì„œ ì‚¬ìš©ë˜ì–´ì•¼ í•˜ëŠ” ê²ƒì´ ë¶„ëª…í•œ ê²½ìš° ì˜ˆì™¸ê°€ ë§Œë“¤ì–´ì§ˆ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ğŸ‘

```verilog
always_ff @(posedge clk_i or negedge rst_ni) begin
  if (!rst_ni) begin
    reg_q <= '0;
  end else begin
    reg_q <= reg_d;
  end
end

always_comb begin
  if (bool_a || (bool_b && !bool_c) begin
    x = 1'b1;
  end else begin
    x = 1'b0;
end

assign z = ((bool_a != bool_b) || bool_c) ? a : b;
assign y = (a & ~b) | c;
```

ğŸ‘

```verilog
always_ff @(posedge clk_i or negedge rst_ni) begin
  if (~rst_ni) begin
    reg_q <= '0;
  end else begin
    reg_q <= reg_d;
  end
end

always_comb begin
  if (bool_a | (bool_b & ~bool_c) begin
    x = 1'b1;
  end else begin
    x = 1'b0;
end

assign z = ((bool_a ^ bool_b) | bool_c) ? a : b;
assign y = (a && !b) || c;
```

ğŸ‘

```verilog
// allowed logical assignment for boolean test
assign request_valid = !fifo_empty && data_available;

always_comb begin
  if (request_valid) begin
    output_valid = 1'b1;
  end else begin
    output_valid = 1'b0;
  end
end
```

### í¬ì¥ ì£¼ë¬¸

***ë¹„íŠ¸ ë²¡í„°ì™€ ë¬¶ìŒ ë°°ì—´ì€ ë¦¬í‹€ ì—”ë””ì•ˆì´ì–´ì•¼ í•©ë‹ˆë‹¤.***

ë¹„íŠ¸ ë²¡í„°ì™€ ë¬¶ìŒ ë°°ì—´ì„ ì„ ì–¸í•  ë•Œ ìµœìƒìœ„ ê²½ê³„(ì½œë¡ ì˜ ì™¼ìª½)ì˜ ì¸ë±ìŠ¤ëŠ” ìµœí•˜ìœ„ ê²½ê³„(ì½œë¡ ì˜ ì˜¤ë¥¸ìª½)ë³´ë‹¤ í¬ê±°ë‚˜ ê°™ì•„ì•¼ í•©ë‹ˆë‹¤.

ì´ ìŠ¤íƒ€ì¼ì˜ ë¹„íŠ¸ ë²¡í„° ì„ ì–¸ì€ íŒ¨í‚¹ëœ ë³€ìˆ˜ë¥¼ ë¦¬í‹€ ì—”ë””ì•ˆìœ¼ë¡œ ìœ ì§€í•©ë‹ˆë‹¤.

ì˜ˆë¥¼ ë“¤ì–´:

```verilog
typedef logic [7:0] u8_t;
logic [31:0] u32_word;
u8_t [1:0] u16_word;
u8_t byte3, byte2, byte1, byte0;
assign u16_word = {byte1, byte0};
assign u32_word = {byte3, byte2, u16_word};
```

### í¬ì¥ì„ í‘¼ ì£¼ë¬¸

***ì••ì¶•ì„ í‘¼ ë°°ì—´ì€ ë¹…ì—”ë””ì•ˆì´ì–´ì•¼ í•©ë‹ˆë‹¤.***

ì••ì¶•ì„ í‘¼ ë°°ì—´ì„ ë¹…ì—”ë””ì•ˆ ë°©ì‹ìœ¼ë¡œ ì„ ì–¸í•©ë‹ˆë‹¤(ì˜ˆ: `[n:m]`where `n <= m`). ì••ì¶•ì„ í‘¼ ë°°ì—´ì„ ë¦¬í‹€ ì—”ë””ì•ˆ ìˆœì„œë¡œ ì„ ì–¸í•˜ì§€ ë§ˆì‹­ì‹œì˜¤(ì˜ˆ: `[size-1:0]`.

ë” ì§§ì€ í‘œê¸°ë²•ì„ ì‚¬ìš©í•˜ì—¬ 0ë¶€í„° ì‹œì‘í•˜ëŠ” ì••ì¶•ë˜ì§€ ì•Šì€ ë°°ì—´ì„ ì„ ì–¸í•©ë‹ˆë‹¤ `[size]`. `[size]`ë¹… ì—”ë””ì•ˆ ì„ ì–¸ê³¼ ë™ì¼í•œ ê²ƒìœ¼ë¡œ ì´í•´ `[0:size-1]`ë©ë‹ˆë‹¤.

```verilog
logic [15:0] word_array[3] = '{word0, word1, word2};
```

### ìœ í•œ ìƒíƒœ ê¸°ê³„

***ìƒíƒœ ë¨¸ì‹ ì€ ì—´ê±°í˜•ì„ ì‚¬ìš©í•˜ì—¬ ìƒíƒœë¥¼ ì •ì˜í•˜ê³  ë‘ ê°€ì§€ í”„ë¡œì„¸ìŠ¤ ë¸”ë¡ì¸ ì¡°í•© ë¸”ë¡ê³¼ í´ë¡ ë¸”ë¡ìœ¼ë¡œ êµ¬í˜„ë©ë‹ˆë‹¤.***

ëª¨ë“  ìƒíƒœ ë¨¸ì‹  ì„¤ëª…ì—ëŠ” ì„¸ ë¶€ë¶„ì´ ìˆìŠµë‹ˆë‹¤.

1. ìƒíƒœë¥¼ ì„ ì–¸í•˜ê³  ì„¤ëª…í•˜ëŠ” ì—´ê±°í˜•ì…ë‹ˆë‹¤.
2. ìƒíƒœë¥¼ ë””ì½”ë”©í•˜ì—¬ ë‹¤ìŒ ìƒíƒœ ë° ê¸°íƒ€ ì¡°í•© ì¶œë ¥ì„ ìƒì„±í•˜ëŠ” ì¡°í•© í”„ë¡œì„¸ìŠ¤ ë¸”ë¡.
3. ë‹¤ìŒ ìƒíƒœì—ì„œ ìƒíƒœë¥¼ ì—…ë°ì´íŠ¸í•˜ëŠ” í´ëŸ­ í”„ë¡œì„¸ìŠ¤ ë¸”ë¡.

*ìƒíƒœ ì—´ê±°*

ìƒíƒœ ë¨¸ì‹ ì˜ enum ë¬¸ì€ ìƒíƒœ ë¨¸ì‹ ì˜ ê° ìƒíƒœë¥¼ ë‚˜ì—´í•´ì•¼ í•©ë‹ˆë‹¤. ìƒíƒœë¥¼ ì„¤ëª…í•˜ëŠ” ì£¼ì„ì€ ì•„ë˜ì˜ ì¡°í•© í”„ë¡œì„¸ìŠ¤ ë¸”ë¡ì—ì„œ case ë¬¸ìœ¼ë¡œ ì—°ê¸°ë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

[ìƒíƒœëŠ” ë‹¤ë¥¸ ì—´ê±° ìƒìˆ˜](https://github.com/ParkDongho/style-guides/blob/master/VerilogCodingStyle.md#enumerations)`UpperCamelCase` ì™€ ë§ˆì°¬ê°€ì§€ë¡œ ì— ì´ë¦„ì„ ì§€ì •í•´ì•¼ í•©ë‹ˆë‹¤ .

íŠ¹ë³„í•œ ìƒí™©ì„ ì œì™¸í•˜ê³  ìƒíƒœ ë¨¸ì‹ ì˜ ì´ˆê¸° ìœ íœ´ ìƒíƒœëŠ” `Idle`ë˜ëŠ” ë¡œ ì§€ì • `StIdle`ë©ë‹ˆë‹¤. (ëª…í™•ì„±ì„ í–¥ìƒì‹œí‚¤ëŠ” ê²½ìš° ëŒ€ì²´ ì´ë¦„ì„ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.)

ì´ìƒì ìœ¼ë¡œ ê° ëª¨ë“ˆì—ëŠ” í•˜ë‚˜ì˜ ìƒíƒœ ë¨¸ì‹ ë§Œ í¬í•¨ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. ëª¨ë“ˆì— ë‘˜ ì´ìƒì˜ ìƒíƒœ ë¨¸ì‹ ì´ í•„ìš”í•œ ê²½ìš° ê° ìƒíƒœ ë¨¸ì‹ ì˜ ìƒíƒœì— ê³ ìœ í•œ ì ‘ë‘ì‚¬(ë˜ëŠ” ì ‘ë¯¸ì‚¬)ë¥¼ ì¶”ê°€í•˜ì—¬ ì–´ë–¤ ìƒíƒœê°€ ì–´ë–¤ ìƒíƒœ ë¨¸ì‹ ê³¼ ì—°ê²°ë˜ì–´ ìˆëŠ”ì§€ êµ¬ë³„í•´ì•¼ í•©ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´, "íŒë…ê¸°" ê¸°ê³„ì™€ "ì‘ì„±ê¸°" ê¸°ê³„ê°€ ìˆëŠ” ëª¨ë“ˆì€ `StRdIdle`ìƒíƒœì™€ ìƒíƒœë¥¼ ê°€ì§ˆ ìˆ˜ ìˆìŠµë‹ˆë‹¤ `StWrIdle`.

*êµ­ê°€ì˜ ì¡°í•© í•´ë…*

ì¡°í•© í”„ë¡œì„¸ìŠ¤ ë¸”ë¡ì—ëŠ” ë‹¤ìŒì´ í¬í•¨ë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

- ìƒíƒœë¥¼ ë””ì½”ë”©í•˜ì—¬ ë‹¤ìŒ ìƒíƒœ ë° ì¡°í•© ì¶œë ¥ì„ ìƒì„±í•˜ëŠ” case ë¬¸. ëª…í™•ì„±ì„ ìœ„í•´ ì¶œë ¥ ê°’ì´ ê¸°ë³¸ê°’ì—ì„œ ë²—ì–´ë‚˜ëŠ” ê²½ìš°ì—ë§Œ ì½”ë”©í•´ì•¼ í•©ë‹ˆë‹¤.
- case ë¬¸ ì•ì— "ë‹¤ìŒ ìƒíƒœ"ë¥¼ í¬í•¨í•˜ì—¬ ëª¨ë“  ì¡°í•© ì¶œë ¥ì— ëŒ€í•œ ê¸°ë³¸ê°’ì„ ì •ì˜í•˜ëŠ” ì½”ë“œ ë¸”ë¡ì´ ìˆì–´ì•¼ í•©ë‹ˆë‹¤.
- "ë‹¤ìŒ ìƒíƒœ" ë³€ìˆ˜ì˜ ê¸°ë³¸ê°’ì€ í˜„ì¬ ìƒíƒœì—¬ì•¼ í•©ë‹ˆë‹¤. ìƒíƒœë¥¼ ë””ì½”ë”©í•˜ëŠ” case ë¬¸ì€ ìƒíƒœ ê°„ ì „í™˜ ì‹œ "ë‹¤ìŒ ìƒíƒœ"ì—ë§Œ í• ë‹¹í•©ë‹ˆë‹¤.
- case ë¬¸ ë‚´ì—ì„œ ê° ìƒíƒœ ëŒ€ì•ˆ ì•ì—ëŠ” ìƒíƒœ ì‹œìŠ¤í…œ ë‚´ì—ì„œ í•´ë‹¹ ìƒíƒœì˜ ê¸°ëŠ¥ì„ ì„¤ëª…í•˜ëŠ” ì£¼ì„ì´ ìˆì–´ì•¼ í•©ë‹ˆë‹¤.

*ì£¼ì •ë¶€ ë“±ë¡ë¶€*

ì´ ê³¼ì •ì—ì„œ ë¦¬ì…‹ì„ ì œì™¸í•œ ì–´ë– í•œ ë¡œì§ë„ ìˆ˜í–‰ë˜ì–´ì„œëŠ” ì•ˆ ëœë‹¤. ìƒíƒœ ë³€ìˆ˜ëŠ” "ë‹¤ìŒ ìƒíƒœ" ë³€ìˆ˜ì˜ ê°’ì„ ë˜ì¹˜í•´ì•¼ í•©ë‹ˆë‹¤.

*ê¸°íƒ€ ì§€ì¹¨*

ê°€ëŠ¥í•˜ë©´ ì´ë¦„ ì‹œì‘ ë¶€ë¶„ì—ì„œ ë‹¤ë¥¸ ìƒíƒœ ì´ë¦„ì„ ì„ íƒí•˜ì—¬ íŒŒí˜• ì¶”ì ì„ ë³¼ ë•Œ ì½ê¸° ì‰½ê²Œ ë§Œë“œì‹­ì‹œì˜¤.

*ì˜ˆì‹œ*

ğŸ‘

```verilog
// Define the states
typedef enum {
  StIdle, StFrameStart, StDynInstrRead, StBandCorr, StAccStoreWrite, StBandEnd
} alcor_state_e;

alcor_state_e alcor_state_d, alcor_state_q;

// Combinational decode of the state
always_comb begin
  alcor_state_d = alcor_state_q;
  foo = 1'b0;
  bar = 1'b0;
  bum = 1'b0;
  unique case (alcor_state_q)
    // StIdle: waiting for frame_start
    StIdle:
      if (frame_start) begin
        foo = 1'b1;
        alcor_state_d = StFrameStart;
      end
    // StFrameStart: Reset accumulators
    StFrameStart: begin
      // ... etc ...
    end
    // may be empty or used to catch parasitic states
    default: alcor_state_d = StIdle;
  endcase
end

// Register the state
always_ff @(posedge clk or negedge rst_n) begin
  if (!rst_n) begin
    alcor_state_q <= StIdle;
  end else begin
    alcor_state_q <= alcor_state_d;
  end
end
```

### ì•¡í‹°ë¸Œ-ë¡œìš° ì‹ í˜¸

***ì ‘ë¯¸ì‚¬ ëŠ” `_n`ì•¡í‹°ë¸Œ ë¡œìš° ì‹ í˜¸ë¥¼ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤.***

`_n`ì•¡í‹°ë¸Œ ë¡œìš° ì‹ í˜¸ë¥¼ ì‚¬ìš©í•˜ëŠ” ê²½ìš° ì´ë¦„ì— ì ‘ë¯¸ì‚¬ê°€ ìˆì–´ì•¼ í•©ë‹ˆë‹¤ . ê·¸ë ‡ì§€ ì•Šìœ¼ë©´ ëª¨ë“  ì‹ í˜¸ëŠ” í™œì„±-í•˜ì´ë¡œ ê°„ì£¼ë©ë‹ˆë‹¤.

### ì°¨ë™ ìŒ

***ì°¨ë™ ìŒì„ ë‚˜íƒ€ë‚´ ë ¤ë©´ `_p`ë° ì ‘ë¯¸ì‚¬ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤.`_n`***

ì˜ˆë¥¼ ë“¤ì–´, ì°¨ë™ ìŒ ì„¸íŠ¸ `in_p`ë¥¼ êµ¬ì„±í•©ë‹ˆë‹¤.`in_n`

### ì§€ì—°

***`_q`ë‹¨ì¼ í´ë¡ ì£¼ê¸°ë§Œí¼ ì§€ì—°ëœ ì‹ í˜¸ëŠ” ì ‘ë¯¸ì‚¬ ë¡œ ëë‚˜ì•¼ í•©ë‹ˆë‹¤ .***

í•œ ì‹ í˜¸ê°€ ë‹¤ë¥¸ ì‹ í˜¸ì˜ ì§€ì—°ëœ ë²„ì „ì¼ ê²½ìš° `_q`ì´ ê´€ê³„ë¥¼ ë‚˜íƒ€ë‚´ê¸° ìœ„í•´ ì ‘ë¯¸ì‚¬ë¥¼ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.

ë‹¤ë¥¸ ì‹ í˜¸ê°€ ë‹¤ë¥¸ í´ë¡ ì£¼ê¸°ì— ì˜í•´ ì§€ì—°ë˜ë©´ ë‹¤ìŒ ì‹ í˜¸ëŠ” `_q2`ì ‘ë¯¸ì‚¬ ë¡œ ì‹ë³„ë˜ì–´ì•¼ í•˜ëŠ” ì‹ìœ¼ë¡œ `_q3`ê³„ì†ë©ë‹ˆë‹¤.

ì˜ˆì‹œ:

```verilog
always_ff @(posedge clk) begin
  data_valid_q <= data_valid_d;
  data_valid_q2 <= data_valid_q;
  data_valid_q3 <= data_valid_q2;
end
```

### íŒ¨í‚¤ì§€ì˜ ì™€ì¼ë“œì¹´ë“œ ê°€ì ¸ì˜¤ê¸°

ì™€ì¼ë“œì¹´ë“œ ê°€ì ¸ì˜¤ê¸° êµ¬ë¬¸, ì˜ˆ `import ip_pkg::*;`ë¥¼ ë“¤ì–´ íŒ¨í‚¤ì§€ê°€ í•´ë‹¹ íŒ¨í‚¤ì§€ë¥¼ ì‚¬ìš©í•˜ëŠ” ëª¨ë“ˆê³¼ ë™ì¼í•œ IPì˜ ì¼ë¶€ì¸ ê²½ìš°ì—ë§Œ í—ˆìš©ë©ë‹ˆë‹¤. ì™€ì¼ë“œì¹´ë“œ import ë¬¸ì€ ëª¨ë“ˆ í—¤ë” ë˜ëŠ” ëª¨ë“ˆ ë³¸ë¬¸ì— ë°°ì¹˜í•´ì•¼ í•©ë‹ˆë‹¤.

ğŸ‘

```verilog
// mod_a_pkg.sv and mod_a.sv are in the same IP.
// Packages can be imported in the module declaration if access to
// unqualified types is needed in the port list.

// mod_a_pkg.sv
package mod_a_pkg;

  typedef struct packed {
    ...
  } a_req_t;
endpackage

// mod_a.sv
module mod_a
  import mod_a_pkg::*;
(
  ...
  a_req_t a_req,
  ...
);

endmodule
```

ğŸ‘

```verilog
// mod_a
module mod_a ();

  // mod_a_pkg.sv and mod_a.sv are in the same IP.
  import mod_a_pkg::*;

  ...

  a_req_t a_req;

endmodule
```

ìœ„ì˜ ê²½ìš° ì™¸ì—ëŠ” ì™€ì¼ë“œì¹´ë“œ ê°€ì ¸ì˜¤ê¸°ê°€ í—ˆìš©ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤. `mod_a` ì˜ˆë¥¼ ë“¤ì–´, ì•„ë˜ ì˜ˆì œ ëŠ” ì†ŒìŠ¤ ëª©ë¡ì— ì´ì–´ì§€ëŠ” ëª¨ë“ˆì—ì„œ ì´ë¦„ ì¶©ëŒì„ ìƒì„±í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤ .

ğŸ‘

```verilog
// mod_a.sv
import mod_a_pkg::*; // not allowed: imported to $root scope.

module mod_a ();

endmodule
```

ë‹¤ë¥¸ ë‚˜ìœ ì˜ˆ:

ğŸ‘

```verilog
// wildcard import for other packages outside of the IP
module mod_a import mod_b_pkg::*; ();
```

ğŸ‘

```verilog
module mod_a ();

  // not allowed: wildcard import of a package from a different IP
  import mod_b_pkg::*;

endmodule
```

### ì–´ì„¤ì…˜ ë§¤í¬ë¡œ

ê¸°ëŠ¥ì  ì •í™•ì„±ì„ í™•ì¸í•˜ê³  ìœ íš¨í•˜ì§€ ì•Šì€ ì¡°ê±´ì— í”Œë˜ê·¸ë¥¼ ì§€ì •í•˜ê¸° ìœ„í•´ ì„¤ê³„ ì „ë°˜ì— ê±¸ì³ SystemVerilog ì£¼ì¥(SVA)ì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤. ìƒì‚°ì„±ì„ ë†’ì´ê³  ì–´ì„¤ì…˜ì„ ì§§ê³  ê°„ê²°í•˜ê²Œ ìœ ì§€í•˜ê¸° ìœ„í•´ ë‹¤ìŒ ì–´ì„¤ì…˜ ë§¤í¬ë¡œë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

```verilog
// immediate assertion, to be placed within a process.
`ASSERT_I(<name>, <property>)
// immediate assertion wrapped within an initial block. can be used for things
// like parameter checking.
`ASSERT_INIT(<name>, <property>)
// concurrent assertion to be used for functional assertions.
`ASSERT(<name>, <property>, <clk>, <reset condition>)
// concurrent assertion that checks that a signal has a known value after reset
// (i.e. that the signal is not `X`).
`ASSERT_KNOWN(<name>, <signal>, <clk>, <reset condition>)
```

ì´ëŸ¬í•œ ë§¤í¬ë¡œì˜ êµ¬í˜„(ë‹¤ë¥¸ ìœ ìš©í•œ ë³€í˜• í¬í•¨)ì€ [https://github.com/ParkDongho/opentitan/blob/master/hw/ip/prim/rtl/prim_assert.sv ì—ì„œ ì°¾ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤.](https://github.com/ParkDongho/opentitan/blob/master/hw/ip/prim/rtl/prim_assert.sv)

#### ë³´ì•ˆ í¬ë¦¬í‹°ì»¬ ì• í”Œë¦¬ì¼€ì´ì…˜ì— ëŒ€í•œ ì°¸ê³  ì‚¬í•­

ë³´ì•ˆì— ì¤‘ìš”í•œ ì‘ìš© í”„ë¡œê·¸ë¨ì˜ ê²½ìš° ì¼€ì´ìŠ¤ ë¬¸ ë° ì‚¼í•­ì„ ë³´í˜¸í•˜ëŠ” ê²ƒê³¼ ê´€ë ¨ëœ ì–´ì„¤ì…˜ ë§¤í¬ë¡œì˜ ì´ë¦„ì€ ì ‘ë¯¸ì‚¬ë¡œ `_SEC`. ì´ë¥¼ í†µí•´ ì„¤ê³„ í”„ë¡œì„¸ìŠ¤ì˜ ë‚˜ì¤‘ ë‹¨ê³„ì—ì„œ ì´ëŸ¬í•œ ëª…ë ¹ë¬¸ì˜ ë³´ì•ˆ ê´€ë ¨ ì‚¬í›„ ì²˜ë¦¬ê°€ ê°€ëŠ¥í•©ë‹ˆë‹¤. ê¸°ëŠ¥ ë©´ì—ì„œ ì´ëŸ¬í•œ ë§¤í¬ë¡œëŠ” ì›ë˜ ì£¼ì¥ê³¼ ë™ì¼í•´ì•¼ í•©ë‹ˆë‹¤. ì¦‰,

```verilog
`define ASSERT_SEC `ASSERT
`define ASSERT_I_SEC `ASSERT_I
`define ASSERT_KNOWN_SEC `ASSERT_KNOWN
```

ë” ë§ì€ ë³´ì•ˆ ì£¼ì¥ ë° ì½”ë”© ìŠ¤íƒ€ì¼ ì§€ì¹¨ì€ ê³§ ë³„ë„ì˜ ë¬¸ì„œì—ì„œ ì œê³µë  ì˜ˆì •ì…ë‹ˆë‹¤.

## ë¶€ë¡ - ì••ì¶• ìŠ¤íƒ€ì¼ ê°€ì´ë“œ

ì´ê²ƒì€ Comportable ìŠ¤íƒ€ì¼ ê°€ì´ë“œì— ëŒ€í•œ ê°„ëµí•œ ìš”ì•½ì…ë‹ˆë‹¤. ì„¤ëª… ì˜ˆ ë° ì˜ˆì™¸ëŠ” ë³¸ë¬¸ì„ ì°¸ì¡°í•˜ì‹­ì‹œì˜¤.

### ê¸°ë³¸ ìŠ¤íƒ€ì¼ ìš”ì†Œ

- SystemVerilog-2012 ê·œì¹™, module.svë¡œ ëª…ëª…ëœ íŒŒì¼, ëª¨ë“ˆë‹¹ í•˜ë‚˜ì˜ íŒŒì¼ ì‚¬ìš©
- ASCIIë§Œ ê°€ëŠ¥, í•œ ì¤„ ì— **100** ì, íƒ­ **ì—†ìŒ , ëª¨ë“  ìŒì„ ì´ë£¨ëŠ” í‚¤ì›Œë“œì— ëŒ€í•´ ë“¤ì—¬ì“°ê¸°ë‹¹** **2ê°œì˜** ê³µë°±.
- C++ ìŠ¤íƒ€ì¼ ì£¼ì„`//`
- í•œ ì¤„ì— ì—¬ëŸ¬ í•­ëª©ì´ ìˆëŠ” ê²½ìš° **í•œ** ê³µë°±ì€ ì‰¼í‘œì™€ ë‹¤ìŒ ë¬¸ìë¥¼ êµ¬ë¶„í•´ì•¼ í•©ë‹ˆë‹¤.
- í‚¤ì›Œë“œ ë° ì´í•­ ì—°ì‚°ì ì£¼ìœ„ì— **ê³µë°±** í¬í•¨
- ì¼€ì´ìŠ¤ í•­ëª©ê³¼ ì½œë¡ , í•¨ìˆ˜/íƒœìŠ¤í¬/ë§¤í¬ë¡œ í˜¸ì¶œ ë° ì—¬ëŠ” ê´„í˜¸ ì‚¬ì´ì— ê³µë°± **ì—†ìŒ**
- **ì¤„ ë°”ê¿ˆì€ 4** ì¹¸ ë“¤ì—¬ì“°ê¸°ë¥¼ í•´ì•¼ í•©ë‹ˆë‹¤.
- `begin`ì•ì˜ í‚¤ì›Œë“œì™€ ê°™ì€ ì¤„ì— ìˆì–´ì•¼ í•˜ê³  ì¤„ì„ ëë‚´ì•¼ í•©ë‹ˆë‹¤.
- `end`ìƒˆ ì¤„ì„ ì‹œì‘í•´ì•¼ í•©ë‹ˆë‹¤

### êµ¬ì„± ì´ë¦„ ì§€ì •

- ì¸ìŠ¤í„´ìŠ¤ ì´ë¦„, ì‹ í˜¸, ì„ ì–¸, ë³€ìˆ˜, ìœ í˜•ì— **lower_snake_case** ì‚¬ìš©
- ì¡°ì • ê°€ëŠ¥í•œ ë§¤ê°œë³€ìˆ˜, ì—´ê±°ëœ ê°’ ì´ë¦„ì— **UpperCamelCase** ì‚¬ìš©
- **ìƒìˆ˜ì— ALL_CAPS** ë¥¼ ì‚¬ìš© í•˜ê³  ë§¤í¬ë¡œë¥¼ ì •ì˜í•©ë‹ˆë‹¤.
- ë©”ì¸ í´ëŸ­ ì‹ í˜¸ì˜ ì´ë¦„ì€ `clk`. ëª¨ë“  í´ëŸ­ ì‹ í˜¸ëŠ” ë‹¤ìŒìœ¼ë¡œ ì‹œì‘í•´ì•¼ í•©ë‹ˆë‹¤.`clk_`
- ì¬ì„¤ì • ì‹ í˜¸ëŠ” **í™œì„±-ë‚®ìŒ** ë° **ë¹„ë™ê¸°ì‹** ì´ë©° ê¸°ë³¸ ì´ë¦„ì€ ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤.`rst_n`
- ì‹ í˜¸ ì´ë¦„ì€ ì„¤ëª…ì ì´ì–´ì•¼ í•˜ë©° ê³„ì¸µ ì „ì²´ì—ì„œ ì¼ê´€ë˜ì–´ì•¼ í•©ë‹ˆë‹¤.

### ì‹ í˜¸ ë° ìœ í˜•ì— ëŒ€í•œ ì ‘ë¯¸ì‚¬

- `_i`ëª¨ë“ˆ ì…ë ¥, `_o`ëª¨ë“ˆ ì¶œë ¥ ë˜ëŠ” `_io`ì–‘ë°©í–¥ ëª¨ë“ˆ ì‹ í˜¸ì— ì¶”ê°€
- ë“±ë¡ëœ ì‹ í˜¸ì˜ ì…ë ¥(ë‹¤ìŒ ìƒíƒœ)ì—ëŠ” ì ‘ë¯¸ì‚¬ ê°€ ìˆì–´ì•¼ `_d`í•˜ê³  ì¶œë ¥ ì€ ë‹¤ìŒê³¼ ê°™ì•„ì•¼ í•©ë‹ˆë‹¤.`_q`
- ì‹ í˜¸ì˜ íŒŒì´í”„ë¼ì¸ ë²„ì „ì€ ì§€ì—° ì‹œê°„ì„ ë°˜ì˜í•˜ë„ë¡ , ë“± ìœ¼ë¡œ ì´ë¦„ `_q2`ì„ ì§€ì •í•´ì•¼ í•©ë‹ˆë‹¤.`_q3`
- í™œì„± ë¡œìš° ì‹ í˜¸ëŠ” ë¥¼ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤ `_n`. ì°¨ë™ ì‹ í˜¸ë¥¼ ì‚¬ìš©í•  ë•Œ `_p`í™œì„± í•˜ì´ì— ì‚¬ìš©
- ì—´ê±°í˜•ì€ ì ‘ë¯¸ì‚¬ë¡œ ë¶™ì—¬ì•¼ í•©ë‹ˆë‹¤.`_e`
- ë‹¤ì¤‘ ì ‘ë¯¸ì‚¬ëŠ” ë¡œ êµ¬ë¶„ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤ `_`. ë¨¼ì € , , ë˜ëŠ” ë§ˆì§€ë§‰ ì— `n`ì™€ì•¼ í•©ë‹ˆë‹¤. `i``o``io`

### ì–¸ì–´ ê¸°ëŠ¥

- **ëª¨ë“ˆì— ì „ì²´ í¬íŠ¸ ì„ ì–¸ ìŠ¤íƒ€ì¼** ì„ ì‚¬ìš© í•˜ê³  ëª¨ë“  í´ëŸ­ ë° ì¬ì„¤ì •ì´ ë¨¼ì € ì„ ì–¸ë¨
- **ì¸ìŠ¤í„´ìŠ¤í™”ë¥¼ ìœ„í•´ ëª…ëª…ëœ ë§¤ê°œë³€ìˆ˜** ë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤ . ì„ ì–¸ëœ ëª¨ë“  í¬íŠ¸ê°€ ìˆì–´ì•¼ í•©ë‹ˆë‹¤.`.*`
- ìµœìƒìœ„ ë§¤ê°œë³€ìˆ˜ê°€ ``define`ì „ì—­ ë§¤ê°œë³€ìˆ˜ë³´ë‹¤ ì„ í˜¸ë©ë‹ˆë‹¤.
- ì›ì‹œ ìˆ«ì ëŒ€ì‹  ê¸°í˜¸ **ë¡œ ëª…ëª…ëœ ìƒìˆ˜ ì‚¬ìš©**
- `localparam`ì§€ì—­ ìƒìˆ˜ëŠ” ë³„ë„ì˜ **.svh** íŒŒì¼ ì— ì „ì—­ ìœ¼ë¡œ ì„ ì–¸í•´ì•¼ í•©ë‹ˆë‹¤.
- `logic``reg`ë° ë³´ë‹¤ ì„ í˜¸ë˜ë©° `wire`ëª¨ë“  ì‹ í˜¸ë¥¼ ëª…ì‹œì ìœ¼ë¡œ ì„ ì–¸í•©ë‹ˆë‹¤.
- `always_comb`, `always_ff`ë° `always_latch`_`always`
- ì¸í„°í˜ì´ìŠ¤ëŠ” ê¶Œì¥ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤.
- **ìˆœì°¨ ë…¼ë¦¬ëŠ” ë¹„ì°¨ë‹¨** í• ë‹¹ ì„ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.
- **ì¡°í•© ë¸”ë¡ì€ ì°¨ë‹¨** í• ë‹¹ ì„ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.
- ê±¸ì‡ ì˜ ì‚¬ìš©ì€ ê¶Œì¥ë˜ì§€ ì•Šìœ¼ë©° ê°€ëŠ¥í•˜ë©´ í”Œë¦½í”Œë¡­ì„ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.
- RTLì—ì„œ í• ë‹¹ì„ ì‚¬ìš© `X`í•˜ì§€ ì•ŠëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤. ëŒ€ì‹  SVAë¥¼ ì‚¬ìš©í•˜ì—¬ ì˜ëª»ëœ ë™ì‘ì„ í™•ì¸í•˜ì‹­ì‹œì˜¤.
- `assign`ê°€ëŠ¥í•œ í•œ ì§„ìˆ ì„ ì„ í˜¸ í•©ë‹ˆë‹¤.
- ì¼€ì´ìŠ¤ ë¥¼ ì‚¬ìš© `unique case`í•˜ê³  í•­ìƒ ì •ì˜`default`
- ë¶€í˜¸ ìˆëŠ” ì‚°ìˆ ì´ ì‚¬ìš©ë˜ëŠ” ê³³ë§ˆë‹¤ ì‚¬ìš© ê°€ëŠ¥í•œ ë¶€í˜¸ ìˆëŠ” ì‚°ìˆ  êµ¬ì¡°ë¥¼ ì‚¬ìš©í•˜ì‹­ì‹œì˜¤.
- ì¸ì‡„í•  ë•Œ ì´ì§„ìˆ˜ì™€ 16ì§„ìˆ˜ì˜ ì ‘ë‘ì‚¬ë¡œ `0b`and ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. ëª…í™•ì„±ì„ ìœ„í•´ `0x`ì‚¬ìš© `_`
- ë…¼ë¦¬ì  ë¹„êµì—ëŠ” ë…¼ë¦¬ì  êµ¬ì¡°(ie `||`)ë¥¼ ì‚¬ìš©í•˜ê³  ë°ì´í„° ë¹„êµì—ëŠ” ë¹„íŠ¸ ë‹¨ìœ„(ie `|`)ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤.
- ë¹„íŠ¸ ë²¡í„°ì™€ íŒ¨í‚¹ëœ ë°°ì—´ì€ ë¦¬í‹€ ì—”ë””ì•ˆì´ì–´ì•¼ í•˜ê³  ì••ì¶•ë˜ì§€ ì•Šì€ ë°°ì—´ì€ ë¹… ì—”ë””ì•ˆì´ì–´ì•¼ í•©ë‹ˆë‹¤.
- FSM: ìƒíƒœ ë ˆì§€ìŠ¤í„°ì— ëŒ€í•œ í”„ë¡œì„¸ìŠ¤ì—ì„œ ë¦¬ì…‹ì„ ì œì™¸í•œ **ì–´ë–¤ ë¡œì§ ë„ ìˆ˜í–‰ë˜ì–´ì„œëŠ” ì•ˆ ë¨**
- ì¡°í•© í”„ë¡œì„¸ìŠ¤ëŠ” ë¨¼ì € í”„ë¡œì„¸ìŠ¤ ì˜ ëª¨ë“  ì¶œë ¥ì— ëŒ€í•œ **ê¸°ë³¸ê°’ ì„ ì •ì˜í•´ì•¼ í•©ë‹ˆë‹¤.**
- ë‹¤ìŒ ìƒíƒœ ë³€ìˆ˜ì˜ ê¸°ë³¸ê°’ì€ í˜„ì¬ ìƒíƒœì—¬ì•¼ í•©ë‹ˆë‹¤.
