
*** Running vivado
    with args -log design_1_floating_point_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_floating_point_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_floating_point_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.344 ; gain = 237.977 ; free physical = 7353 ; free virtual = 27145
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_0_1' [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_1/synth/design_1_floating_point_0_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_0_1' (12#1) [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_1/synth/design_1_floating_point_0_1.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.820 ; gain = 315.453 ; free physical = 7243 ; free virtual = 27036
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.820 ; gain = 315.453 ; free physical = 7245 ; free virtual = 27039
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1672.074 ; gain = 0.004 ; free physical = 7894 ; free virtual = 27688
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.074 ; gain = 736.707 ; free physical = 7711 ; free virtual = 27504
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.074 ; gain = 736.707 ; free physical = 7711 ; free virtual = 27504
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.074 ; gain = 736.707 ; free physical = 7711 ; free virtual = 27504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1672.074 ; gain = 736.707 ; free physical = 7684 ; free virtual = 27477
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1672.078 ; gain = 736.711 ; free physical = 7662 ; free virtual = 27455
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1845.168 ; gain = 909.801 ; free physical = 7274 ; free virtual = 27068
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1855.180 ; gain = 919.812 ; free physical = 7265 ; free virtual = 27059
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.203 ; gain = 930.836 ; free physical = 7252 ; free virtual = 27046
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.207 ; gain = 930.840 ; free physical = 7205 ; free virtual = 26999
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.207 ; gain = 930.840 ; free physical = 7205 ; free virtual = 26999
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.207 ; gain = 930.840 ; free physical = 7205 ; free virtual = 26999
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.207 ; gain = 930.840 ; free physical = 7205 ; free virtual = 26999
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.207 ; gain = 930.840 ; free physical = 7204 ; free virtual = 26997
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.207 ; gain = 930.840 ; free physical = 7204 ; free virtual = 26997

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     9|
|2     |LUT3  |    70|
|3     |LUT4  |    38|
|4     |LUT5  |     8|
|5     |LUT6  |    24|
|6     |MUXCY |    42|
|7     |FDE   |     5|
|8     |FDRE  |   151|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.207 ; gain = 930.840 ; free physical = 7203 ; free virtual = 26997
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1892.207 ; gain = 840.328 ; free physical = 7042 ; free virtual = 26835
