{{1 IN Src_rsc_singleport_data_out 0 INOUT clk 2.410} {2 INOUT Comp_rsc_singleport_data_out 0 INOUT clk 2.314} {0 INOUT start 0 INOUT clk 3.995}} {{0 INOUT clk 0 INOUT clk 232.615}} {{0 INOUT clk 1 IN Src_rsc_singleport_addr 0.813} {0 INOUT clk 1 IN Src_rsc_singleport_re 3.554} {0 INOUT clk 2 INOUT Comp_rsc_singleport_data_in 3.967} {0 INOUT clk 2 INOUT Comp_rsc_singleport_addr 2.640} {0 INOUT clk 2 INOUT Comp_rsc_singleport_re 6.148} {0 INOUT clk 2 INOUT Comp_rsc_singleport_we 5.689} {0 INOUT clk 3 OUT Vga_rsc_singleport_data_in 2.049} {0 INOUT clk 3 OUT Vga_rsc_singleport_addr 0.871} {0 INOUT clk 3 OUT Vga_rsc_singleport_we 3.554} {0 INOUT clk 0 INOUT done 1.108} {0 INOUT clk 5 OUT Main_Only_Comp_Decomp_Main_Fonction_return_rsc_z 0.811} {0 INOUT clk 1 IN Src_triosy_lz 1.665} {0 INOUT clk 2 INOUT Comp_triosy_lz 1.665} {0 INOUT clk 3 OUT Vga_triosy_lz 1.665} {0 INOUT clk 4 IN nblevels_triosy_lz 1.665} {0 INOUT clk 5 OUT Main_Only_Comp_Decomp_Main_Fonction_return_triosy_lz 1.108}} {{0 INOUT start 1 IN Src_rsc_singleport_re 2.013} {0 INOUT start 2 INOUT Comp_rsc_singleport_re 2.013} {0 INOUT start 2 INOUT Comp_rsc_singleport_we 2.013} {0 INOUT start 3 OUT Vga_rsc_singleport_we 2.013}} {}
