library ieee;
use ieee.std_logic_1164.all;

entity TopLevel is
  -- Total de bits das entradas e saidas
  generic ( larguraDados : natural := 8;
        larguraEnderecos : natural := 9;
        simulacao : boolean := TRUE -- para gravar na placa, altere de TRUE para FALSE
  );
  port   (
    CLOCK_50 : in std_logic;
    KEY: in std_logic_vector(3 downto 0);
    SW: in std_logic_vector(9 downto 0);
    PC_OUT: out std_logic_vector(larguraEnderecos-1 downto 0);
    LEDR  : out std_logic_vector(9 downto 0);
	 HEX0 : out std_logic_vector (6 downto 0);
	 HEX1 : out std_logic_vector (6 downto 0);
	 HEX2 : out std_logic_vector (6 downto 0);
	 HEX3 : out std_logic_vector (6 downto 0);
	 HEX4 : out std_logic_vector (6 downto 0);
	 HEX5 : out std_logic_vector (6 downto 0)
  );
end entity;


end architecture;

architecture arquitetura of Processador is
