unsigned long F_1 ( int V_1 )\r\n{\r\nreturn V_2 [ V_1 ] . V_3 - V_2 [ V_1 ] . V_4 + 1 ;\r\n}\r\nT_1 F_2 ( unsigned long V_5 )\r\n{\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < V_7 ; ++ V_6 )\r\nif ( V_5 >= V_2 [ V_6 ] . V_4 && V_5 < V_2 [ V_6 ] . V_3 )\r\nreturn V_2 [ V_6 ] . V_8 + ( V_5 - V_2 [ V_6 ] . V_4 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned long F_3 ( T_1 V_9 )\r\n{\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < V_7 ; ++ V_6 )\r\nif ( V_9 >= V_2 [ V_6 ] . V_8\r\n&& V_9 < ( V_2 [ V_6 ] . V_3 - V_2 [ V_6 ] . V_4 )\r\n+ V_2 [ V_6 ] . V_8 )\r\nreturn V_2 [ V_6 ] . V_4 + ( V_9 - V_2 [ V_6 ] . V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_4 ( int V_10 , unsigned long V_11 , T_1 V_8 ,\r\nunsigned long V_12 , unsigned long V_13 , unsigned int V_14 )\r\n{\r\nunsigned int V_15 ;\r\nV_15 = F_5 ( V_12 ) - 10 ;\r\n#ifdef F_6\r\nif ( ( V_13 & V_16 ) == 0 )\r\nV_13 |= V_17 ;\r\n#endif\r\nV_18 [ V_10 ] . V_19 = F_7 ( 1 ) | F_8 ( V_10 ) | F_9 ( V_10 + 1 ) ;\r\nV_18 [ V_10 ] . V_20 = V_21 | V_22 | F_10 ( V_15 ) | F_11 ( V_14 ) ;\r\nV_18 [ V_10 ] . V_23 = V_11 & V_24 ;\r\nV_18 [ V_10 ] . V_23 |= ( V_13 & V_25 ) ? V_26 : 0 ;\r\nV_18 [ V_10 ] . V_23 |= ( V_13 & V_16 ) ? V_27 : 0 ;\r\nV_18 [ V_10 ] . V_23 |= ( V_13 & V_17 ) ? V_28 : 0 ;\r\nV_18 [ V_10 ] . V_23 |= ( V_13 & V_29 ) ? V_30 : 0 ;\r\nV_18 [ V_10 ] . V_23 |= ( V_13 & V_31 ) ? V_32 : 0 ;\r\nV_18 [ V_10 ] . V_33 = ( V_8 & V_34 ) | V_35 | V_36 ;\r\nV_18 [ V_10 ] . V_33 |= ( ( V_13 & V_37 ) ? V_38 : 0 ) ;\r\nif ( F_12 ( V_39 ) )\r\nV_18 [ V_10 ] . V_40 = ( V_41 ) V_8 >> 32 ;\r\nif ( F_13 ( V_13 ) ) {\r\nV_18 [ V_10 ] . V_33 |= V_42 | V_43 ;\r\nV_18 [ V_10 ] . V_33 |= ( ( V_13 & V_37 ) ? V_44 : 0 ) ;\r\n}\r\nV_2 [ V_10 ] . V_4 = V_11 ;\r\nV_2 [ V_10 ] . V_3 = V_11 + V_12 - 1 ;\r\nV_2 [ V_10 ] . V_8 = V_8 ;\r\nF_14 ( V_10 ) ;\r\n}\r\nunsigned long F_15 ( unsigned long V_45 , unsigned long V_11 ,\r\nT_1 V_8 )\r\n{\r\nunsigned int V_46 = F_5 ( V_45 ) ;\r\nunsigned int V_47 = F_16 ( V_11 | V_8 ) ;\r\nunsigned long V_48 ;\r\nif ( ( F_17 ( V_49 ) & V_50 ) == V_51 ) {\r\nV_48 = ( ( F_17 ( V_52 ) >> 16 ) & 0xf ) * 2 + 10 ;\r\nV_46 &= ~ 1U ;\r\nV_47 &= ~ 1U ;\r\n} else {\r\nV_48 = F_5 ( F_17 ( V_53 ) ) + 10 ;\r\n}\r\nif ( V_46 > V_47 )\r\nV_46 = V_47 ;\r\nif ( V_46 > V_48 )\r\nV_46 = V_48 ;\r\nreturn 1UL << V_46 ;\r\n}\r\nstatic unsigned long F_18 ( T_1 V_8 , unsigned long V_11 ,\r\nunsigned long V_45 , int V_54 )\r\n{\r\nint V_55 ;\r\nunsigned long V_56 = 0 ;\r\nfor ( V_55 = 0 ; V_45 && V_55 < V_54 ; V_55 ++ ) {\r\nunsigned long V_57 ;\r\nV_57 = F_15 ( V_45 , V_11 , V_8 ) ;\r\nF_4 ( V_55 , V_11 , V_8 , V_57 , V_58 , 0 ) ;\r\nV_45 -= V_57 ;\r\nV_56 += V_57 ;\r\nV_11 += V_57 ;\r\nV_8 += V_57 ;\r\n}\r\nV_7 = V_55 ;\r\n#ifdef F_19\r\nF_20 () -> V_59 . V_60 = V_55 ;\r\nF_20 () -> V_59 . V_61 = F_17 ( V_52 ) & V_62 ;\r\nF_20 () -> V_59 . V_63 = V_55 ;\r\n#endif\r\nreturn V_56 ;\r\n}\r\nunsigned long F_21 ( unsigned long V_45 , int V_54 )\r\n{\r\nunsigned long V_11 = V_64 ;\r\nT_1 V_8 = V_65 ;\r\nreturn F_18 ( V_8 , V_11 , V_45 , V_54 ) ;\r\n}\r\nunsigned long T_2 F_22 ( unsigned long V_66 )\r\n{\r\nreturn V_2 [ V_7 - 1 ] . V_3 - V_64 + 1 ;\r\n}\r\nvoid T_2 F_23 ( void )\r\n{\r\nF_24 () ;\r\n}\r\nvoid T_2 F_25 ( void )\r\n{\r\nunsigned long V_45 ;\r\nint V_55 ;\r\nV_45 = F_26 ( ( T_1 ) V_67 , ( T_1 ) V_68 ) ;\r\nV_55 = F_27 () ;\r\nV_67 = F_21 ( V_45 , V_69 ) ;\r\nF_28 ( V_55 , 0 , 0 , 1 ) ;\r\nF_29 ( L_1 ) ;\r\nfor ( V_55 = 0 ; V_55 < V_7 - 1 ; V_55 ++ )\r\nF_30 ( L_2 , F_1 ( V_55 ) >> 20 ) ;\r\nF_30 ( L_3 , F_1 ( V_7 - 1 ) >> 20 ,\r\n( unsigned int ) ( ( V_68 - V_67 ) >> 20 ) ) ;\r\nF_31 ( V_65 + V_67 ) ;\r\n}\r\nvoid F_32 ( T_1 V_70 ,\r\nT_1 V_71 )\r\n{\r\nT_1 V_3 = V_70 + V_71 ;\r\nF_31 ( F_33 ( V_41 , V_3 , 0x04000000 ) ) ;\r\n}\r\nT_3 void T_2 F_34 ( V_41 V_72 , T_1 V_4 )\r\n{\r\nunsigned long V_73 = V_74 ;\r\nV_75 = V_4 ;\r\nif ( V_76 ) {\r\nV_77 = V_64 - V_65 ;\r\nreturn;\r\n}\r\nV_4 &= ~ 0x3ffffff ;\r\nV_73 &= ~ 0x3ffffff ;\r\nV_77 = V_73 - V_4 ;\r\nF_35 ( F_36 ( V_72 ) , NULL ) ;\r\nif ( V_4 != V_65 ) {\r\nint V_78 ;\r\nlong V_79 = V_4 - V_65 ;\r\nV_76 = 1 ;\r\nV_78 = F_27 () ;\r\nif ( V_65 > V_4 )\r\nF_21 ( 0x4000000 , V_69 ) ;\r\nelse\r\nF_18 ( V_4 , V_64 + V_79 ,\r\n0x4000000 , V_69 ) ;\r\nF_28 ( V_78 , V_79 , F_36 ( V_72 ) , 1 ) ;\r\nF_37 ( L_4 ) ;\r\n}\r\n}
