<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREFFT</name><vendor>Actel</vendor><library>DirectCore</library><version>8.1.100</version><fileSets><fileSet fileSetId="DESIGNER_FILESET"><file fileid="0"><name>constraint/CoreFFT.sdc</name><userFileType>SDC</userFileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="1"><name>rtl/in_place/vlog/test/user/bhvKit.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>rtl/in_place/vlog/core/mac_lib.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl/in_place/vlog/core/cmplx.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="4"><name>rtl/in_place/vlog/core/kit.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="5"><name>rtl/in_place/vlog/core/fftSm.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>