#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 14 15:11:31 2024
# Process ID: 21144
# Current directory: D:/Major_Project/ip_cores/imageProcessing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12900 D:\Major_Project\ip_cores\imageProcessing\imageProcessing.xpr
# Log file: D:/Major_Project/ip_cores/imageProcessing/vivado.log
# Journal file: D:/Major_Project/ip_cores/imageProcessing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Major_Project/ip_cores/imageProcessing/imageProcessing.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Major_Project/vivadoproject/imageprocessing'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Major_Project/vivadoproject/imageprocessing'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/synth/outputBuffer.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/doc/fifo_generator_v13_2_changelog.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'outputBuffer' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'outputBuffer' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: d:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v
"xvhdl --incr --relax -prj tb_vhdl.prj"
ERROR: [XSIM 43-4316] Can not find file: d:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_rfs.vhd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_i, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:1249]
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:1331]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:1332]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:1574]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:2099]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:2319]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:2486]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:2866]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:3099]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_2_CONV_VER
INFO: [VRFC 10-2458] undeclared symbol safety_ckt_rd_rst, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:4153]
INFO: [VRFC 10-2458] undeclared symbol safety_ckt_rd_rst, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:4361]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_2_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_2_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_2_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_2_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v:7793]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_2_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_2_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v" into library fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_2
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd" into library fifo_generator_v13_2_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_2_2_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_2_2_synth
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c4574c8c87934f72a030aac5d43f257a --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_2(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sim_1/new/tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sim_1/new/tb.v" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sim_1/new/tb.v" Line 83. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 14 15:19:00 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 909.602 ; gain = 17.176
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 918.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 15:23:44 2024...
