module exercise1_1(W, X, Y, Z);
output [0:3] W;
input X, Y;
input Z;
wire X1, Y1, Z1;
not G1(X1, X), G2(Y1, Y),G3(Z1, Z);
nand G4(W[0], X1, Y1, Z1),G5(W[1], X1, Y, Z1),
G6(W[2], X, Y1, Z1),G7(W[3], X, Y, Z1);

endmodule