// Seed: 1188648265
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      .id_0(1'b0), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  tri1 id_2;
  assign id_1[1] = 1;
  id_3 :
  assert property (@(posedge id_2) 1)
  else $display;
  module_0(
      id_3, id_2, id_2, id_2
  );
  wire id_4;
  wire id_5, id_6;
endmodule
