# Lab 10: Digital Controller Design

This lab focuses on designing and testing a RISC-V multicycle controller.

## Files

- `controller.tv`: Test vectors for the controller
- `controller_testbench.sv`: SystemVerilog testbench for verifying the controller implementation