Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 29 14:17:31 2024
| Host         : Jonas-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file quantumProcessor_timing_summary_routed.rpt -pb quantumProcessor_timing_summary_routed.pb -rpx quantumProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : quantumProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
SYNTH-10   Warning           Wide multiplier                                                   48          
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-18  Warning           Missing input or output delay                                     30          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (28)
7. checking multiple_clock (1781)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1781)
---------------------------------
 There are 1781 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.106    -7005.504                   2597                 6237        0.042        0.000                      0                 6237        2.000        0.000                       0                  1757  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk                          {0.000 5.000}        10.000          100.000         
  clk_100_clockGenerator     {0.000 5.000}        10.000          100.000         
  clk_200_clockGenerator     {0.000 2.500}        5.000           200.000         
  clkfbout_clockGenerator    {0.000 5.000}        10.000          100.000         
sys_clk_pin                  {0.000 5.000}        10.000          100.000         
  clk_100_clockGenerator_1   {0.000 5.000}        10.000          100.000         
  clk_200_clockGenerator_1   {0.000 2.500}        5.000           200.000         
  clkfbout_clockGenerator_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_100_clockGenerator           4.052        0.000                      0                  429        0.117        0.000                      0                  429        4.500        0.000                       0                   220  
  clk_200_clockGenerator          -9.106    -3659.780                   1123                 4237        0.113        0.000                      0                 4237        2.000        0.000                       0                  1533  
  clkfbout_clockGenerator                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_100_clockGenerator_1         4.053        0.000                      0                  429        0.117        0.000                      0                  429        4.500        0.000                       0                   220  
  clk_200_clockGenerator_1        -9.105    -3658.953                   1123                 4237        0.113        0.000                      0                 4237        2.000        0.000                       0                  1533  
  clkfbout_clockGenerator_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_200_clockGenerator    clk_100_clockGenerator         -1.415       -8.103                      7                   17        0.324        0.000                      0                   17  
clk_100_clockGenerator_1  clk_100_clockGenerator          4.052        0.000                      0                  429        0.042        0.000                      0                  429  
clk_200_clockGenerator_1  clk_100_clockGenerator         -1.415       -8.103                      7                   17        0.324        0.000                      0                   17  
clk_100_clockGenerator    clk_200_clockGenerator         -6.062    -5453.898                   2445                 3309        0.092        0.000                      0                 3309  
clk_100_clockGenerator_1  clk_200_clockGenerator         -6.061    -5451.812                   2445                 3309        0.093        0.000                      0                 3309  
clk_200_clockGenerator_1  clk_200_clockGenerator         -9.106    -3659.780                   1123                 4237        0.046        0.000                      0                 4237  
clk_100_clockGenerator    clk_100_clockGenerator_1        4.052        0.000                      0                  429        0.042        0.000                      0                  429  
clk_200_clockGenerator    clk_100_clockGenerator_1       -1.414       -8.097                      7                   17        0.325        0.000                      0                   17  
clk_200_clockGenerator_1  clk_100_clockGenerator_1       -1.414       -8.097                      7                   17        0.325        0.000                      0                   17  
clk_100_clockGenerator    clk_200_clockGenerator_1       -6.062    -5453.898                   2445                 3309        0.092        0.000                      0                 3309  
clk_200_clockGenerator    clk_200_clockGenerator_1       -9.106    -3659.780                   1123                 4237        0.046        0.000                      0                 4237  
clk_100_clockGenerator_1  clk_200_clockGenerator_1       -6.061    -5451.812                   2445                 3309        0.093        0.000                      0                 3309  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_100_clockGenerator    clk_100_clockGenerator          3.065        0.000                      0                  131        0.664        0.000                      0                  131  
**async_default**         clk_100_clockGenerator_1  clk_100_clockGenerator          3.065        0.000                      0                  131        0.590        0.000                      0                  131  
**async_default**         clk_100_clockGenerator    clk_100_clockGenerator_1        3.065        0.000                      0                  131        0.590        0.000                      0                  131  
**async_default**         clk_100_clockGenerator_1  clk_100_clockGenerator_1        3.066        0.000                      0                  131        0.664        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_100_clockGenerator                                
(none)                     clk_100_clockGenerator_1                              
(none)                     clkfbout_clockGenerator                               
(none)                     clkfbout_clockGenerator_1                             
(none)                                                clk_100_clockGenerator     
(none)                                                clk_100_clockGenerator_1   
(none)                                                clk_200_clockGenerator     
(none)                                                clk_200_clockGenerator_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clockGenerator
  To Clock:  clk_100_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[4]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[5]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[6]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[7]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[0]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[1]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[2]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.128%)  route 0.210ns (59.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y0          FDRE                                         r  bootloader_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.210    -0.265    programMemory_inst/program_memory_data_in[3]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bootloader_inst/program_memory_write_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/FSM_onehot_processing_cycles_reg[0]/Q
                         net (fo=3, routed)           0.076    -0.399    bootloader_inst/FSM_onehot_processing_cycles_reg_n_0_[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045    -0.354 r  bootloader_inst/program_memory_write_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.354    bootloader_inst/program_memory_write_enable_i_1_n_0
    SLICE_X45Y2          FDRE                                         r  bootloader_inst/program_memory_write_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.835    -0.855    bootloader_inst/clk_100
    SLICE_X45Y2          FDRE                                         r  bootloader_inst/program_memory_write_enable_reg/C
                         clock pessimism              0.251    -0.603    
    SLICE_X45Y2          FDRE (Hold_fdre_C_D)         0.091    -0.512    bootloader_inst/program_memory_write_enable_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.458%)  route 0.268ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y1          FDRE                                         r  bootloader_inst/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[6]/Q
                         net (fo=2, routed)           0.268    -0.207    programMemory_inst/program_memory_data_in[6]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.772%)  route 0.270ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X46Y0          FDRE                                         r  bootloader_inst/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  bootloader_inst/data_reg_reg[5]/Q
                         net (fo=2, routed)           0.270    -0.182    programMemory_inst/program_memory_data_in[5]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.209%)  route 0.374ns (66.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  uartTransmitter_inst/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.374    -0.110    uartTransmitter_inst/shift_reg_reg_n_0_[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.065 r  uartTransmitter_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    uartTransmitter_inst/p_1_in[0]
    SLICE_X36Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.824    -0.866    uartTransmitter_inst/clk_100
    SLICE_X36Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[0]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.091    -0.271    uartTransmitter_inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/tick_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.554    -0.627    uartTransmitter_inst/clk_100
    SLICE_X42Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  uartTransmitter_inst/tick_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.336    uartTransmitter_inst/tick_counter_reg[0]
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.049    -0.287 r  uartTransmitter_inst/tick_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    uartTransmitter_inst/p_0_in__0[4]
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.822    -0.868    uartTransmitter_inst/clk_100
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[4]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.107    -0.507    uartTransmitter_inst/tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.792%)  route 0.294ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X46Y1          FDRE                                         r  bootloader_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  bootloader_inst/data_reg_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.158    programMemory_inst/program_memory_data_in[0]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.676%)  route 0.319ns (69.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X44Y1          FDRE                                         r  bootloader_inst/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.319    -0.157    programMemory_inst/program_memory_data_in[7]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.306%)  route 0.324ns (69.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y2          FDRE                                         r  bootloader_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.324    -0.151    programMemory_inst/program_memory_data_in[2]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/tick_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.554    -0.627    uartTransmitter_inst/clk_100
    SLICE_X42Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  uartTransmitter_inst/tick_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.336    uartTransmitter_inst/tick_counter_reg[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  uartTransmitter_inst/tick_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    uartTransmitter_inst/p_0_in__0[3]
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.822    -0.868    uartTransmitter_inst/clk_100
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[3]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.092    -0.522    uartTransmitter_inst/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clockGenerator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      programMemory_inst/memory_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y2      bootloader_inst/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y2      bootloader_inst/bit_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clockGenerator
  To Clock:  clk_200_clockGenerator

Setup :         1123  Failing Endpoints,  Worst Slack       -9.106ns,  Total Violation    -3659.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.106ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        14.044ns  (logic 10.359ns (73.762%)  route 3.685ns (26.238%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.314 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.466    12.780    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_6
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.306    13.086 r  generate_cores[1].core/elementUpdating/data_reg[29]_i_1__2/O
                         net (fo=1, routed)           0.000    13.086    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[29]
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[29]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.031     3.980    generate_cores[1].core/outputCache_b/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          3.980    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 -9.106    

Slack (VIOLATED) :        -8.986ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.924ns  (logic 10.270ns (73.756%)  route 3.654ns (26.244%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.436    12.666    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_5
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.301    12.967 r  generate_cores[1].core/elementUpdating/data_reg[30]_i_1__2/O
                         net (fo=1, routed)           0.000    12.967    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[30]
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[30]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.032     3.981    generate_cores[1].core/outputCache_b/data_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 -8.986    

Slack (VIOLATED) :        -8.962ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 10.431ns (74.727%)  route 3.528ns (25.273%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.198 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[1]
                         net (fo=1, routed)           0.494    12.692    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_6
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.306    12.998 r  generate_cores[1].core/elementUpdating/data_reg[61]_i_1__2/O
                         net (fo=1, routed)           0.000    12.998    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[61]
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.504     3.509    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[61]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.031     4.036    generate_cores[1].core/outputCache_b/data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 -8.962    

Slack (VIOLATED) :        -8.922ns  (required time - arrival time)
  Source:                 generate_cores[0].core/inputCache_b/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 10.338ns (74.634%)  route 3.514ns (25.366%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.557    -0.955    generate_cores[0].core/inputCache_b/clk_200
    SLICE_X11Y19         FDRE                                         r  generate_cores[0].core/inputCache_b/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  generate_cores[0].core/inputCache_b/data_out_reg[32]/Q
                         net (fo=7, routed)           0.611     0.112    generate_cores[0].core/inputCache_b/w_v_b_not_updated[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  generate_cores[0].core/inputCache_b/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.236    generate_cores[0].core/elementUpdating/ARG__17_0[0]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.768 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.768    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.882 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.882    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.996    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.851     2.181    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.211 r  generate_cores[0].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.213    generate_cores[0].core/elementUpdating/ARG__17_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.731 r  generate_cores[0].core/elementUpdating/ARG__18/P[4]
                         net (fo=2, routed)           1.125     8.856    generate_cores[0].core/elementUpdating/ARG__18_n_101
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.980 r  generate_cores[0].core/elementUpdating/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     8.980    generate_cores[0].core/elementUpdating/i__carry__0_i_3__5_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.513 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.513    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.630 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.639    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.756    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.990    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.341    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.458 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.458    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.677 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9/O[0]
                         net (fo=1, routed)           0.616    11.293    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9_n_7
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.295    11.588 r  generate_cores[0].core/elementUpdating/i__carry__5_i_6__1/O
                         net (fo=1, routed)           0.000    11.588    generate_cores[0].core/elementUpdating/i__carry__5_i_6__1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.968 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.968    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.291 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6/O[1]
                         net (fo=1, routed)           0.300    12.591    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6_n_6
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.306    12.897 r  generate_cores[0].core/elementUpdating/data_reg[61]_i_1__0/O
                         net (fo=1, routed)           0.000    12.897    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[61]
    SLICE_X9Y32          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.442     3.447    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X9Y32          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[61]/C
                         clock pessimism              0.564     4.010    
                         clock uncertainty           -0.067     3.943    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.032     3.975    generate_cores[0].core/outputCache_b/data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 -8.922    

Slack (VIOLATED) :        -8.921ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.909ns  (logic 10.242ns (73.638%)  route 3.667ns (26.362%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.197 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.448    12.645    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_6
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.306    12.951 r  generate_cores[1].core/elementUpdating/data_reg[25]_i_1__2/O
                         net (fo=1, routed)           0.000    12.951    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[25]
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[25]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.081     4.030    generate_cores[1].core/outputCache_b/data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          4.030    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                 -8.921    

Slack (VIOLATED) :        -8.914ns  (required time - arrival time)
  Source:                 generate_cores[0].core/inputCache_b/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.844ns  (logic 10.331ns (74.623%)  route 3.513ns (25.377%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 3.448 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.557    -0.955    generate_cores[0].core/inputCache_b/clk_200
    SLICE_X11Y19         FDRE                                         r  generate_cores[0].core/inputCache_b/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  generate_cores[0].core/inputCache_b/data_out_reg[32]/Q
                         net (fo=7, routed)           0.611     0.112    generate_cores[0].core/inputCache_b/w_v_b_not_updated[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  generate_cores[0].core/inputCache_b/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.236    generate_cores[0].core/elementUpdating/ARG__17_0[0]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.768 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.768    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.882 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.882    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.996    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.851     2.181    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.211 r  generate_cores[0].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.213    generate_cores[0].core/elementUpdating/ARG__17_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.731 r  generate_cores[0].core/elementUpdating/ARG__18/P[4]
                         net (fo=2, routed)           1.125     8.856    generate_cores[0].core/elementUpdating/ARG__18_n_101
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.980 r  generate_cores[0].core/elementUpdating/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     8.980    generate_cores[0].core/elementUpdating/i__carry__0_i_3__5_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.513 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.513    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.630 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.639    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.756    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.990    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.341    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.458 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.458    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.677 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9/O[0]
                         net (fo=1, routed)           0.616    11.293    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9_n_7
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.295    11.588 r  generate_cores[0].core/elementUpdating/i__carry__5_i_6__1/O
                         net (fo=1, routed)           0.000    11.588    generate_cores[0].core/elementUpdating/i__carry__5_i_6__1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.968 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.968    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.283 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6/O[3]
                         net (fo=1, routed)           0.300    12.583    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6_n_4
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.307    12.890 r  generate_cores[0].core/elementUpdating/data_reg[63]_i_1__0/O
                         net (fo=1, routed)           0.000    12.890    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[63]
    SLICE_X9Y33          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.443     3.448    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X9Y33          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[63]/C
                         clock pessimism              0.564     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.032     3.976    generate_cores[0].core/outputCache_b/data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          3.976    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 -8.914    

Slack (VIOLATED) :        -8.892ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.877ns  (logic 10.352ns (74.597%)  route 3.525ns (25.403%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.306 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.307    12.613    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_4
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.307    12.920 r  generate_cores[1].core/elementUpdating/data_reg[31]_i_1__2/O
                         net (fo=1, routed)           0.000    12.920    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[31]
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[31]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.079     4.028    generate_cores[1].core/outputCache_b/data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          4.028    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                 -8.892    

Slack (VIOLATED) :        -8.880ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 10.342ns (74.530%)  route 3.534ns (25.470%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.114 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[2]
                         net (fo=1, routed)           0.501    12.615    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_5
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.916 r  generate_cores[1].core/elementUpdating/data_reg[62]_i_1__2/O
                         net (fo=1, routed)           0.000    12.916    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[62]
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.504     3.509    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[62]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.031     4.036    generate_cores[1].core/outputCache_b/data_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 -8.880    

Slack (VIOLATED) :        -8.843ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.774ns  (logic 10.424ns (75.681%)  route 3.350ns (24.319%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.190 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[3]
                         net (fo=1, routed)           0.316    12.506    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_4
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.307    12.813 r  generate_cores[1].core/elementUpdating/data_reg[63]_i_1__2/O
                         net (fo=1, routed)           0.000    12.813    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[63]
    SLICE_X55Y26         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.442    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X55Y26         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[63]/C
                         clock pessimism              0.564     4.005    
                         clock uncertainty           -0.067     3.938    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.032     3.970    generate_cores[1].core/outputCache_b/data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                 -8.843    

Slack (VIOLATED) :        -8.837ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 10.235ns (73.961%)  route 3.603ns (26.039%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.189 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.385    12.574    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_4
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.307    12.881 r  generate_cores[1].core/elementUpdating/data_reg[27]_i_1__2/O
                         net (fo=1, routed)           0.000    12.881    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[27]
    SLICE_X59Y34         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.512     3.517    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y34         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[27]/C
                         clock pessimism              0.564     4.080    
                         clock uncertainty           -0.067     4.013    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.031     4.044    generate_cores[1].core/outputCache_b/data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -8.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_a/address_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_a/address_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.033%)  route 0.313ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X39Y26         FDRE                                         r  generate_cores[1].core/outputCache_a/address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  generate_cores[1].core/outputCache_a/address_reg_reg[9]/Q
                         net (fo=1, routed)           0.313    -0.176    generate_cores[1].core/outputCache_a/address_reg_reg_n_0_[9]
    SLICE_X32Y33         FDRE                                         r  generate_cores[1].core/outputCache_a/address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.825    -0.865    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X32Y33         FDRE                                         r  generate_cores[1].core/outputCache_a/address_out_reg[9]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.072    -0.289    generate_cores[1].core/outputCache_a/address_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_a/data_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_a/data_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.818%)  route 0.270ns (62.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.554    -0.627    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X46Y28         FDRE                                         r  generate_cores[1].core/outputCache_a/data_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  generate_cores[1].core/outputCache_a/data_reg_reg[44]/Q
                         net (fo=1, routed)           0.270    -0.194    generate_cores[1].core/outputCache_a/data_reg_reg_n_0_[44]
    SLICE_X34Y27         FDRE                                         r  generate_cores[1].core/outputCache_a/data_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.818    -0.872    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X34Y27         FDRE                                         r  generate_cores[1].core/outputCache_a/data_out_reg[44]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059    -0.309    generate_cores[1].core/outputCache_a/data_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 generate_cores[1].core/inputCache_a/data_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/inputCache_a/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.736%)  route 0.282ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.562    -0.619    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X34Y43         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  generate_cores[1].core/inputCache_a/data_reg_reg[61]/Q
                         net (fo=3, routed)           0.282    -0.173    generate_cores[1].core/inputCache_a/data_reg_reg[63]_0[61]
    SLICE_X36Y39         FDRE                                         r  generate_cores[1].core/inputCache_a/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.830    -0.860    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X36Y39         FDRE                                         r  generate_cores[1].core/inputCache_a/data_out_reg[61]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.066    -0.290    generate_cores[1].core/inputCache_a/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.404    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.404    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.404    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.404    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_b/address_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/address_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.780%)  route 0.278ns (65.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.550    -0.631    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X38Y25         FDRE                                         r  generate_cores[1].core/outputCache_b/address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.483 r  generate_cores[1].core/outputCache_b/address_reg_reg[3]/Q
                         net (fo=1, routed)           0.278    -0.206    generate_cores[1].core/outputCache_b/address_reg_reg_n_0_[3]
    SLICE_X33Y33         FDRE                                         r  generate_cores[1].core/outputCache_b/address_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.825    -0.865    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X33Y33         FDRE                                         r  generate_cores[1].core/outputCache_b/address_out_reg[3]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.013    -0.348    generate_cores[1].core/outputCache_b/address_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.260%)  route 0.215ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.215    -0.250    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.819    -0.871    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.406    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.260%)  route 0.215ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.215    -0.250    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.819    -0.871    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.406    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clockGenerator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y4      RAM_inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y3      RAM_inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y11     RAM_inst/memory_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y7      RAM_inst/memory_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y10     RAM_inst/memory_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y11     RAM_inst/memory_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y13     RAM_inst/memory_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y14     RAM_inst/memory_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y1      RAM_inst/memory_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y2      RAM_inst/memory_reg_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y23     RAM_controller_inst/FSM_sequential_current_read_cycle_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y23     RAM_controller_inst/FSM_sequential_current_read_cycle_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y23     RAM_controller_inst/FSM_sequential_current_read_cycle_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y23     RAM_controller_inst/FSM_sequential_current_read_cycle_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGenerator
  To Clock:  clkfbout_clockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGenerator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clockGenerator_1
  To Clock:  clk_100_clockGenerator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[4]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.957    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.752    controlUnit_inst/program_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[5]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.957    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.752    controlUnit_inst/program_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[6]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.957    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.752    controlUnit_inst/program_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[7]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.957    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.752    controlUnit_inst/program_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.937    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.732    uartTransmitter_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.937    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.732    uartTransmitter_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.937    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.732    uartTransmitter_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[0]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.957    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.752    controlUnit_inst/program_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[1]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.957    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.752    controlUnit_inst/program_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[2]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.957    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.752    controlUnit_inst/program_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.128%)  route 0.210ns (59.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y0          FDRE                                         r  bootloader_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.210    -0.265    programMemory_inst/program_memory_data_in[3]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bootloader_inst/program_memory_write_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/FSM_onehot_processing_cycles_reg[0]/Q
                         net (fo=3, routed)           0.076    -0.399    bootloader_inst/FSM_onehot_processing_cycles_reg_n_0_[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045    -0.354 r  bootloader_inst/program_memory_write_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.354    bootloader_inst/program_memory_write_enable_i_1_n_0
    SLICE_X45Y2          FDRE                                         r  bootloader_inst/program_memory_write_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.835    -0.855    bootloader_inst/clk_100
    SLICE_X45Y2          FDRE                                         r  bootloader_inst/program_memory_write_enable_reg/C
                         clock pessimism              0.251    -0.603    
    SLICE_X45Y2          FDRE (Hold_fdre_C_D)         0.091    -0.512    bootloader_inst/program_memory_write_enable_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.458%)  route 0.268ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y1          FDRE                                         r  bootloader_inst/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[6]/Q
                         net (fo=2, routed)           0.268    -0.207    programMemory_inst/program_memory_data_in[6]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.772%)  route 0.270ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X46Y0          FDRE                                         r  bootloader_inst/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  bootloader_inst/data_reg_reg[5]/Q
                         net (fo=2, routed)           0.270    -0.182    programMemory_inst/program_memory_data_in[5]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.209%)  route 0.374ns (66.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  uartTransmitter_inst/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.374    -0.110    uartTransmitter_inst/shift_reg_reg_n_0_[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.065 r  uartTransmitter_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    uartTransmitter_inst/p_1_in[0]
    SLICE_X36Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.824    -0.866    uartTransmitter_inst/clk_100
    SLICE_X36Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[0]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.091    -0.271    uartTransmitter_inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/tick_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.554    -0.627    uartTransmitter_inst/clk_100
    SLICE_X42Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  uartTransmitter_inst/tick_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.336    uartTransmitter_inst/tick_counter_reg[0]
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.049    -0.287 r  uartTransmitter_inst/tick_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    uartTransmitter_inst/p_0_in__0[4]
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.822    -0.868    uartTransmitter_inst/clk_100
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[4]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.107    -0.507    uartTransmitter_inst/tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.792%)  route 0.294ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X46Y1          FDRE                                         r  bootloader_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  bootloader_inst/data_reg_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.158    programMemory_inst/program_memory_data_in[0]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.676%)  route 0.319ns (69.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X44Y1          FDRE                                         r  bootloader_inst/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.319    -0.157    programMemory_inst/program_memory_data_in[7]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.306%)  route 0.324ns (69.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y2          FDRE                                         r  bootloader_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.324    -0.151    programMemory_inst/program_memory_data_in[2]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.382    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/tick_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.554    -0.627    uartTransmitter_inst/clk_100
    SLICE_X42Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  uartTransmitter_inst/tick_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.336    uartTransmitter_inst/tick_counter_reg[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  uartTransmitter_inst/tick_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    uartTransmitter_inst/p_0_in__0[3]
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.822    -0.868    uartTransmitter_inst/clk_100
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[3]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.092    -0.522    uartTransmitter_inst/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clockGenerator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      programMemory_inst/memory_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y2      bootloader_inst/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y2      bootloader_inst/bit_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y2      bootloader_inst/FSM_onehot_processing_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y2      bootloader_inst/bit_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clockGenerator_1
  To Clock:  clk_200_clockGenerator_1

Setup :         1123  Failing Endpoints,  Worst Slack       -9.105ns,  Total Violation    -3658.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.105ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        14.044ns  (logic 10.359ns (73.762%)  route 3.685ns (26.238%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.314 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.466    12.780    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_6
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.306    13.086 r  generate_cores[1].core/elementUpdating/data_reg[29]_i_1__2/O
                         net (fo=1, routed)           0.000    13.086    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[29]
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[29]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.950    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.031     3.981    generate_cores[1].core/outputCache_b/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 -9.105    

Slack (VIOLATED) :        -8.985ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.924ns  (logic 10.270ns (73.756%)  route 3.654ns (26.244%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.436    12.666    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_5
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.301    12.967 r  generate_cores[1].core/elementUpdating/data_reg[30]_i_1__2/O
                         net (fo=1, routed)           0.000    12.967    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[30]
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[30]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.950    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.032     3.982    generate_cores[1].core/outputCache_b/data_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 -8.985    

Slack (VIOLATED) :        -8.961ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 10.431ns (74.727%)  route 3.528ns (25.273%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.198 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[1]
                         net (fo=1, routed)           0.494    12.692    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_6
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.306    12.998 r  generate_cores[1].core/elementUpdating/data_reg[61]_i_1__2/O
                         net (fo=1, routed)           0.000    12.998    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[61]
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.504     3.509    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[61]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.006    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.031     4.037    generate_cores[1].core/outputCache_b/data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 -8.961    

Slack (VIOLATED) :        -8.921ns  (required time - arrival time)
  Source:                 generate_cores[0].core/inputCache_b/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 10.338ns (74.634%)  route 3.514ns (25.366%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.557    -0.955    generate_cores[0].core/inputCache_b/clk_200
    SLICE_X11Y19         FDRE                                         r  generate_cores[0].core/inputCache_b/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  generate_cores[0].core/inputCache_b/data_out_reg[32]/Q
                         net (fo=7, routed)           0.611     0.112    generate_cores[0].core/inputCache_b/w_v_b_not_updated[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  generate_cores[0].core/inputCache_b/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.236    generate_cores[0].core/elementUpdating/ARG__17_0[0]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.768 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.768    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.882 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.882    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.996    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.851     2.181    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.211 r  generate_cores[0].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.213    generate_cores[0].core/elementUpdating/ARG__17_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.731 r  generate_cores[0].core/elementUpdating/ARG__18/P[4]
                         net (fo=2, routed)           1.125     8.856    generate_cores[0].core/elementUpdating/ARG__18_n_101
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.980 r  generate_cores[0].core/elementUpdating/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     8.980    generate_cores[0].core/elementUpdating/i__carry__0_i_3__5_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.513 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.513    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.630 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.639    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.756    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.990    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.341    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.458 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.458    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.677 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9/O[0]
                         net (fo=1, routed)           0.616    11.293    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9_n_7
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.295    11.588 r  generate_cores[0].core/elementUpdating/i__carry__5_i_6__1/O
                         net (fo=1, routed)           0.000    11.588    generate_cores[0].core/elementUpdating/i__carry__5_i_6__1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.968 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.968    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.291 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6/O[1]
                         net (fo=1, routed)           0.300    12.591    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6_n_6
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.306    12.897 r  generate_cores[0].core/elementUpdating/data_reg[61]_i_1__0/O
                         net (fo=1, routed)           0.000    12.897    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[61]
    SLICE_X9Y32          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.442     3.447    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X9Y32          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[61]/C
                         clock pessimism              0.564     4.010    
                         clock uncertainty           -0.067     3.944    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.032     3.976    generate_cores[0].core/outputCache_b/data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          3.976    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 -8.921    

Slack (VIOLATED) :        -8.920ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.909ns  (logic 10.242ns (73.638%)  route 3.667ns (26.362%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.197 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.448    12.645    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_6
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.306    12.951 r  generate_cores[1].core/elementUpdating/data_reg[25]_i_1__2/O
                         net (fo=1, routed)           0.000    12.951    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[25]
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[25]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.950    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.081     4.031    generate_cores[1].core/outputCache_b/data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          4.031    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                 -8.920    

Slack (VIOLATED) :        -8.913ns  (required time - arrival time)
  Source:                 generate_cores[0].core/inputCache_b/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.844ns  (logic 10.331ns (74.623%)  route 3.513ns (25.377%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 3.448 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.557    -0.955    generate_cores[0].core/inputCache_b/clk_200
    SLICE_X11Y19         FDRE                                         r  generate_cores[0].core/inputCache_b/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  generate_cores[0].core/inputCache_b/data_out_reg[32]/Q
                         net (fo=7, routed)           0.611     0.112    generate_cores[0].core/inputCache_b/w_v_b_not_updated[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  generate_cores[0].core/inputCache_b/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.236    generate_cores[0].core/elementUpdating/ARG__17_0[0]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.768 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.768    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.882 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.882    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.996    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.851     2.181    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.211 r  generate_cores[0].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.213    generate_cores[0].core/elementUpdating/ARG__17_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.731 r  generate_cores[0].core/elementUpdating/ARG__18/P[4]
                         net (fo=2, routed)           1.125     8.856    generate_cores[0].core/elementUpdating/ARG__18_n_101
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.980 r  generate_cores[0].core/elementUpdating/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     8.980    generate_cores[0].core/elementUpdating/i__carry__0_i_3__5_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.513 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.513    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.630 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.639    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.756    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.990    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.341    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.458 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.458    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.677 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9/O[0]
                         net (fo=1, routed)           0.616    11.293    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9_n_7
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.295    11.588 r  generate_cores[0].core/elementUpdating/i__carry__5_i_6__1/O
                         net (fo=1, routed)           0.000    11.588    generate_cores[0].core/elementUpdating/i__carry__5_i_6__1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.968 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.968    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.283 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6/O[3]
                         net (fo=1, routed)           0.300    12.583    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6_n_4
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.307    12.890 r  generate_cores[0].core/elementUpdating/data_reg[63]_i_1__0/O
                         net (fo=1, routed)           0.000    12.890    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[63]
    SLICE_X9Y33          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.443     3.448    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X9Y33          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[63]/C
                         clock pessimism              0.564     4.011    
                         clock uncertainty           -0.067     3.945    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.032     3.977    generate_cores[0].core/outputCache_b/data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          3.977    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 -8.913    

Slack (VIOLATED) :        -8.891ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.877ns  (logic 10.352ns (74.597%)  route 3.525ns (25.403%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.306 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.307    12.613    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_4
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.307    12.920 r  generate_cores[1].core/elementUpdating/data_reg[31]_i_1__2/O
                         net (fo=1, routed)           0.000    12.920    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[31]
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[31]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.950    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.079     4.029    generate_cores[1].core/outputCache_b/data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          4.029    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                 -8.891    

Slack (VIOLATED) :        -8.879ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 10.342ns (74.530%)  route 3.534ns (25.470%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.114 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[2]
                         net (fo=1, routed)           0.501    12.615    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_5
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.916 r  generate_cores[1].core/elementUpdating/data_reg[62]_i_1__2/O
                         net (fo=1, routed)           0.000    12.916    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[62]
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.504     3.509    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[62]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.006    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.031     4.037    generate_cores[1].core/outputCache_b/data_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 -8.879    

Slack (VIOLATED) :        -8.842ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.774ns  (logic 10.424ns (75.681%)  route 3.350ns (24.319%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.190 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[3]
                         net (fo=1, routed)           0.316    12.506    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_4
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.307    12.813 r  generate_cores[1].core/elementUpdating/data_reg[63]_i_1__2/O
                         net (fo=1, routed)           0.000    12.813    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[63]
    SLICE_X55Y26         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.442    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X55Y26         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[63]/C
                         clock pessimism              0.564     4.005    
                         clock uncertainty           -0.067     3.939    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.032     3.971    generate_cores[1].core/outputCache_b/data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          3.971    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                 -8.842    

Slack (VIOLATED) :        -8.836ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 10.235ns (73.961%)  route 3.603ns (26.039%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.189 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.385    12.574    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_4
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.307    12.881 r  generate_cores[1].core/elementUpdating/data_reg[27]_i_1__2/O
                         net (fo=1, routed)           0.000    12.881    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[27]
    SLICE_X59Y34         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.512     3.517    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y34         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[27]/C
                         clock pessimism              0.564     4.080    
                         clock uncertainty           -0.067     4.014    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.031     4.045    generate_cores[1].core/outputCache_b/data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -8.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_a/address_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_a/address_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.033%)  route 0.313ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X39Y26         FDRE                                         r  generate_cores[1].core/outputCache_a/address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  generate_cores[1].core/outputCache_a/address_reg_reg[9]/Q
                         net (fo=1, routed)           0.313    -0.176    generate_cores[1].core/outputCache_a/address_reg_reg_n_0_[9]
    SLICE_X32Y33         FDRE                                         r  generate_cores[1].core/outputCache_a/address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.825    -0.865    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X32Y33         FDRE                                         r  generate_cores[1].core/outputCache_a/address_out_reg[9]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.072    -0.289    generate_cores[1].core/outputCache_a/address_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_a/data_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_a/data_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.818%)  route 0.270ns (62.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.554    -0.627    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X46Y28         FDRE                                         r  generate_cores[1].core/outputCache_a/data_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  generate_cores[1].core/outputCache_a/data_reg_reg[44]/Q
                         net (fo=1, routed)           0.270    -0.194    generate_cores[1].core/outputCache_a/data_reg_reg_n_0_[44]
    SLICE_X34Y27         FDRE                                         r  generate_cores[1].core/outputCache_a/data_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.818    -0.872    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X34Y27         FDRE                                         r  generate_cores[1].core/outputCache_a/data_out_reg[44]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059    -0.309    generate_cores[1].core/outputCache_a/data_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 generate_cores[1].core/inputCache_a/data_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/inputCache_a/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.736%)  route 0.282ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.562    -0.619    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X34Y43         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  generate_cores[1].core/inputCache_a/data_reg_reg[61]/Q
                         net (fo=3, routed)           0.282    -0.173    generate_cores[1].core/inputCache_a/data_reg_reg[63]_0[61]
    SLICE_X36Y39         FDRE                                         r  generate_cores[1].core/inputCache_a/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.830    -0.860    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X36Y39         FDRE                                         r  generate_cores[1].core/inputCache_a/data_out_reg[61]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.066    -0.290    generate_cores[1].core/inputCache_a/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.404    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.404    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.404    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.404    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_b/address_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/address_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.780%)  route 0.278ns (65.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.550    -0.631    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X38Y25         FDRE                                         r  generate_cores[1].core/outputCache_b/address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.483 r  generate_cores[1].core/outputCache_b/address_reg_reg[3]/Q
                         net (fo=1, routed)           0.278    -0.206    generate_cores[1].core/outputCache_b/address_reg_reg_n_0_[3]
    SLICE_X33Y33         FDRE                                         r  generate_cores[1].core/outputCache_b/address_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.825    -0.865    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X33Y33         FDRE                                         r  generate_cores[1].core/outputCache_b/address_out_reg[3]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.013    -0.348    generate_cores[1].core/outputCache_b/address_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.260%)  route 0.215ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.215    -0.250    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.819    -0.871    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.406    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.260%)  route 0.215ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.215    -0.250    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.819    -0.871    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.406    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clockGenerator_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y4      RAM_inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y3      RAM_inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y11     RAM_inst/memory_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y7      RAM_inst/memory_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y10     RAM_inst/memory_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y11     RAM_inst/memory_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y13     RAM_inst/memory_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y14     RAM_inst/memory_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y1      RAM_inst/memory_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y2      RAM_inst/memory_reg_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y23     RAM_controller_inst/FSM_sequential_current_read_cycle_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y23     RAM_controller_inst/FSM_sequential_current_read_cycle_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y21     RAM_controller_inst/FSM_onehot_initialization_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y23     RAM_controller_inst/FSM_sequential_current_read_cycle_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y23     RAM_controller_inst/FSM_sequential_current_read_cycle_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGenerator_1
  To Clock:  clkfbout_clockGenerator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGenerator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clockGenerator
  To Clock:  clk_100_clockGenerator

Setup :            7  Failing Endpoints,  Worst Slack       -1.415ns,  Total Violation       -8.103ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.415ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        6.020ns  (logic 3.094ns (51.397%)  route 2.926ns (48.603%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 4.075 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.586     4.075    RAM_inst/clk_200
    RAMB36_X1Y14         RAMB36E1                                     r  RAM_inst/memory_reg_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.529 r  RAM_inst/memory_reg_15/DOBDO[1]
                         net (fo=5, routed)           2.486     9.014    RAM_inst/data_out[31]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.138 r  RAM_inst/shift_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     9.138    RAM_inst/shift_reg[4]_i_5_n_0
    SLICE_X13Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.355 r  RAM_inst/shift_reg_reg[4]_i_3/O
                         net (fo=1, routed)           0.440     9.795    uartTransmitter_inst/shift_reg_reg[4]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.299    10.094 r  uartTransmitter_inst/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.094    uartTransmitter_inst/p_1_in[4]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.651    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.029     8.680    uartTransmitter_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 -1.415    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.910ns  (logic 3.089ns (52.269%)  route 2.821ns (47.731%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 4.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.612     4.100    RAM_inst/clk_200
    RAMB36_X0Y1          RAMB36E1                                     r  RAM_inst/memory_reg_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.554 r  RAM_inst/memory_reg_16/DOBDO[1]
                         net (fo=5, routed)           2.219     8.773    RAM_inst/data_out[33]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.897 r  RAM_inst/shift_reg[6]_i_5/O
                         net (fo=1, routed)           0.000     8.897    RAM_inst/shift_reg[6]_i_5_n_0
    SLICE_X14Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     9.111 r  RAM_inst/shift_reg_reg[6]_i_3/O
                         net (fo=1, routed)           0.602     9.713    uartTransmitter_inst/shift_reg_reg[6]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.297    10.010 r  uartTransmitter_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.010    uartTransmitter_inst/p_1_in[6]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.440     8.445    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.194     8.649    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.081     8.730    uartTransmitter_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.117ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_28/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.719ns  (logic 3.084ns (53.929%)  route 2.635ns (46.071%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 4.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.592     4.081    RAM_inst/clk_200
    RAMB36_X1Y13         RAMB36E1                                     r  RAM_inst/memory_reg_28/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     6.535 r  RAM_inst/memory_reg_28/DOBDO[0]
                         net (fo=5, routed)           2.077     8.612    RAM_inst/data_out[56]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.736 r  RAM_inst/shift_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     8.736    RAM_inst/shift_reg[8]_i_6_n_0
    SLICE_X12Y35         MUXF7 (Prop_muxf7_I0_O)      0.209     8.945 r  RAM_inst/shift_reg_reg[8]_i_3/O
                         net (fo=1, routed)           0.558     9.502    uartTransmitter_inst/shift_reg_reg[8]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.297     9.799 r  uartTransmitter_inst/shift_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     9.799    uartTransmitter_inst/p_1_in[8]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.651    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031     8.682    uartTransmitter_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                 -1.117    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.683ns  (logic 3.094ns (54.446%)  route 2.589ns (45.554%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 4.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.613     4.101    RAM_inst/clk_200
    RAMB36_X2Y8          RAMB36E1                                     r  RAM_inst/memory_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.555 r  RAM_inst/memory_reg_7/DOBDO[1]
                         net (fo=5, routed)           2.290     8.845    RAM_inst/data_out[15]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  RAM_inst/shift_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     8.969    RAM_inst/shift_reg[2]_i_5_n_0
    SLICE_X35Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     9.186 r  RAM_inst/shift_reg_reg[2]_i_3/O
                         net (fo=1, routed)           0.299     9.485    uartTransmitter_inst/shift_reg_reg[2]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.299     9.784 r  uartTransmitter_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.784    uartTransmitter_inst/p_1_in[2]
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.436     8.441    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[2]/C
                         clock pessimism              0.398     8.839    
                         clock uncertainty           -0.194     8.645    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029     8.674    uartTransmitter_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.073ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.666ns  (logic 3.089ns (54.515%)  route 2.577ns (45.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.600     4.089    RAM_inst/clk_200
    RAMB36_X1Y11         RAMB36E1                                     r  RAM_inst/memory_reg_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     6.543 r  RAM_inst/memory_reg_10/DOBDO[0]
                         net (fo=5, routed)           2.134     8.677    RAM_inst/data_out[20]
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  RAM_inst/shift_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     8.801    RAM_inst/shift_reg[7]_i_5_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     9.015 r  RAM_inst/shift_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.443     9.458    uartTransmitter_inst/shift_reg_reg[7]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.297     9.755 r  uartTransmitter_inst/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.755    uartTransmitter_inst/p_1_in[7]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.651    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031     8.682    uartTransmitter_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 -1.073    

Slack (VIOLATED) :        -1.070ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_25/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.656ns  (logic 3.089ns (54.613%)  route 2.567ns (45.387%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 4.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.601     4.090    RAM_inst/clk_200
    RAMB36_X2Y11         RAMB36E1                                     r  RAM_inst/memory_reg_25/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.544 r  RAM_inst/memory_reg_25/DOBDO[1]
                         net (fo=5, routed)           2.130     8.674    RAM_inst/data_out[51]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.798 r  RAM_inst/shift_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.798    RAM_inst/shift_reg[3]_i_4_n_0
    SLICE_X35Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     9.010 r  RAM_inst/shift_reg_reg[3]_i_3/O
                         net (fo=1, routed)           0.437     9.447    uartTransmitter_inst/shift_reg_reg[3]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.299     9.746 r  uartTransmitter_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.746    uartTransmitter_inst/p_1_in[3]
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.436     8.441    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[3]/C
                         clock pessimism              0.398     8.839    
                         clock uncertainty           -0.194     8.645    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.031     8.676    uartTransmitter_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 -1.070    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_26/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.679ns  (logic 3.089ns (54.396%)  route 2.590ns (45.603%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.596     4.085    RAM_inst/clk_200
    RAMB36_X0Y12         RAMB36E1                                     r  RAM_inst/memory_reg_26/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.539 r  RAM_inst/memory_reg_26/DOBDO[1]
                         net (fo=5, routed)           2.139     8.677    RAM_inst/data_out[53]
    SLICE_X15Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.801 r  RAM_inst/shift_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     8.801    RAM_inst/shift_reg[5]_i_4_n_0
    SLICE_X15Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.013 r  RAM_inst/shift_reg_reg[5]_i_3/O
                         net (fo=1, routed)           0.451     9.464    uartTransmitter_inst/shift_reg_reg[5]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.299     9.763 r  uartTransmitter_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.763    uartTransmitter_inst/p_1_in[5]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.440     8.445    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[5]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.194     8.649    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.077     8.726    uartTransmitter_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        4.130ns  (logic 1.058ns (25.620%)  route 3.072ns (74.380%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          1.784     6.275    controlUnit_inst/w_ram_controller_busy
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.152     6.427 r  controlUnit_inst/current_state_i_9/O
                         net (fo=1, routed)           0.691     7.118    controlUnit_inst/current_state_i_9_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.326     7.444 r  controlUnit_inst/current_state_i_4/O
                         net (fo=1, routed)           0.597     8.041    controlUnit_inst/current_state_i_4_n_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  controlUnit_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     8.165    controlUnit_inst/current_state_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.444     8.449    controlUnit_inst/clk_100
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.194     8.653    
    SLICE_X46Y12         FDCE (Setup_fdce_C_D)        0.081     8.734    controlUnit_inst/current_state_reg
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        3.899ns  (logic 0.934ns (23.955%)  route 2.965ns (76.045%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          2.079     6.570    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.150     6.720 r  controlUnit_inst/execution_cycles[2]_i_2/O
                         net (fo=1, routed)           0.886     7.607    controlUnit_inst/execution_cycles[2]_i_2_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I1_O)        0.328     7.935 r  controlUnit_inst/execution_cycles[2]_i_1/O
                         net (fo=1, routed)           0.000     7.935    controlUnit_inst/execution_cycles[2]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.443     8.448    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.194     8.652    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.081     8.733    controlUnit_inst/execution_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        3.458ns  (logic 0.704ns (20.361%)  route 2.754ns (79.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          2.079     6.570    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.694 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.675     7.369    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  controlUnit_inst/execution_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     7.493    controlUnit_inst/execution_cycles[0]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.443     8.448    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.194     8.652    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.077     8.729    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  1.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/ram_controller_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.919%)  route 0.748ns (80.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.748     0.258    controlUnit_inst/w_ram_controller_busy
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  controlUnit_inst/ram_controller_en_i_1/O
                         net (fo=1, routed)           0.000     0.303    controlUnit_inst/ram_controller_en_i_1_n_0
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/ram_controller_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/ram_controller_en_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X44Y13         FDCE (Hold_fdce_C_D)         0.091    -0.020    controlUnit_inst/ram_controller_en_reg
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.956%)  route 0.850ns (82.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.850     0.360    controlUnit_inst/w_ram_controller_busy
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  controlUnit_inst/execution_cycles[3]_i_2/O
                         net (fo=1, routed)           0.000     0.405    controlUnit_inst/execution_cycles[3]_i_2_n_0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X47Y13         FDCE (Hold_fdce_C_D)         0.091    -0.020    controlUnit_inst/execution_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.231ns (21.435%)  route 0.847ns (78.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.684     0.195    controlUnit_inst/w_ram_controller_busy
    SLICE_X47Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  controlUnit_inst/current_state_i_2/O
                         net (fo=1, routed)           0.162     0.402    controlUnit_inst/current_state_i_2_n_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.447 r  controlUnit_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     0.447    controlUnit_inst/current_state_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.830    -0.860    controlUnit_inst/clk_100
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.194    -0.110    
    SLICE_X46Y12         FDCE (Hold_fdce_C_D)         0.121     0.011    controlUnit_inst/current_state_reg
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.119%)  route 0.768ns (76.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.056     0.369    controlUnit_inst/execution_cycles0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X46Y13         FDCE (Hold_fdce_C_CE)       -0.016    -0.127    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.119%)  route 0.768ns (76.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.056     0.369    controlUnit_inst/execution_cycles0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X46Y13         FDCE (Hold_fdce_C_CE)       -0.016    -0.127    controlUnit_inst/execution_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.231ns (21.804%)  route 0.828ns (78.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.116     0.429    controlUnit_inst/execution_cycles0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X47Y13         FDCE (Hold_fdce_C_CE)       -0.039    -0.150    controlUnit_inst/execution_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.231ns (21.804%)  route 0.828ns (78.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.116     0.429    controlUnit_inst/execution_cycles0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X47Y13         FDCE (Hold_fdce_C_CE)       -0.039    -0.150    controlUnit_inst/execution_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 RAM_inst/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.675ns (56.128%)  route 0.528ns (43.872%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.596    -0.585    RAM_inst/clk_200
    RAMB36_X0Y5          RAMB36E1                                     r  RAM_inst/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.000 r  RAM_inst/memory_reg_2/DOBDO[1]
                         net (fo=5, routed)           0.365     0.365    uartTransmitter_inst/data_out[4]
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.410 r  uartTransmitter_inst/shift_reg[6]_i_2/O
                         net (fo=1, routed)           0.162     0.573    uartTransmitter_inst/shift_reg[6]_i_2_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  uartTransmitter_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.618    uartTransmitter_inst/p_1_in[6]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.827    -0.863    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.194    -0.113    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.121     0.008    uartTransmitter_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.231ns (18.787%)  route 0.999ns (81.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.846     0.356    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.401 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.153     0.554    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.599 r  controlUnit_inst/execution_cycles[1]_i_1/O
                         net (fo=1, routed)           0.000     0.599    controlUnit_inst/execution_cycles[1]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X47Y13         FDCE (Hold_fdce_C_D)         0.092    -0.019    controlUnit_inst/execution_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.231ns (17.639%)  route 1.079ns (82.361%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.846     0.356    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.401 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.233     0.634    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.045     0.679 r  controlUnit_inst/execution_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    controlUnit_inst/execution_cycles[0]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X46Y13         FDCE (Hold_fdce_C_D)         0.120     0.009    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clockGenerator_1
  To Clock:  clk_100_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[4]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[5]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[6]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[7]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[0]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[1]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[2]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.128%)  route 0.210ns (59.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y0          FDRE                                         r  bootloader_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.210    -0.265    programMemory_inst/program_memory_data_in[3]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bootloader_inst/program_memory_write_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/FSM_onehot_processing_cycles_reg[0]/Q
                         net (fo=3, routed)           0.076    -0.399    bootloader_inst/FSM_onehot_processing_cycles_reg_n_0_[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045    -0.354 r  bootloader_inst/program_memory_write_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.354    bootloader_inst/program_memory_write_enable_i_1_n_0
    SLICE_X45Y2          FDRE                                         r  bootloader_inst/program_memory_write_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.835    -0.855    bootloader_inst/clk_100
    SLICE_X45Y2          FDRE                                         r  bootloader_inst/program_memory_write_enable_reg/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X45Y2          FDRE (Hold_fdre_C_D)         0.091    -0.438    bootloader_inst/program_memory_write_enable_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.458%)  route 0.268ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y1          FDRE                                         r  bootloader_inst/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[6]/Q
                         net (fo=2, routed)           0.268    -0.207    programMemory_inst/program_memory_data_in[6]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.772%)  route 0.270ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X46Y0          FDRE                                         r  bootloader_inst/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  bootloader_inst/data_reg_reg[5]/Q
                         net (fo=2, routed)           0.270    -0.182    programMemory_inst/program_memory_data_in[5]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.209%)  route 0.374ns (66.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  uartTransmitter_inst/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.374    -0.110    uartTransmitter_inst/shift_reg_reg_n_0_[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.065 r  uartTransmitter_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    uartTransmitter_inst/p_1_in[0]
    SLICE_X36Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.824    -0.866    uartTransmitter_inst/clk_100
    SLICE_X36Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[0]/C
                         clock pessimism              0.503    -0.362    
                         clock uncertainty            0.074    -0.288    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.091    -0.197    uartTransmitter_inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/tick_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.554    -0.627    uartTransmitter_inst/clk_100
    SLICE_X42Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  uartTransmitter_inst/tick_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.336    uartTransmitter_inst/tick_counter_reg[0]
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.049    -0.287 r  uartTransmitter_inst/tick_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    uartTransmitter_inst/p_0_in__0[4]
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.822    -0.868    uartTransmitter_inst/clk_100
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[4]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.107    -0.433    uartTransmitter_inst/tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.792%)  route 0.294ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X46Y1          FDRE                                         r  bootloader_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  bootloader_inst/data_reg_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.158    programMemory_inst/program_memory_data_in[0]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.676%)  route 0.319ns (69.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X44Y1          FDRE                                         r  bootloader_inst/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.319    -0.157    programMemory_inst/program_memory_data_in[7]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.306%)  route 0.324ns (69.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y2          FDRE                                         r  bootloader_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.324    -0.151    programMemory_inst/program_memory_data_in[2]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/tick_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.554    -0.627    uartTransmitter_inst/clk_100
    SLICE_X42Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  uartTransmitter_inst/tick_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.336    uartTransmitter_inst/tick_counter_reg[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  uartTransmitter_inst/tick_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    uartTransmitter_inst/p_0_in__0[3]
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.822    -0.868    uartTransmitter_inst/clk_100
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[3]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.092    -0.448    uartTransmitter_inst/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clockGenerator_1
  To Clock:  clk_100_clockGenerator

Setup :            7  Failing Endpoints,  Worst Slack       -1.415ns,  Total Violation       -8.103ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.415ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        6.020ns  (logic 3.094ns (51.397%)  route 2.926ns (48.603%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 4.075 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.586     4.075    RAM_inst/clk_200
    RAMB36_X1Y14         RAMB36E1                                     r  RAM_inst/memory_reg_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.529 r  RAM_inst/memory_reg_15/DOBDO[1]
                         net (fo=5, routed)           2.486     9.014    RAM_inst/data_out[31]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.138 r  RAM_inst/shift_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     9.138    RAM_inst/shift_reg[4]_i_5_n_0
    SLICE_X13Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.355 r  RAM_inst/shift_reg_reg[4]_i_3/O
                         net (fo=1, routed)           0.440     9.795    uartTransmitter_inst/shift_reg_reg[4]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.299    10.094 r  uartTransmitter_inst/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.094    uartTransmitter_inst/p_1_in[4]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.651    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.029     8.680    uartTransmitter_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 -1.415    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.910ns  (logic 3.089ns (52.269%)  route 2.821ns (47.731%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 4.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.612     4.100    RAM_inst/clk_200
    RAMB36_X0Y1          RAMB36E1                                     r  RAM_inst/memory_reg_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.554 r  RAM_inst/memory_reg_16/DOBDO[1]
                         net (fo=5, routed)           2.219     8.773    RAM_inst/data_out[33]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.897 r  RAM_inst/shift_reg[6]_i_5/O
                         net (fo=1, routed)           0.000     8.897    RAM_inst/shift_reg[6]_i_5_n_0
    SLICE_X14Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     9.111 r  RAM_inst/shift_reg_reg[6]_i_3/O
                         net (fo=1, routed)           0.602     9.713    uartTransmitter_inst/shift_reg_reg[6]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.297    10.010 r  uartTransmitter_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.010    uartTransmitter_inst/p_1_in[6]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.440     8.445    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.194     8.649    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.081     8.730    uartTransmitter_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.117ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_28/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.719ns  (logic 3.084ns (53.929%)  route 2.635ns (46.071%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 4.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.592     4.081    RAM_inst/clk_200
    RAMB36_X1Y13         RAMB36E1                                     r  RAM_inst/memory_reg_28/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     6.535 r  RAM_inst/memory_reg_28/DOBDO[0]
                         net (fo=5, routed)           2.077     8.612    RAM_inst/data_out[56]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.736 r  RAM_inst/shift_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     8.736    RAM_inst/shift_reg[8]_i_6_n_0
    SLICE_X12Y35         MUXF7 (Prop_muxf7_I0_O)      0.209     8.945 r  RAM_inst/shift_reg_reg[8]_i_3/O
                         net (fo=1, routed)           0.558     9.502    uartTransmitter_inst/shift_reg_reg[8]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.297     9.799 r  uartTransmitter_inst/shift_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     9.799    uartTransmitter_inst/p_1_in[8]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.651    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031     8.682    uartTransmitter_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                 -1.117    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.683ns  (logic 3.094ns (54.446%)  route 2.589ns (45.554%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 4.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.613     4.101    RAM_inst/clk_200
    RAMB36_X2Y8          RAMB36E1                                     r  RAM_inst/memory_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.555 r  RAM_inst/memory_reg_7/DOBDO[1]
                         net (fo=5, routed)           2.290     8.845    RAM_inst/data_out[15]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  RAM_inst/shift_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     8.969    RAM_inst/shift_reg[2]_i_5_n_0
    SLICE_X35Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     9.186 r  RAM_inst/shift_reg_reg[2]_i_3/O
                         net (fo=1, routed)           0.299     9.485    uartTransmitter_inst/shift_reg_reg[2]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.299     9.784 r  uartTransmitter_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.784    uartTransmitter_inst/p_1_in[2]
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.436     8.441    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[2]/C
                         clock pessimism              0.398     8.839    
                         clock uncertainty           -0.194     8.645    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029     8.674    uartTransmitter_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.073ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.666ns  (logic 3.089ns (54.515%)  route 2.577ns (45.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.600     4.089    RAM_inst/clk_200
    RAMB36_X1Y11         RAMB36E1                                     r  RAM_inst/memory_reg_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     6.543 r  RAM_inst/memory_reg_10/DOBDO[0]
                         net (fo=5, routed)           2.134     8.677    RAM_inst/data_out[20]
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  RAM_inst/shift_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     8.801    RAM_inst/shift_reg[7]_i_5_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     9.015 r  RAM_inst/shift_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.443     9.458    uartTransmitter_inst/shift_reg_reg[7]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.297     9.755 r  uartTransmitter_inst/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.755    uartTransmitter_inst/p_1_in[7]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.651    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031     8.682    uartTransmitter_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 -1.073    

Slack (VIOLATED) :        -1.070ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_25/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.656ns  (logic 3.089ns (54.613%)  route 2.567ns (45.387%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 4.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.601     4.090    RAM_inst/clk_200
    RAMB36_X2Y11         RAMB36E1                                     r  RAM_inst/memory_reg_25/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.544 r  RAM_inst/memory_reg_25/DOBDO[1]
                         net (fo=5, routed)           2.130     8.674    RAM_inst/data_out[51]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.798 r  RAM_inst/shift_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.798    RAM_inst/shift_reg[3]_i_4_n_0
    SLICE_X35Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     9.010 r  RAM_inst/shift_reg_reg[3]_i_3/O
                         net (fo=1, routed)           0.437     9.447    uartTransmitter_inst/shift_reg_reg[3]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.299     9.746 r  uartTransmitter_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.746    uartTransmitter_inst/p_1_in[3]
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.436     8.441    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[3]/C
                         clock pessimism              0.398     8.839    
                         clock uncertainty           -0.194     8.645    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.031     8.676    uartTransmitter_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 -1.070    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_26/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.679ns  (logic 3.089ns (54.396%)  route 2.590ns (45.603%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.596     4.085    RAM_inst/clk_200
    RAMB36_X0Y12         RAMB36E1                                     r  RAM_inst/memory_reg_26/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.539 r  RAM_inst/memory_reg_26/DOBDO[1]
                         net (fo=5, routed)           2.139     8.677    RAM_inst/data_out[53]
    SLICE_X15Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.801 r  RAM_inst/shift_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     8.801    RAM_inst/shift_reg[5]_i_4_n_0
    SLICE_X15Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.013 r  RAM_inst/shift_reg_reg[5]_i_3/O
                         net (fo=1, routed)           0.451     9.464    uartTransmitter_inst/shift_reg_reg[5]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.299     9.763 r  uartTransmitter_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.763    uartTransmitter_inst/p_1_in[5]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.440     8.445    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[5]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.194     8.649    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.077     8.726    uartTransmitter_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        4.130ns  (logic 1.058ns (25.620%)  route 3.072ns (74.380%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          1.784     6.275    controlUnit_inst/w_ram_controller_busy
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.152     6.427 r  controlUnit_inst/current_state_i_9/O
                         net (fo=1, routed)           0.691     7.118    controlUnit_inst/current_state_i_9_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.326     7.444 r  controlUnit_inst/current_state_i_4/O
                         net (fo=1, routed)           0.597     8.041    controlUnit_inst/current_state_i_4_n_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  controlUnit_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     8.165    controlUnit_inst/current_state_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.444     8.449    controlUnit_inst/clk_100
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.194     8.653    
    SLICE_X46Y12         FDCE (Setup_fdce_C_D)        0.081     8.734    controlUnit_inst/current_state_reg
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        3.899ns  (logic 0.934ns (23.955%)  route 2.965ns (76.045%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          2.079     6.570    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.150     6.720 r  controlUnit_inst/execution_cycles[2]_i_2/O
                         net (fo=1, routed)           0.886     7.607    controlUnit_inst/execution_cycles[2]_i_2_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I1_O)        0.328     7.935 r  controlUnit_inst/execution_cycles[2]_i_1/O
                         net (fo=1, routed)           0.000     7.935    controlUnit_inst/execution_cycles[2]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.443     8.448    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.194     8.652    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.081     8.733    controlUnit_inst/execution_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        3.458ns  (logic 0.704ns (20.361%)  route 2.754ns (79.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          2.079     6.570    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.694 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.675     7.369    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  controlUnit_inst/execution_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     7.493    controlUnit_inst/execution_cycles[0]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.443     8.448    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.194     8.652    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.077     8.729    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  1.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/ram_controller_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.919%)  route 0.748ns (80.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.748     0.258    controlUnit_inst/w_ram_controller_busy
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  controlUnit_inst/ram_controller_en_i_1/O
                         net (fo=1, routed)           0.000     0.303    controlUnit_inst/ram_controller_en_i_1_n_0
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/ram_controller_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/ram_controller_en_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X44Y13         FDCE (Hold_fdce_C_D)         0.091    -0.020    controlUnit_inst/ram_controller_en_reg
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.956%)  route 0.850ns (82.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.850     0.360    controlUnit_inst/w_ram_controller_busy
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  controlUnit_inst/execution_cycles[3]_i_2/O
                         net (fo=1, routed)           0.000     0.405    controlUnit_inst/execution_cycles[3]_i_2_n_0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X47Y13         FDCE (Hold_fdce_C_D)         0.091    -0.020    controlUnit_inst/execution_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.231ns (21.435%)  route 0.847ns (78.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.684     0.195    controlUnit_inst/w_ram_controller_busy
    SLICE_X47Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  controlUnit_inst/current_state_i_2/O
                         net (fo=1, routed)           0.162     0.402    controlUnit_inst/current_state_i_2_n_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.447 r  controlUnit_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     0.447    controlUnit_inst/current_state_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.830    -0.860    controlUnit_inst/clk_100
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.194    -0.110    
    SLICE_X46Y12         FDCE (Hold_fdce_C_D)         0.121     0.011    controlUnit_inst/current_state_reg
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.119%)  route 0.768ns (76.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.056     0.369    controlUnit_inst/execution_cycles0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X46Y13         FDCE (Hold_fdce_C_CE)       -0.016    -0.127    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.119%)  route 0.768ns (76.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.056     0.369    controlUnit_inst/execution_cycles0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X46Y13         FDCE (Hold_fdce_C_CE)       -0.016    -0.127    controlUnit_inst/execution_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.231ns (21.804%)  route 0.828ns (78.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.116     0.429    controlUnit_inst/execution_cycles0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X47Y13         FDCE (Hold_fdce_C_CE)       -0.039    -0.150    controlUnit_inst/execution_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.231ns (21.804%)  route 0.828ns (78.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.116     0.429    controlUnit_inst/execution_cycles0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X47Y13         FDCE (Hold_fdce_C_CE)       -0.039    -0.150    controlUnit_inst/execution_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 RAM_inst/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.675ns (56.128%)  route 0.528ns (43.872%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.596    -0.585    RAM_inst/clk_200
    RAMB36_X0Y5          RAMB36E1                                     r  RAM_inst/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.000 r  RAM_inst/memory_reg_2/DOBDO[1]
                         net (fo=5, routed)           0.365     0.365    uartTransmitter_inst/data_out[4]
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.410 r  uartTransmitter_inst/shift_reg[6]_i_2/O
                         net (fo=1, routed)           0.162     0.573    uartTransmitter_inst/shift_reg[6]_i_2_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  uartTransmitter_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.618    uartTransmitter_inst/p_1_in[6]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.827    -0.863    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.194    -0.113    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.121     0.008    uartTransmitter_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.231ns (18.787%)  route 0.999ns (81.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.846     0.356    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.401 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.153     0.554    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.599 r  controlUnit_inst/execution_cycles[1]_i_1/O
                         net (fo=1, routed)           0.000     0.599    controlUnit_inst/execution_cycles[1]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X47Y13         FDCE (Hold_fdce_C_D)         0.092    -0.019    controlUnit_inst/execution_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.231ns (17.639%)  route 1.079ns (82.361%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.846     0.356    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.401 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.233     0.634    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.045     0.679 r  controlUnit_inst/execution_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    controlUnit_inst/execution_cycles[0]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.111    
    SLICE_X46Y13         FDCE (Hold_fdce_C_D)         0.120     0.009    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clockGenerator
  To Clock:  clk_200_clockGenerator

Setup :         2445  Failing Endpoints,  Worst Slack       -6.062ns,  Total Violation    -5453.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.062ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.518ns (5.065%)  route 9.710ns (94.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.710     9.278    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.441    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[50]/C
                         clock pessimism              0.398     3.839    
                         clock uncertainty           -0.194     3.645    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/inputCache_a/data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -6.062    

Slack (VIOLATED) :        -6.062ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.518ns (5.065%)  route 9.710ns (94.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.710     9.278    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.441    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[51]/C
                         clock pessimism              0.398     3.839    
                         clock uncertainty           -0.194     3.645    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/inputCache_a/data_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -6.062    

Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 0.518ns (5.110%)  route 9.619ns (94.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.619     9.188    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y59         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.439    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y59         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[57]/C
                         clock pessimism              0.398     3.837    
                         clock uncertainty           -0.194     3.643    
    SLICE_X28Y59         FDRE (Setup_fdre_C_R)       -0.429     3.214    generate_cores[0].core/inputCache_a/data_reg_reg[57]
  -------------------------------------------------------------------
                         required time                          3.214    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.855ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_address_read_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_24/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 0.828ns (8.328%)  route 9.115ns (91.672%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.554    -0.958    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  controlUnit_inst/ram_address_read_reg[10]/Q
                         net (fo=65, routed)          2.641     2.139    controlUnit_inst/ram_address_write[10]
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.263 f  controlUnit_inst/memory_reg_0_i_52/O
                         net (fo=1, routed)           0.667     2.930    controlUnit_inst/memory_reg_0_i_52_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.054 r  controlUnit_inst/memory_reg_0_i_34/O
                         net (fo=448, routed)         4.989     8.044    generate_cores[1].core/inputCache_b/memory_reg_31_1
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.168 r  generate_cores[1].core/inputCache_b/memory_reg_24_i_28/O
                         net (fo=1, routed)           0.818     8.985    RAM_inst/memory_reg_24_2[1]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.488     3.492    RAM_inst/clk_200
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/CLKBWRCLK
                         clock pessimism              0.398     3.891    
                         clock uncertainty           -0.194     3.696    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     3.130    RAM_inst/memory_reg_24
  -------------------------------------------------------------------
                         required time                          3.130    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 -5.855    

Slack (VIOLATED) :        -5.831ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[1].core/inputCache_a/data_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 0.518ns (5.232%)  route 9.382ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.382     8.950    generate_cores[1].core/inputCache_a/ram_controller_reset
    SLICE_X38Y54         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.439    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X38Y54         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[29]/C
                         clock pessimism              0.398     3.837    
                         clock uncertainty           -0.194     3.643    
    SLICE_X38Y54         FDRE (Setup_fdre_C_R)       -0.524     3.119    generate_cores[1].core/inputCache_a/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          3.119    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 -5.831    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[20]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.644    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/outputCache_b/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[21]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.644    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/outputCache_b/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[22]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.644    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/outputCache_b/data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[23]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.644    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/outputCache_b/data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -5.434ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_address_read_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_24/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 0.828ns (8.696%)  route 8.694ns (91.304%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.554    -0.958    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  controlUnit_inst/ram_address_read_reg[10]/Q
                         net (fo=65, routed)          2.641     2.139    controlUnit_inst/ram_address_write[10]
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.263 f  controlUnit_inst/memory_reg_0_i_52/O
                         net (fo=1, routed)           0.667     2.930    controlUnit_inst/memory_reg_0_i_52_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.054 r  controlUnit_inst/memory_reg_0_i_34/O
                         net (fo=448, routed)         4.595     7.650    generate_cores[1].core/inputCache_b/memory_reg_31_1
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  generate_cores[1].core/inputCache_b/memory_reg_24_i_16/O
                         net (fo=1, routed)           0.791     8.564    RAM_inst/memory_reg_24_2[13]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.488     3.492    RAM_inst/clk_200
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/CLKBWRCLK
                         clock pessimism              0.398     3.891    
                         clock uncertainty           -0.194     3.696    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     3.130    RAM_inst/memory_reg_24
  -------------------------------------------------------------------
                         required time                          3.130    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                 -5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.881%)  route 0.506ns (73.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[1]/Q
                         net (fo=15, routed)          0.506     0.022    controlUnit_inst/w_nQubits[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.067 r  controlUnit_inst/iterations_needed[12]_i_1/O
                         net (fo=1, routed)           0.000     0.067    RAM_controller_inst/iterations_needed_reg[12]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.092    -0.025    RAM_controller_inst/iterations_needed_reg[12]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.490%)  route 0.516ns (73.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[1]/Q
                         net (fo=15, routed)          0.516     0.032    controlUnit_inst/w_nQubits[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.077 r  controlUnit_inst/iterations_needed[11]_i_1/O
                         net (fo=1, routed)           0.000     0.077    RAM_controller_inst/iterations_needed_reg[11]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.091    -0.026    RAM_controller_inst/iterations_needed_reg[11]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 controlUnit_inst/target_matrix_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.399ns (54.987%)  route 0.327ns (45.013%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/target_matrix_reg[9]_rep/Q
                         net (fo=128, routed)         0.214    -0.270    generate_cores[0].core/elementUpdating/result0_inferred__0/i__carry_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  generate_cores[0].core/elementUpdating/i__carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    -0.225    generate_cores[0].core/elementUpdating/i__carry__3_i_8__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.120 r  generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.112    -0.008    generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3_n_6
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.108     0.100 r  generate_cores[0].core/elementUpdating/data_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     0.100    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[17]
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[17]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092    -0.025    generate_cores[0].core/outputCache_b/data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.588%)  route 0.541ns (74.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/nQubits_out_reg[2]/Q
                         net (fo=15, routed)          0.541     0.057    controlUnit_inst/w_nQubits[2]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  controlUnit_inst/iterations_needed[14]_i_1/O
                         net (fo=1, routed)           0.000     0.102    RAM_controller_inst/iterations_needed_reg[14]_1
    SLICE_X40Y20         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.822    -0.868    RAM_controller_inst/clk_200
    SLICE_X40Y20         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[14]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.194    -0.118    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.091    -0.027    RAM_controller_inst/iterations_needed_reg[14]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.460%)  route 0.545ns (74.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[2]/Q
                         net (fo=15, routed)          0.545     0.060    controlUnit_inst/w_nQubits[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.105 r  controlUnit_inst/iterations_needed[10]_i_1/O
                         net (fo=1, routed)           0.000     0.105    RAM_controller_inst/iterations_needed_reg[10]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.091    -0.026    RAM_controller_inst/iterations_needed_reg[10]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 controlUnit_inst/ram_address_read_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.243%)  route 0.638ns (73.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.555    -0.626    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.498 r  controlUnit_inst/ram_address_read_reg[11]/Q
                         net (fo=65, routed)          0.369    -0.129    generate_cores[1].core/outputCache_a/ram_address_write[11]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.099    -0.030 r  generate_cores[1].core/outputCache_a/memory_reg_0_i_5/O
                         net (fo=1, routed)           0.269     0.239    RAM_inst/ADDRARDADDR[11]
    RAMB36_X1Y4          RAMB36E1                                     r  RAM_inst/memory_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.863    -0.826    RAM_inst/clk_200
    RAMB36_X1Y4          RAMB36E1                                     r  RAM_inst/memory_reg_0/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.106    RAM_inst/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.400%)  route 0.576ns (75.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[0]/Q
                         net (fo=15, routed)          0.576     0.092    controlUnit_inst/w_nQubits[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.137 r  controlUnit_inst/iterations_needed[1]_i_1/O
                         net (fo=1, routed)           0.000     0.137    RAM_controller_inst/iterations_needed_reg[1]_1
    SLICE_X38Y17         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.824    -0.866    RAM_controller_inst/clk_200
    SLICE_X38Y17         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.194    -0.116    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120     0.004    RAM_controller_inst/iterations_needed_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 controlUnit_inst/control_qubit_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.296ns (40.193%)  route 0.440ns (59.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.559    -0.622    controlUnit_inst/clk_100
    SLICE_X37Y14         FDCE                                         r  controlUnit_inst/control_qubit_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  controlUnit_inst/control_qubit_out_reg[3]/Q
                         net (fo=10, routed)          0.260    -0.221    controlUnit_inst/w_control_qubit[3]
    SLICE_X33Y14         LUT4 (Prop_lut4_I2_O)        0.048    -0.173 r  controlUnit_inst/update_a_reg_i_3__0/O
                         net (fo=2, routed)           0.180     0.007    controlUnit_inst/update_a_reg_i_3__0_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.107     0.114 r  controlUnit_inst/update_a_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    generate_cores[1].core/cachUpdateAandB/update_a_reg_reg_1
    SLICE_X33Y17         FDRE                                         r  generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.824    -0.866    generate_cores[1].core/cachUpdateAandB/clk_200
    SLICE_X33Y17         FDRE                                         r  generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.194    -0.116    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091    -0.025    generate_cores[1].core/cachUpdateAandB/update_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 controlUnit_inst/ram_address_read_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_19/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.226ns (25.860%)  route 0.648ns (74.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.555    -0.626    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.498 r  controlUnit_inst/ram_address_read_reg[13]/Q
                         net (fo=65, routed)          0.438    -0.060    generate_cores[1].core/inputCache_b/ram_address_write[13]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.098     0.038 r  generate_cores[1].core/inputCache_b/memory_reg_19_i_16/O
                         net (fo=1, routed)           0.210     0.248    RAM_inst/memory_reg_19_2[13]
    RAMB36_X1Y5          RAMB36E1                                     r  RAM_inst/memory_reg_19/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.863    -0.826    RAM_inst/clk_200
    RAMB36_X1Y5          RAMB36E1                                     r  RAM_inst/memory_reg_19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.106    RAM_inst/memory_reg_19
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 controlUnit_inst/target_matrix_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.361ns (48.562%)  route 0.382ns (51.438%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/target_matrix_reg[9]_rep/Q
                         net (fo=128, routed)         0.214    -0.270    generate_cores[0].core/elementUpdating/result0_inferred__0/i__carry_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  generate_cores[0].core/elementUpdating/i__carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    -0.225    generate_cores[0].core/elementUpdating/i__carry__3_i_8__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.168     0.013    generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3_n_7
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.105     0.118 r  generate_cores[0].core/elementUpdating/data_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.118    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[16]
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[16]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092    -0.025    generate_cores[0].core/outputCache_b/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clockGenerator_1
  To Clock:  clk_200_clockGenerator

Setup :         2445  Failing Endpoints,  Worst Slack       -6.061ns,  Total Violation    -5451.812ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.061ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.518ns (5.065%)  route 9.710ns (94.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.710     9.278    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.441    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[50]/C
                         clock pessimism              0.398     3.839    
                         clock uncertainty           -0.194     3.646    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429     3.217    generate_cores[0].core/inputCache_a/data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          3.217    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -6.061    

Slack (VIOLATED) :        -6.061ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.518ns (5.065%)  route 9.710ns (94.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.710     9.278    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.441    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[51]/C
                         clock pessimism              0.398     3.839    
                         clock uncertainty           -0.194     3.646    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429     3.217    generate_cores[0].core/inputCache_a/data_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          3.217    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -6.061    

Slack (VIOLATED) :        -5.973ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 0.518ns (5.110%)  route 9.619ns (94.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.619     9.188    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y59         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.439    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y59         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[57]/C
                         clock pessimism              0.398     3.837    
                         clock uncertainty           -0.194     3.644    
    SLICE_X28Y59         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/inputCache_a/data_reg_reg[57]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 -5.973    

Slack (VIOLATED) :        -5.854ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_address_read_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_24/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 0.828ns (8.328%)  route 9.115ns (91.672%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.554    -0.958    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  controlUnit_inst/ram_address_read_reg[10]/Q
                         net (fo=65, routed)          2.641     2.139    controlUnit_inst/ram_address_write[10]
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.263 f  controlUnit_inst/memory_reg_0_i_52/O
                         net (fo=1, routed)           0.667     2.930    controlUnit_inst/memory_reg_0_i_52_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.054 r  controlUnit_inst/memory_reg_0_i_34/O
                         net (fo=448, routed)         4.989     8.044    generate_cores[1].core/inputCache_b/memory_reg_31_1
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.168 r  generate_cores[1].core/inputCache_b/memory_reg_24_i_28/O
                         net (fo=1, routed)           0.818     8.985    RAM_inst/memory_reg_24_2[1]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.488     3.492    RAM_inst/clk_200
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/CLKBWRCLK
                         clock pessimism              0.398     3.891    
                         clock uncertainty           -0.194     3.697    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     3.131    RAM_inst/memory_reg_24
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 -5.854    

Slack (VIOLATED) :        -5.831ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[1].core/inputCache_a/data_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 0.518ns (5.232%)  route 9.382ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.382     8.950    generate_cores[1].core/inputCache_a/ram_controller_reset
    SLICE_X38Y54         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.439    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X38Y54         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[29]/C
                         clock pessimism              0.398     3.837    
                         clock uncertainty           -0.194     3.644    
    SLICE_X38Y54         FDRE (Setup_fdre_C_R)       -0.524     3.120    generate_cores[1].core/inputCache_a/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 -5.831    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[20]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.645    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/outputCache_b/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[21]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.645    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/outputCache_b/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[22]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.645    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/outputCache_b/data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[23]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.645    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/outputCache_b/data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_address_read_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_24/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 0.828ns (8.696%)  route 8.694ns (91.304%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.554    -0.958    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  controlUnit_inst/ram_address_read_reg[10]/Q
                         net (fo=65, routed)          2.641     2.139    controlUnit_inst/ram_address_write[10]
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.263 f  controlUnit_inst/memory_reg_0_i_52/O
                         net (fo=1, routed)           0.667     2.930    controlUnit_inst/memory_reg_0_i_52_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.054 r  controlUnit_inst/memory_reg_0_i_34/O
                         net (fo=448, routed)         4.595     7.650    generate_cores[1].core/inputCache_b/memory_reg_31_1
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  generate_cores[1].core/inputCache_b/memory_reg_24_i_16/O
                         net (fo=1, routed)           0.791     8.564    RAM_inst/memory_reg_24_2[13]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.488     3.492    RAM_inst/clk_200
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/CLKBWRCLK
                         clock pessimism              0.398     3.891    
                         clock uncertainty           -0.194     3.697    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     3.131    RAM_inst/memory_reg_24
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                 -5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.881%)  route 0.506ns (73.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[1]/Q
                         net (fo=15, routed)          0.506     0.022    controlUnit_inst/w_nQubits[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.067 r  controlUnit_inst/iterations_needed[12]_i_1/O
                         net (fo=1, routed)           0.000     0.067    RAM_controller_inst/iterations_needed_reg[12]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.092    -0.026    RAM_controller_inst/iterations_needed_reg[12]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.490%)  route 0.516ns (73.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[1]/Q
                         net (fo=15, routed)          0.516     0.032    controlUnit_inst/w_nQubits[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.077 r  controlUnit_inst/iterations_needed[11]_i_1/O
                         net (fo=1, routed)           0.000     0.077    RAM_controller_inst/iterations_needed_reg[11]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.091    -0.027    RAM_controller_inst/iterations_needed_reg[11]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 controlUnit_inst/target_matrix_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.399ns (54.987%)  route 0.327ns (45.013%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/target_matrix_reg[9]_rep/Q
                         net (fo=128, routed)         0.214    -0.270    generate_cores[0].core/elementUpdating/result0_inferred__0/i__carry_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  generate_cores[0].core/elementUpdating/i__carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    -0.225    generate_cores[0].core/elementUpdating/i__carry__3_i_8__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.120 r  generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.112    -0.008    generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3_n_6
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.108     0.100 r  generate_cores[0].core/elementUpdating/data_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     0.100    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[17]
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[17]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092    -0.026    generate_cores[0].core/outputCache_b/data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.588%)  route 0.541ns (74.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/nQubits_out_reg[2]/Q
                         net (fo=15, routed)          0.541     0.057    controlUnit_inst/w_nQubits[2]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  controlUnit_inst/iterations_needed[14]_i_1/O
                         net (fo=1, routed)           0.000     0.102    RAM_controller_inst/iterations_needed_reg[14]_1
    SLICE_X40Y20         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.822    -0.868    RAM_controller_inst/clk_200
    SLICE_X40Y20         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[14]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.194    -0.119    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.091    -0.028    RAM_controller_inst/iterations_needed_reg[14]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.460%)  route 0.545ns (74.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[2]/Q
                         net (fo=15, routed)          0.545     0.060    controlUnit_inst/w_nQubits[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.105 r  controlUnit_inst/iterations_needed[10]_i_1/O
                         net (fo=1, routed)           0.000     0.105    RAM_controller_inst/iterations_needed_reg[10]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.091    -0.027    RAM_controller_inst/iterations_needed_reg[10]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlUnit_inst/ram_address_read_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.243%)  route 0.638ns (73.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.555    -0.626    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.498 r  controlUnit_inst/ram_address_read_reg[11]/Q
                         net (fo=65, routed)          0.369    -0.129    generate_cores[1].core/outputCache_a/ram_address_write[11]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.099    -0.030 r  generate_cores[1].core/outputCache_a/memory_reg_0_i_5/O
                         net (fo=1, routed)           0.269     0.239    RAM_inst/ADDRARDADDR[11]
    RAMB36_X1Y4          RAMB36E1                                     r  RAM_inst/memory_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.863    -0.826    RAM_inst/clk_200
    RAMB36_X1Y4          RAMB36E1                                     r  RAM_inst/memory_reg_0/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.078    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.105    RAM_inst/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.400%)  route 0.576ns (75.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[0]/Q
                         net (fo=15, routed)          0.576     0.092    controlUnit_inst/w_nQubits[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.137 r  controlUnit_inst/iterations_needed[1]_i_1/O
                         net (fo=1, routed)           0.000     0.137    RAM_controller_inst/iterations_needed_reg[1]_1
    SLICE_X38Y17         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.824    -0.866    RAM_controller_inst/clk_200
    SLICE_X38Y17         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.194    -0.117    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120     0.003    RAM_controller_inst/iterations_needed_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 controlUnit_inst/control_qubit_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.296ns (40.193%)  route 0.440ns (59.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.559    -0.622    controlUnit_inst/clk_100
    SLICE_X37Y14         FDCE                                         r  controlUnit_inst/control_qubit_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  controlUnit_inst/control_qubit_out_reg[3]/Q
                         net (fo=10, routed)          0.260    -0.221    controlUnit_inst/w_control_qubit[3]
    SLICE_X33Y14         LUT4 (Prop_lut4_I2_O)        0.048    -0.173 r  controlUnit_inst/update_a_reg_i_3__0/O
                         net (fo=2, routed)           0.180     0.007    controlUnit_inst/update_a_reg_i_3__0_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.107     0.114 r  controlUnit_inst/update_a_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    generate_cores[1].core/cachUpdateAandB/update_a_reg_reg_1
    SLICE_X33Y17         FDRE                                         r  generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.824    -0.866    generate_cores[1].core/cachUpdateAandB/clk_200
    SLICE_X33Y17         FDRE                                         r  generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.194    -0.117    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091    -0.026    generate_cores[1].core/cachUpdateAandB/update_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 controlUnit_inst/ram_address_read_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_19/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.226ns (25.860%)  route 0.648ns (74.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.555    -0.626    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.498 r  controlUnit_inst/ram_address_read_reg[13]/Q
                         net (fo=65, routed)          0.438    -0.060    generate_cores[1].core/inputCache_b/ram_address_write[13]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.098     0.038 r  generate_cores[1].core/inputCache_b/memory_reg_19_i_16/O
                         net (fo=1, routed)           0.210     0.248    RAM_inst/memory_reg_19_2[13]
    RAMB36_X1Y5          RAMB36E1                                     r  RAM_inst/memory_reg_19/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.863    -0.826    RAM_inst/clk_200
    RAMB36_X1Y5          RAMB36E1                                     r  RAM_inst/memory_reg_19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.078    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.105    RAM_inst/memory_reg_19
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 controlUnit_inst/target_matrix_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.361ns (48.562%)  route 0.382ns (51.438%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/target_matrix_reg[9]_rep/Q
                         net (fo=128, routed)         0.214    -0.270    generate_cores[0].core/elementUpdating/result0_inferred__0/i__carry_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  generate_cores[0].core/elementUpdating/i__carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    -0.225    generate_cores[0].core/elementUpdating/i__carry__3_i_8__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.168     0.013    generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3_n_7
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.105     0.118 r  generate_cores[0].core/elementUpdating/data_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.118    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[16]
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[16]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092    -0.026    generate_cores[0].core/outputCache_b/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clockGenerator_1
  To Clock:  clk_200_clockGenerator

Setup :         1123  Failing Endpoints,  Worst Slack       -9.106ns,  Total Violation    -3659.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.106ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        14.044ns  (logic 10.359ns (73.762%)  route 3.685ns (26.238%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.314 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.466    12.780    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_6
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.306    13.086 r  generate_cores[1].core/elementUpdating/data_reg[29]_i_1__2/O
                         net (fo=1, routed)           0.000    13.086    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[29]
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[29]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.031     3.980    generate_cores[1].core/outputCache_b/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          3.980    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 -9.106    

Slack (VIOLATED) :        -8.986ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.924ns  (logic 10.270ns (73.756%)  route 3.654ns (26.244%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.436    12.666    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_5
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.301    12.967 r  generate_cores[1].core/elementUpdating/data_reg[30]_i_1__2/O
                         net (fo=1, routed)           0.000    12.967    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[30]
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[30]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.032     3.981    generate_cores[1].core/outputCache_b/data_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 -8.986    

Slack (VIOLATED) :        -8.962ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 10.431ns (74.727%)  route 3.528ns (25.273%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.198 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[1]
                         net (fo=1, routed)           0.494    12.692    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_6
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.306    12.998 r  generate_cores[1].core/elementUpdating/data_reg[61]_i_1__2/O
                         net (fo=1, routed)           0.000    12.998    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[61]
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.504     3.509    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[61]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.031     4.036    generate_cores[1].core/outputCache_b/data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 -8.962    

Slack (VIOLATED) :        -8.922ns  (required time - arrival time)
  Source:                 generate_cores[0].core/inputCache_b/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 10.338ns (74.634%)  route 3.514ns (25.366%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.557    -0.955    generate_cores[0].core/inputCache_b/clk_200
    SLICE_X11Y19         FDRE                                         r  generate_cores[0].core/inputCache_b/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  generate_cores[0].core/inputCache_b/data_out_reg[32]/Q
                         net (fo=7, routed)           0.611     0.112    generate_cores[0].core/inputCache_b/w_v_b_not_updated[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  generate_cores[0].core/inputCache_b/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.236    generate_cores[0].core/elementUpdating/ARG__17_0[0]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.768 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.768    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.882 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.882    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.996    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.851     2.181    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.211 r  generate_cores[0].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.213    generate_cores[0].core/elementUpdating/ARG__17_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.731 r  generate_cores[0].core/elementUpdating/ARG__18/P[4]
                         net (fo=2, routed)           1.125     8.856    generate_cores[0].core/elementUpdating/ARG__18_n_101
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.980 r  generate_cores[0].core/elementUpdating/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     8.980    generate_cores[0].core/elementUpdating/i__carry__0_i_3__5_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.513 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.513    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.630 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.639    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.756    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.990    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.341    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.458 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.458    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.677 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9/O[0]
                         net (fo=1, routed)           0.616    11.293    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9_n_7
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.295    11.588 r  generate_cores[0].core/elementUpdating/i__carry__5_i_6__1/O
                         net (fo=1, routed)           0.000    11.588    generate_cores[0].core/elementUpdating/i__carry__5_i_6__1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.968 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.968    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.291 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6/O[1]
                         net (fo=1, routed)           0.300    12.591    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6_n_6
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.306    12.897 r  generate_cores[0].core/elementUpdating/data_reg[61]_i_1__0/O
                         net (fo=1, routed)           0.000    12.897    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[61]
    SLICE_X9Y32          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.442     3.447    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X9Y32          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[61]/C
                         clock pessimism              0.564     4.010    
                         clock uncertainty           -0.067     3.943    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.032     3.975    generate_cores[0].core/outputCache_b/data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 -8.922    

Slack (VIOLATED) :        -8.921ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.909ns  (logic 10.242ns (73.638%)  route 3.667ns (26.362%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.197 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.448    12.645    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_6
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.306    12.951 r  generate_cores[1].core/elementUpdating/data_reg[25]_i_1__2/O
                         net (fo=1, routed)           0.000    12.951    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[25]
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[25]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.081     4.030    generate_cores[1].core/outputCache_b/data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          4.030    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                 -8.921    

Slack (VIOLATED) :        -8.914ns  (required time - arrival time)
  Source:                 generate_cores[0].core/inputCache_b/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.844ns  (logic 10.331ns (74.623%)  route 3.513ns (25.377%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 3.448 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.557    -0.955    generate_cores[0].core/inputCache_b/clk_200
    SLICE_X11Y19         FDRE                                         r  generate_cores[0].core/inputCache_b/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  generate_cores[0].core/inputCache_b/data_out_reg[32]/Q
                         net (fo=7, routed)           0.611     0.112    generate_cores[0].core/inputCache_b/w_v_b_not_updated[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  generate_cores[0].core/inputCache_b/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.236    generate_cores[0].core/elementUpdating/ARG__17_0[0]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.768 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.768    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.882 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.882    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.996    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.851     2.181    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.211 r  generate_cores[0].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.213    generate_cores[0].core/elementUpdating/ARG__17_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.731 r  generate_cores[0].core/elementUpdating/ARG__18/P[4]
                         net (fo=2, routed)           1.125     8.856    generate_cores[0].core/elementUpdating/ARG__18_n_101
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.980 r  generate_cores[0].core/elementUpdating/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     8.980    generate_cores[0].core/elementUpdating/i__carry__0_i_3__5_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.513 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.513    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.630 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.639    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.756    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.990    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.341    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.458 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.458    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.677 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9/O[0]
                         net (fo=1, routed)           0.616    11.293    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9_n_7
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.295    11.588 r  generate_cores[0].core/elementUpdating/i__carry__5_i_6__1/O
                         net (fo=1, routed)           0.000    11.588    generate_cores[0].core/elementUpdating/i__carry__5_i_6__1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.968 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.968    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.283 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6/O[3]
                         net (fo=1, routed)           0.300    12.583    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6_n_4
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.307    12.890 r  generate_cores[0].core/elementUpdating/data_reg[63]_i_1__0/O
                         net (fo=1, routed)           0.000    12.890    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[63]
    SLICE_X9Y33          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.443     3.448    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X9Y33          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[63]/C
                         clock pessimism              0.564     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.032     3.976    generate_cores[0].core/outputCache_b/data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          3.976    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 -8.914    

Slack (VIOLATED) :        -8.892ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.877ns  (logic 10.352ns (74.597%)  route 3.525ns (25.403%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.306 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.307    12.613    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_4
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.307    12.920 r  generate_cores[1].core/elementUpdating/data_reg[31]_i_1__2/O
                         net (fo=1, routed)           0.000    12.920    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[31]
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[31]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.079     4.028    generate_cores[1].core/outputCache_b/data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          4.028    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                 -8.892    

Slack (VIOLATED) :        -8.880ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 10.342ns (74.530%)  route 3.534ns (25.470%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.114 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[2]
                         net (fo=1, routed)           0.501    12.615    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_5
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.916 r  generate_cores[1].core/elementUpdating/data_reg[62]_i_1__2/O
                         net (fo=1, routed)           0.000    12.916    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[62]
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.504     3.509    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[62]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.031     4.036    generate_cores[1].core/outputCache_b/data_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 -8.880    

Slack (VIOLATED) :        -8.843ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.774ns  (logic 10.424ns (75.681%)  route 3.350ns (24.319%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.190 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[3]
                         net (fo=1, routed)           0.316    12.506    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_4
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.307    12.813 r  generate_cores[1].core/elementUpdating/data_reg[63]_i_1__2/O
                         net (fo=1, routed)           0.000    12.813    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[63]
    SLICE_X55Y26         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.442    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X55Y26         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[63]/C
                         clock pessimism              0.564     4.005    
                         clock uncertainty           -0.067     3.938    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.032     3.970    generate_cores[1].core/outputCache_b/data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                 -8.843    

Slack (VIOLATED) :        -8.837ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator rise@5.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 10.235ns (73.961%)  route 3.603ns (26.039%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.189 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.385    12.574    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_4
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.307    12.881 r  generate_cores[1].core/elementUpdating/data_reg[27]_i_1__2/O
                         net (fo=1, routed)           0.000    12.881    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[27]
    SLICE_X59Y34         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.512     3.517    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y34         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[27]/C
                         clock pessimism              0.564     4.080    
                         clock uncertainty           -0.067     4.013    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.031     4.044    generate_cores[1].core/outputCache_b/data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -8.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_a/address_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_a/address_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.033%)  route 0.313ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X39Y26         FDRE                                         r  generate_cores[1].core/outputCache_a/address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  generate_cores[1].core/outputCache_a/address_reg_reg[9]/Q
                         net (fo=1, routed)           0.313    -0.176    generate_cores[1].core/outputCache_a/address_reg_reg_n_0_[9]
    SLICE_X32Y33         FDRE                                         r  generate_cores[1].core/outputCache_a/address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.825    -0.865    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X32Y33         FDRE                                         r  generate_cores[1].core/outputCache_a/address_out_reg[9]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.067    -0.294    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.072    -0.222    generate_cores[1].core/outputCache_a/address_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_a/data_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_a/data_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.818%)  route 0.270ns (62.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.554    -0.627    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X46Y28         FDRE                                         r  generate_cores[1].core/outputCache_a/data_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  generate_cores[1].core/outputCache_a/data_reg_reg[44]/Q
                         net (fo=1, routed)           0.270    -0.194    generate_cores[1].core/outputCache_a/data_reg_reg_n_0_[44]
    SLICE_X34Y27         FDRE                                         r  generate_cores[1].core/outputCache_a/data_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.818    -0.872    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X34Y27         FDRE                                         r  generate_cores[1].core/outputCache_a/data_out_reg[44]/C
                         clock pessimism              0.503    -0.368    
                         clock uncertainty            0.067    -0.301    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059    -0.242    generate_cores[1].core/outputCache_a/data_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 generate_cores[1].core/inputCache_a/data_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/inputCache_a/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.736%)  route 0.282ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.562    -0.619    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X34Y43         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  generate_cores[1].core/inputCache_a/data_reg_reg[61]/Q
                         net (fo=3, routed)           0.282    -0.173    generate_cores[1].core/inputCache_a/data_reg_reg[63]_0[61]
    SLICE_X36Y39         FDRE                                         r  generate_cores[1].core/inputCache_a/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.830    -0.860    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X36Y39         FDRE                                         r  generate_cores[1].core/inputCache_a/data_out_reg[61]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.067    -0.289    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.066    -0.223    generate_cores[1].core/inputCache_a/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.067    -0.298    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.337    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.067    -0.298    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.337    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.067    -0.298    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.337    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.067    -0.298    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.337    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_b/address_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/address_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.780%)  route 0.278ns (65.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.550    -0.631    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X38Y25         FDRE                                         r  generate_cores[1].core/outputCache_b/address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.483 r  generate_cores[1].core/outputCache_b/address_reg_reg[3]/Q
                         net (fo=1, routed)           0.278    -0.206    generate_cores[1].core/outputCache_b/address_reg_reg_n_0_[3]
    SLICE_X33Y33         FDRE                                         r  generate_cores[1].core/outputCache_b/address_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.825    -0.865    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X33Y33         FDRE                                         r  generate_cores[1].core/outputCache_b/address_out_reg[3]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.067    -0.294    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.013    -0.281    generate_cores[1].core/outputCache_b/address_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.260%)  route 0.215ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.215    -0.250    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.819    -0.871    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.067    -0.300    
    SLICE_X37Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.339    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.260%)  route 0.215ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.215    -0.250    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.819    -0.871    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.067    -0.300    
    SLICE_X37Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.339    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clockGenerator
  To Clock:  clk_100_clockGenerator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[4]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[5]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[6]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.325ns (23.441%)  route 4.328ns (76.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.886     4.699    controlUnit_inst/program_counter0
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y5          FDCE                                         r  controlUnit_inst/program_counter_reg[7]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y5          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 uartTransmitter_inst/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.704ns (12.539%)  route 4.911ns (87.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.553    -0.959    uartTransmitter_inst/clk_100
    SLICE_X31Y30         FDRE                                         r  uartTransmitter_inst/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  uartTransmitter_inst/packet_counter_reg[2]/Q
                         net (fo=20, routed)          2.224     1.721    uartTransmitter_inst/Q[2]
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     1.845 r  uartTransmitter_inst/bit_counter[3]_i_1/O
                         net (fo=8, routed)           1.586     3.431    uartTransmitter_inst/tick_counter
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.555 r  uartTransmitter_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           1.101     4.656    uartTransmitter_inst/shift_reg[8]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/C
                         clock pessimism              0.564     9.010    
                         clock uncertainty           -0.074     8.936    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205     8.731    uartTransmitter_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[0]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[1]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 controlUnit_inst/memory_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/program_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.325ns (23.647%)  route 4.278ns (76.353%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.558    -0.954    controlUnit_inst/clk_100
    SLICE_X44Y17         FDCE                                         r  controlUnit_inst/memory_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  controlUnit_inst/memory_address_reg_reg[5]/Q
                         net (fo=7, routed)           1.404     0.906    controlUnit_inst/memory_address_reg_reg_n_0_[5]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  controlUnit_inst/program_counter[9]_i_22/O
                         net (fo=1, routed)           0.000     1.030    controlUnit_inst/program_counter[9]_i_22_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.410 r  controlUnit_inst/program_counter_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.410    controlUnit_inst/program_counter_reg[9]_i_8_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.527 r  controlUnit_inst/program_counter_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           1.397     2.924    controlUnit_inst/program_counter_reg[9]_i_7_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  controlUnit_inst/program_counter[9]_i_4/O
                         net (fo=1, routed)           0.641     3.689    controlUnit_inst/program_counter[9]_i_4_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.813 r  controlUnit_inst/program_counter[9]_i_1/O
                         net (fo=10, routed)          0.836     4.650    controlUnit_inst/program_counter0
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448     8.453    controlUnit_inst/clk_100
    SLICE_X44Y4          FDCE                                         r  controlUnit_inst/program_counter_reg[2]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X44Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.751    controlUnit_inst/program_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.128%)  route 0.210ns (59.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y0          FDRE                                         r  bootloader_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.210    -0.265    programMemory_inst/program_memory_data_in[3]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bootloader_inst/program_memory_write_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/FSM_onehot_processing_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/FSM_onehot_processing_cycles_reg[0]/Q
                         net (fo=3, routed)           0.076    -0.399    bootloader_inst/FSM_onehot_processing_cycles_reg_n_0_[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045    -0.354 r  bootloader_inst/program_memory_write_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.354    bootloader_inst/program_memory_write_enable_i_1_n_0
    SLICE_X45Y2          FDRE                                         r  bootloader_inst/program_memory_write_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.835    -0.855    bootloader_inst/clk_100
    SLICE_X45Y2          FDRE                                         r  bootloader_inst/program_memory_write_enable_reg/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X45Y2          FDRE (Hold_fdre_C_D)         0.091    -0.438    bootloader_inst/program_memory_write_enable_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.458%)  route 0.268ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y1          FDRE                                         r  bootloader_inst/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[6]/Q
                         net (fo=2, routed)           0.268    -0.207    programMemory_inst/program_memory_data_in[6]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.772%)  route 0.270ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X46Y0          FDRE                                         r  bootloader_inst/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  bootloader_inst/data_reg_reg[5]/Q
                         net (fo=2, routed)           0.270    -0.182    programMemory_inst/program_memory_data_in[5]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.209%)  route 0.374ns (66.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  uartTransmitter_inst/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.374    -0.110    uartTransmitter_inst/shift_reg_reg_n_0_[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.065 r  uartTransmitter_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    uartTransmitter_inst/p_1_in[0]
    SLICE_X36Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.824    -0.866    uartTransmitter_inst/clk_100
    SLICE_X36Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[0]/C
                         clock pessimism              0.503    -0.362    
                         clock uncertainty            0.074    -0.288    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.091    -0.197    uartTransmitter_inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/tick_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.554    -0.627    uartTransmitter_inst/clk_100
    SLICE_X42Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  uartTransmitter_inst/tick_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.336    uartTransmitter_inst/tick_counter_reg[0]
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.049    -0.287 r  uartTransmitter_inst/tick_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    uartTransmitter_inst/p_0_in__0[4]
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.822    -0.868    uartTransmitter_inst/clk_100
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[4]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.107    -0.433    uartTransmitter_inst/tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.792%)  route 0.294ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X46Y1          FDRE                                         r  bootloader_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  bootloader_inst/data_reg_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.158    programMemory_inst/program_memory_data_in[0]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.676%)  route 0.319ns (69.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X44Y1          FDRE                                         r  bootloader_inst/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.319    -0.157    programMemory_inst/program_memory_data_in[7]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bootloader_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programMemory_inst/memory_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.306%)  route 0.324ns (69.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.565    -0.616    bootloader_inst/clk_100
    SLICE_X47Y2          FDRE                                         r  bootloader_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bootloader_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.324    -0.151    programMemory_inst/program_memory_data_in[2]
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.878    -0.811    programMemory_inst/clk_100
    RAMB18_X1Y0          RAMB18E1                                     r  programMemory_inst/memory_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.074    -0.462    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.307    programMemory_inst/memory_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uartTransmitter_inst/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTransmitter_inst/tick_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.554    -0.627    uartTransmitter_inst/clk_100
    SLICE_X42Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  uartTransmitter_inst/tick_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.336    uartTransmitter_inst/tick_counter_reg[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  uartTransmitter_inst/tick_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    uartTransmitter_inst/p_0_in__0[3]
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.822    -0.868    uartTransmitter_inst/clk_100
    SLICE_X43Y20         FDRE                                         r  uartTransmitter_inst/tick_counter_reg[3]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.092    -0.448    uartTransmitter_inst/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clockGenerator
  To Clock:  clk_100_clockGenerator_1

Setup :            7  Failing Endpoints,  Worst Slack       -1.414ns,  Total Violation       -8.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.414ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        6.020ns  (logic 3.094ns (51.397%)  route 2.926ns (48.603%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 4.075 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.586     4.075    RAM_inst/clk_200
    RAMB36_X1Y14         RAMB36E1                                     r  RAM_inst/memory_reg_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.529 r  RAM_inst/memory_reg_15/DOBDO[1]
                         net (fo=5, routed)           2.486     9.014    RAM_inst/data_out[31]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.138 r  RAM_inst/shift_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     9.138    RAM_inst/shift_reg[4]_i_5_n_0
    SLICE_X13Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.355 r  RAM_inst/shift_reg_reg[4]_i_3/O
                         net (fo=1, routed)           0.440     9.795    uartTransmitter_inst/shift_reg_reg[4]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.299    10.094 r  uartTransmitter_inst/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.094    uartTransmitter_inst/p_1_in[4]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.652    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.029     8.681    uartTransmitter_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 -1.414    

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.910ns  (logic 3.089ns (52.269%)  route 2.821ns (47.731%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 4.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.612     4.100    RAM_inst/clk_200
    RAMB36_X0Y1          RAMB36E1                                     r  RAM_inst/memory_reg_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.554 r  RAM_inst/memory_reg_16/DOBDO[1]
                         net (fo=5, routed)           2.219     8.773    RAM_inst/data_out[33]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.897 r  RAM_inst/shift_reg[6]_i_5/O
                         net (fo=1, routed)           0.000     8.897    RAM_inst/shift_reg[6]_i_5_n_0
    SLICE_X14Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     9.111 r  RAM_inst/shift_reg_reg[6]_i_3/O
                         net (fo=1, routed)           0.602     9.713    uartTransmitter_inst/shift_reg_reg[6]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.297    10.010 r  uartTransmitter_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.010    uartTransmitter_inst/p_1_in[6]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.440     8.445    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.194     8.650    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.081     8.731    uartTransmitter_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.117ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_28/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.719ns  (logic 3.084ns (53.929%)  route 2.635ns (46.071%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 4.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.592     4.081    RAM_inst/clk_200
    RAMB36_X1Y13         RAMB36E1                                     r  RAM_inst/memory_reg_28/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     6.535 r  RAM_inst/memory_reg_28/DOBDO[0]
                         net (fo=5, routed)           2.077     8.612    RAM_inst/data_out[56]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.736 r  RAM_inst/shift_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     8.736    RAM_inst/shift_reg[8]_i_6_n_0
    SLICE_X12Y35         MUXF7 (Prop_muxf7_I0_O)      0.209     8.945 r  RAM_inst/shift_reg_reg[8]_i_3/O
                         net (fo=1, routed)           0.558     9.502    uartTransmitter_inst/shift_reg_reg[8]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.297     9.799 r  uartTransmitter_inst/shift_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     9.799    uartTransmitter_inst/p_1_in[8]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.652    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031     8.683    uartTransmitter_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                 -1.117    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.683ns  (logic 3.094ns (54.446%)  route 2.589ns (45.554%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 4.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.613     4.101    RAM_inst/clk_200
    RAMB36_X2Y8          RAMB36E1                                     r  RAM_inst/memory_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.555 r  RAM_inst/memory_reg_7/DOBDO[1]
                         net (fo=5, routed)           2.290     8.845    RAM_inst/data_out[15]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  RAM_inst/shift_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     8.969    RAM_inst/shift_reg[2]_i_5_n_0
    SLICE_X35Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     9.186 r  RAM_inst/shift_reg_reg[2]_i_3/O
                         net (fo=1, routed)           0.299     9.485    uartTransmitter_inst/shift_reg_reg[2]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.299     9.784 r  uartTransmitter_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.784    uartTransmitter_inst/p_1_in[2]
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.436     8.441    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[2]/C
                         clock pessimism              0.398     8.839    
                         clock uncertainty           -0.194     8.646    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029     8.675    uartTransmitter_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 -1.109    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.666ns  (logic 3.089ns (54.515%)  route 2.577ns (45.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.600     4.089    RAM_inst/clk_200
    RAMB36_X1Y11         RAMB36E1                                     r  RAM_inst/memory_reg_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     6.543 r  RAM_inst/memory_reg_10/DOBDO[0]
                         net (fo=5, routed)           2.134     8.677    RAM_inst/data_out[20]
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  RAM_inst/shift_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     8.801    RAM_inst/shift_reg[7]_i_5_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     9.015 r  RAM_inst/shift_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.443     9.458    uartTransmitter_inst/shift_reg_reg[7]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.297     9.755 r  uartTransmitter_inst/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.755    uartTransmitter_inst/p_1_in[7]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.652    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031     8.683    uartTransmitter_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_25/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.656ns  (logic 3.089ns (54.613%)  route 2.567ns (45.387%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 4.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.601     4.090    RAM_inst/clk_200
    RAMB36_X2Y11         RAMB36E1                                     r  RAM_inst/memory_reg_25/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.544 r  RAM_inst/memory_reg_25/DOBDO[1]
                         net (fo=5, routed)           2.130     8.674    RAM_inst/data_out[51]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.798 r  RAM_inst/shift_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.798    RAM_inst/shift_reg[3]_i_4_n_0
    SLICE_X35Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     9.010 r  RAM_inst/shift_reg_reg[3]_i_3/O
                         net (fo=1, routed)           0.437     9.447    uartTransmitter_inst/shift_reg_reg[3]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.299     9.746 r  uartTransmitter_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.746    uartTransmitter_inst/p_1_in[3]
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.436     8.441    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[3]/C
                         clock pessimism              0.398     8.839    
                         clock uncertainty           -0.194     8.646    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.031     8.677    uartTransmitter_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 -1.069    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_26/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        5.679ns  (logic 3.089ns (54.396%)  route 2.590ns (45.603%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.596     4.085    RAM_inst/clk_200
    RAMB36_X0Y12         RAMB36E1                                     r  RAM_inst/memory_reg_26/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.539 r  RAM_inst/memory_reg_26/DOBDO[1]
                         net (fo=5, routed)           2.139     8.677    RAM_inst/data_out[53]
    SLICE_X15Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.801 r  RAM_inst/shift_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     8.801    RAM_inst/shift_reg[5]_i_4_n_0
    SLICE_X15Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.013 r  RAM_inst/shift_reg_reg[5]_i_3/O
                         net (fo=1, routed)           0.451     9.464    uartTransmitter_inst/shift_reg_reg[5]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.299     9.763 r  uartTransmitter_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.763    uartTransmitter_inst/p_1_in[5]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.440     8.445    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[5]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.194     8.650    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.077     8.727    uartTransmitter_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        4.130ns  (logic 1.058ns (25.620%)  route 3.072ns (74.380%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          1.784     6.275    controlUnit_inst/w_ram_controller_busy
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.152     6.427 r  controlUnit_inst/current_state_i_9/O
                         net (fo=1, routed)           0.691     7.118    controlUnit_inst/current_state_i_9_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.326     7.444 r  controlUnit_inst/current_state_i_4/O
                         net (fo=1, routed)           0.597     8.041    controlUnit_inst/current_state_i_4_n_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  controlUnit_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     8.165    controlUnit_inst/current_state_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.444     8.449    controlUnit_inst/clk_100
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.194     8.654    
    SLICE_X46Y12         FDCE (Setup_fdce_C_D)        0.081     8.735    controlUnit_inst/current_state_reg
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        3.899ns  (logic 0.934ns (23.955%)  route 2.965ns (76.045%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          2.079     6.570    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.150     6.720 r  controlUnit_inst/execution_cycles[2]_i_2/O
                         net (fo=1, routed)           0.886     7.607    controlUnit_inst/execution_cycles[2]_i_2_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I1_O)        0.328     7.935 r  controlUnit_inst/execution_cycles[2]_i_1/O
                         net (fo=1, routed)           0.000     7.935    controlUnit_inst/execution_cycles[2]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.443     8.448    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.194     8.653    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.081     8.734    controlUnit_inst/execution_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator rise@5.000ns)
  Data Path Delay:        3.458ns  (logic 0.704ns (20.361%)  route 2.754ns (79.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          2.079     6.570    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.694 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.675     7.369    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  controlUnit_inst/execution_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     7.493    controlUnit_inst/execution_cycles[0]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.443     8.448    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.194     8.653    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.077     8.730    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  1.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/ram_controller_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.919%)  route 0.748ns (80.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.748     0.258    controlUnit_inst/w_ram_controller_busy
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  controlUnit_inst/ram_controller_en_i_1/O
                         net (fo=1, routed)           0.000     0.303    controlUnit_inst/ram_controller_en_i_1_n_0
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/ram_controller_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/ram_controller_en_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X44Y13         FDCE (Hold_fdce_C_D)         0.091    -0.021    controlUnit_inst/ram_controller_en_reg
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.956%)  route 0.850ns (82.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.850     0.360    controlUnit_inst/w_ram_controller_busy
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  controlUnit_inst/execution_cycles[3]_i_2/O
                         net (fo=1, routed)           0.000     0.405    controlUnit_inst/execution_cycles[3]_i_2_n_0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X47Y13         FDCE (Hold_fdce_C_D)         0.091    -0.021    controlUnit_inst/execution_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.231ns (21.435%)  route 0.847ns (78.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.684     0.195    controlUnit_inst/w_ram_controller_busy
    SLICE_X47Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  controlUnit_inst/current_state_i_2/O
                         net (fo=1, routed)           0.162     0.402    controlUnit_inst/current_state_i_2_n_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.447 r  controlUnit_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     0.447    controlUnit_inst/current_state_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.830    -0.860    controlUnit_inst/clk_100
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.194    -0.111    
    SLICE_X46Y12         FDCE (Hold_fdce_C_D)         0.121     0.010    controlUnit_inst/current_state_reg
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.119%)  route 0.768ns (76.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.056     0.369    controlUnit_inst/execution_cycles0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X46Y13         FDCE (Hold_fdce_C_CE)       -0.016    -0.128    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.119%)  route 0.768ns (76.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.056     0.369    controlUnit_inst/execution_cycles0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X46Y13         FDCE (Hold_fdce_C_CE)       -0.016    -0.128    controlUnit_inst/execution_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.231ns (21.804%)  route 0.828ns (78.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.116     0.429    controlUnit_inst/execution_cycles0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X47Y13         FDCE (Hold_fdce_C_CE)       -0.039    -0.151    controlUnit_inst/execution_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.231ns (21.804%)  route 0.828ns (78.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.116     0.429    controlUnit_inst/execution_cycles0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X47Y13         FDCE (Hold_fdce_C_CE)       -0.039    -0.151    controlUnit_inst/execution_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 RAM_inst/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.675ns (56.128%)  route 0.528ns (43.872%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.596    -0.585    RAM_inst/clk_200
    RAMB36_X0Y5          RAMB36E1                                     r  RAM_inst/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.000 r  RAM_inst/memory_reg_2/DOBDO[1]
                         net (fo=5, routed)           0.365     0.365    uartTransmitter_inst/data_out[4]
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.410 r  uartTransmitter_inst/shift_reg[6]_i_2/O
                         net (fo=1, routed)           0.162     0.573    uartTransmitter_inst/shift_reg[6]_i_2_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  uartTransmitter_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.618    uartTransmitter_inst/p_1_in[6]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.827    -0.863    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.194    -0.114    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.121     0.007    uartTransmitter_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.231ns (18.787%)  route 0.999ns (81.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.846     0.356    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.401 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.153     0.554    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.599 r  controlUnit_inst/execution_cycles[1]_i_1/O
                         net (fo=1, routed)           0.000     0.599    controlUnit_inst/execution_cycles[1]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X47Y13         FDCE (Hold_fdce_C_D)         0.092    -0.020    controlUnit_inst/execution_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.231ns (17.639%)  route 1.079ns (82.361%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.846     0.356    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.401 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.233     0.634    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.045     0.679 r  controlUnit_inst/execution_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    controlUnit_inst/execution_cycles[0]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X46Y13         FDCE (Hold_fdce_C_D)         0.120     0.008    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clockGenerator_1
  To Clock:  clk_100_clockGenerator_1

Setup :            7  Failing Endpoints,  Worst Slack       -1.414ns,  Total Violation       -8.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.414ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        6.020ns  (logic 3.094ns (51.397%)  route 2.926ns (48.603%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 4.075 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.586     4.075    RAM_inst/clk_200
    RAMB36_X1Y14         RAMB36E1                                     r  RAM_inst/memory_reg_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.529 r  RAM_inst/memory_reg_15/DOBDO[1]
                         net (fo=5, routed)           2.486     9.014    RAM_inst/data_out[31]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.138 r  RAM_inst/shift_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     9.138    RAM_inst/shift_reg[4]_i_5_n_0
    SLICE_X13Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.355 r  RAM_inst/shift_reg_reg[4]_i_3/O
                         net (fo=1, routed)           0.440     9.795    uartTransmitter_inst/shift_reg_reg[4]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.299    10.094 r  uartTransmitter_inst/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.094    uartTransmitter_inst/p_1_in[4]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.652    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.029     8.681    uartTransmitter_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 -1.414    

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.910ns  (logic 3.089ns (52.269%)  route 2.821ns (47.731%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 4.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.612     4.100    RAM_inst/clk_200
    RAMB36_X0Y1          RAMB36E1                                     r  RAM_inst/memory_reg_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.554 r  RAM_inst/memory_reg_16/DOBDO[1]
                         net (fo=5, routed)           2.219     8.773    RAM_inst/data_out[33]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.897 r  RAM_inst/shift_reg[6]_i_5/O
                         net (fo=1, routed)           0.000     8.897    RAM_inst/shift_reg[6]_i_5_n_0
    SLICE_X14Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     9.111 r  RAM_inst/shift_reg_reg[6]_i_3/O
                         net (fo=1, routed)           0.602     9.713    uartTransmitter_inst/shift_reg_reg[6]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.297    10.010 r  uartTransmitter_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.010    uartTransmitter_inst/p_1_in[6]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.440     8.445    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.194     8.650    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.081     8.731    uartTransmitter_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.117ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_28/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.719ns  (logic 3.084ns (53.929%)  route 2.635ns (46.071%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 4.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.592     4.081    RAM_inst/clk_200
    RAMB36_X1Y13         RAMB36E1                                     r  RAM_inst/memory_reg_28/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     6.535 r  RAM_inst/memory_reg_28/DOBDO[0]
                         net (fo=5, routed)           2.077     8.612    RAM_inst/data_out[56]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.736 r  RAM_inst/shift_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     8.736    RAM_inst/shift_reg[8]_i_6_n_0
    SLICE_X12Y35         MUXF7 (Prop_muxf7_I0_O)      0.209     8.945 r  RAM_inst/shift_reg_reg[8]_i_3/O
                         net (fo=1, routed)           0.558     9.502    uartTransmitter_inst/shift_reg_reg[8]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.297     9.799 r  uartTransmitter_inst/shift_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     9.799    uartTransmitter_inst/p_1_in[8]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.652    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031     8.683    uartTransmitter_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                 -1.117    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.683ns  (logic 3.094ns (54.446%)  route 2.589ns (45.554%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 4.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.613     4.101    RAM_inst/clk_200
    RAMB36_X2Y8          RAMB36E1                                     r  RAM_inst/memory_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.555 r  RAM_inst/memory_reg_7/DOBDO[1]
                         net (fo=5, routed)           2.290     8.845    RAM_inst/data_out[15]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  RAM_inst/shift_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     8.969    RAM_inst/shift_reg[2]_i_5_n_0
    SLICE_X35Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     9.186 r  RAM_inst/shift_reg_reg[2]_i_3/O
                         net (fo=1, routed)           0.299     9.485    uartTransmitter_inst/shift_reg_reg[2]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.299     9.784 r  uartTransmitter_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.784    uartTransmitter_inst/p_1_in[2]
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.436     8.441    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[2]/C
                         clock pessimism              0.398     8.839    
                         clock uncertainty           -0.194     8.646    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029     8.675    uartTransmitter_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 -1.109    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.666ns  (logic 3.089ns (54.515%)  route 2.577ns (45.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 4.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.600     4.089    RAM_inst/clk_200
    RAMB36_X1Y11         RAMB36E1                                     r  RAM_inst/memory_reg_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     6.543 r  RAM_inst/memory_reg_10/DOBDO[0]
                         net (fo=5, routed)           2.134     8.677    RAM_inst/data_out[20]
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  RAM_inst/shift_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     8.801    RAM_inst/shift_reg[7]_i_5_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     9.015 r  RAM_inst/shift_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.443     9.458    uartTransmitter_inst/shift_reg_reg[7]_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.297     9.755 r  uartTransmitter_inst/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.755    uartTransmitter_inst/p_1_in[7]
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.442     8.447    uartTransmitter_inst/clk_100
    SLICE_X13Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[7]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.194     8.652    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031     8.683    uartTransmitter_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_25/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.656ns  (logic 3.089ns (54.613%)  route 2.567ns (45.387%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 4.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.601     4.090    RAM_inst/clk_200
    RAMB36_X2Y11         RAMB36E1                                     r  RAM_inst/memory_reg_25/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.544 r  RAM_inst/memory_reg_25/DOBDO[1]
                         net (fo=5, routed)           2.130     8.674    RAM_inst/data_out[51]
    SLICE_X35Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.798 r  RAM_inst/shift_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.798    RAM_inst/shift_reg[3]_i_4_n_0
    SLICE_X35Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     9.010 r  RAM_inst/shift_reg_reg[3]_i_3/O
                         net (fo=1, routed)           0.437     9.447    uartTransmitter_inst/shift_reg_reg[3]_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.299     9.746 r  uartTransmitter_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.746    uartTransmitter_inst/p_1_in[3]
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.436     8.441    uartTransmitter_inst/clk_100
    SLICE_X35Y32         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[3]/C
                         clock pessimism              0.398     8.839    
                         clock uncertainty           -0.194     8.646    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.031     8.677    uartTransmitter_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 -1.069    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 RAM_inst/memory_reg_26/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        5.679ns  (logic 3.089ns (54.396%)  route 2.590ns (45.603%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.596     4.085    RAM_inst/clk_200
    RAMB36_X0Y12         RAMB36E1                                     r  RAM_inst/memory_reg_26/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     6.539 r  RAM_inst/memory_reg_26/DOBDO[1]
                         net (fo=5, routed)           2.139     8.677    RAM_inst/data_out[53]
    SLICE_X15Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.801 r  RAM_inst/shift_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     8.801    RAM_inst/shift_reg[5]_i_4_n_0
    SLICE_X15Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.013 r  RAM_inst/shift_reg_reg[5]_i_3/O
                         net (fo=1, routed)           0.451     9.464    uartTransmitter_inst/shift_reg_reg[5]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.299     9.763 r  uartTransmitter_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.763    uartTransmitter_inst/p_1_in[5]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.440     8.445    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[5]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.194     8.650    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.077     8.727    uartTransmitter_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        4.130ns  (logic 1.058ns (25.620%)  route 3.072ns (74.380%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          1.784     6.275    controlUnit_inst/w_ram_controller_busy
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.152     6.427 r  controlUnit_inst/current_state_i_9/O
                         net (fo=1, routed)           0.691     7.118    controlUnit_inst/current_state_i_9_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.326     7.444 r  controlUnit_inst/current_state_i_4/O
                         net (fo=1, routed)           0.597     8.041    controlUnit_inst/current_state_i_4_n_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  controlUnit_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     8.165    controlUnit_inst/current_state_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.444     8.449    controlUnit_inst/clk_100
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.194     8.654    
    SLICE_X46Y12         FDCE (Setup_fdce_C_D)        0.081     8.735    controlUnit_inst/current_state_reg
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        3.899ns  (logic 0.934ns (23.955%)  route 2.965ns (76.045%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          2.079     6.570    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.150     6.720 r  controlUnit_inst/execution_cycles[2]_i_2/O
                         net (fo=1, routed)           0.886     7.607    controlUnit_inst/execution_cycles[2]_i_2_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I1_O)        0.328     7.935 r  controlUnit_inst/execution_cycles[2]_i_1/O
                         net (fo=1, routed)           0.000     7.935    controlUnit_inst/execution_cycles[2]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.443     8.448    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.194     8.653    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.081     8.734    controlUnit_inst/execution_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_200_clockGenerator_1 rise@5.000ns)
  Data Path Delay:        3.458ns  (logic 0.704ns (20.361%)  route 2.754ns (79.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 4.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     0.731 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     2.392    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.547     4.035    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     4.491 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          2.079     6.570    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.694 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.675     7.369    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.493 r  controlUnit_inst/execution_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     7.493    controlUnit_inst/execution_cycles[0]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.443     8.448    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.194     8.653    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.077     8.730    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  1.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/ram_controller_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.919%)  route 0.748ns (80.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.748     0.258    controlUnit_inst/w_ram_controller_busy
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  controlUnit_inst/ram_controller_en_i_1/O
                         net (fo=1, routed)           0.000     0.303    controlUnit_inst/ram_controller_en_i_1_n_0
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/ram_controller_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/ram_controller_en_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X44Y13         FDCE (Hold_fdce_C_D)         0.091    -0.021    controlUnit_inst/ram_controller_en_reg
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.956%)  route 0.850ns (82.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.850     0.360    controlUnit_inst/w_ram_controller_busy
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  controlUnit_inst/execution_cycles[3]_i_2/O
                         net (fo=1, routed)           0.000     0.405    controlUnit_inst/execution_cycles[3]_i_2_n_0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X47Y13         FDCE (Hold_fdce_C_D)         0.091    -0.021    controlUnit_inst/execution_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.231ns (21.435%)  route 0.847ns (78.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.684     0.195    controlUnit_inst/w_ram_controller_busy
    SLICE_X47Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  controlUnit_inst/current_state_i_2/O
                         net (fo=1, routed)           0.162     0.402    controlUnit_inst/current_state_i_2_n_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.447 r  controlUnit_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     0.447    controlUnit_inst/current_state_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.830    -0.860    controlUnit_inst/clk_100
    SLICE_X46Y12         FDCE                                         r  controlUnit_inst/current_state_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.194    -0.111    
    SLICE_X46Y12         FDCE (Hold_fdce_C_D)         0.121     0.010    controlUnit_inst/current_state_reg
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.119%)  route 0.768ns (76.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.056     0.369    controlUnit_inst/execution_cycles0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X46Y13         FDCE (Hold_fdce_C_CE)       -0.016    -0.128    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.119%)  route 0.768ns (76.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.056     0.369    controlUnit_inst/execution_cycles0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X46Y13         FDCE (Hold_fdce_C_CE)       -0.016    -0.128    controlUnit_inst/execution_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.231ns (21.804%)  route 0.828ns (78.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.116     0.429    controlUnit_inst/execution_cycles0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X47Y13         FDCE (Hold_fdce_C_CE)       -0.039    -0.151    controlUnit_inst/execution_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.231ns (21.804%)  route 0.828ns (78.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.623     0.134    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  controlUnit_inst/execution_cycles[3]_i_4/O
                         net (fo=1, routed)           0.089     0.268    controlUnit_inst/execution_cycles[3]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  controlUnit_inst/execution_cycles[3]_i_1/O
                         net (fo=4, routed)           0.116     0.429    controlUnit_inst/execution_cycles0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X47Y13         FDCE (Hold_fdce_C_CE)       -0.039    -0.151    controlUnit_inst/execution_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 RAM_inst/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTransmitter_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.675ns (56.128%)  route 0.528ns (43.872%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.596    -0.585    RAM_inst/clk_200
    RAMB36_X0Y5          RAMB36E1                                     r  RAM_inst/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.000 r  RAM_inst/memory_reg_2/DOBDO[1]
                         net (fo=5, routed)           0.365     0.365    uartTransmitter_inst/data_out[4]
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.410 r  uartTransmitter_inst/shift_reg[6]_i_2/O
                         net (fo=1, routed)           0.162     0.573    uartTransmitter_inst/shift_reg[6]_i_2_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  uartTransmitter_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.618    uartTransmitter_inst/p_1_in[6]
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.827    -0.863    uartTransmitter_inst/clk_100
    SLICE_X14Y31         FDRE                                         r  uartTransmitter_inst/shift_reg_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.194    -0.114    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.121     0.007    uartTransmitter_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.231ns (18.787%)  route 0.999ns (81.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.846     0.356    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.401 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.153     0.554    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.599 r  controlUnit_inst/execution_cycles[1]_i_1/O
                         net (fo=1, routed)           0.000     0.599    controlUnit_inst/execution_cycles[1]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X47Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X47Y13         FDCE (Hold_fdce_C_D)         0.092    -0.020    controlUnit_inst/execution_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 RAM_controller_inst/buffer_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controlUnit_inst/execution_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.231ns (17.639%)  route 1.079ns (82.361%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    RAM_controller_inst/clk_200
    SLICE_X36Y23         FDRE                                         r  RAM_controller_inst/buffer_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  RAM_controller_inst/buffer_busy_reg/Q
                         net (fo=23, routed)          0.846     0.356    controlUnit_inst/w_ram_controller_busy
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.401 r  controlUnit_inst/execution_cycles[1]_i_2/O
                         net (fo=2, routed)           0.233     0.634    controlUnit_inst/execution_cycles[1]_i_2_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.045     0.679 r  controlUnit_inst/execution_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    controlUnit_inst/execution_cycles[0]_i_1_n_0
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X46Y13         FDCE                                         r  controlUnit_inst/execution_cycles_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X46Y13         FDCE (Hold_fdce_C_D)         0.120     0.008    controlUnit_inst/execution_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clockGenerator
  To Clock:  clk_200_clockGenerator_1

Setup :         2445  Failing Endpoints,  Worst Slack       -6.062ns,  Total Violation    -5453.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.062ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.518ns (5.065%)  route 9.710ns (94.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.710     9.278    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.441    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[50]/C
                         clock pessimism              0.398     3.839    
                         clock uncertainty           -0.194     3.645    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/inputCache_a/data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -6.062    

Slack (VIOLATED) :        -6.062ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.518ns (5.065%)  route 9.710ns (94.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.710     9.278    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.441    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[51]/C
                         clock pessimism              0.398     3.839    
                         clock uncertainty           -0.194     3.645    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/inputCache_a/data_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -6.062    

Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 0.518ns (5.110%)  route 9.619ns (94.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.619     9.188    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y59         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.439    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y59         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[57]/C
                         clock pessimism              0.398     3.837    
                         clock uncertainty           -0.194     3.643    
    SLICE_X28Y59         FDRE (Setup_fdre_C_R)       -0.429     3.214    generate_cores[0].core/inputCache_a/data_reg_reg[57]
  -------------------------------------------------------------------
                         required time                          3.214    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.855ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_address_read_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_24/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 0.828ns (8.328%)  route 9.115ns (91.672%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.554    -0.958    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  controlUnit_inst/ram_address_read_reg[10]/Q
                         net (fo=65, routed)          2.641     2.139    controlUnit_inst/ram_address_write[10]
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.263 f  controlUnit_inst/memory_reg_0_i_52/O
                         net (fo=1, routed)           0.667     2.930    controlUnit_inst/memory_reg_0_i_52_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.054 r  controlUnit_inst/memory_reg_0_i_34/O
                         net (fo=448, routed)         4.989     8.044    generate_cores[1].core/inputCache_b/memory_reg_31_1
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.168 r  generate_cores[1].core/inputCache_b/memory_reg_24_i_28/O
                         net (fo=1, routed)           0.818     8.985    RAM_inst/memory_reg_24_2[1]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.488     3.492    RAM_inst/clk_200
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/CLKBWRCLK
                         clock pessimism              0.398     3.891    
                         clock uncertainty           -0.194     3.696    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     3.130    RAM_inst/memory_reg_24
  -------------------------------------------------------------------
                         required time                          3.130    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 -5.855    

Slack (VIOLATED) :        -5.831ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[1].core/inputCache_a/data_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 0.518ns (5.232%)  route 9.382ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.382     8.950    generate_cores[1].core/inputCache_a/ram_controller_reset
    SLICE_X38Y54         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.439    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X38Y54         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[29]/C
                         clock pessimism              0.398     3.837    
                         clock uncertainty           -0.194     3.643    
    SLICE_X38Y54         FDRE (Setup_fdre_C_R)       -0.524     3.119    generate_cores[1].core/inputCache_a/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          3.119    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 -5.831    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[20]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.644    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/outputCache_b/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[21]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.644    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/outputCache_b/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[22]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.644    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/outputCache_b/data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[23]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.644    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/outputCache_b/data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -5.434ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_address_read_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_24/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 0.828ns (8.696%)  route 8.694ns (91.304%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.554    -0.958    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  controlUnit_inst/ram_address_read_reg[10]/Q
                         net (fo=65, routed)          2.641     2.139    controlUnit_inst/ram_address_write[10]
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.263 f  controlUnit_inst/memory_reg_0_i_52/O
                         net (fo=1, routed)           0.667     2.930    controlUnit_inst/memory_reg_0_i_52_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.054 r  controlUnit_inst/memory_reg_0_i_34/O
                         net (fo=448, routed)         4.595     7.650    generate_cores[1].core/inputCache_b/memory_reg_31_1
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  generate_cores[1].core/inputCache_b/memory_reg_24_i_16/O
                         net (fo=1, routed)           0.791     8.564    RAM_inst/memory_reg_24_2[13]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.488     3.492    RAM_inst/clk_200
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/CLKBWRCLK
                         clock pessimism              0.398     3.891    
                         clock uncertainty           -0.194     3.696    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     3.130    RAM_inst/memory_reg_24
  -------------------------------------------------------------------
                         required time                          3.130    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                 -5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.881%)  route 0.506ns (73.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[1]/Q
                         net (fo=15, routed)          0.506     0.022    controlUnit_inst/w_nQubits[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.067 r  controlUnit_inst/iterations_needed[12]_i_1/O
                         net (fo=1, routed)           0.000     0.067    RAM_controller_inst/iterations_needed_reg[12]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.092    -0.025    RAM_controller_inst/iterations_needed_reg[12]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.490%)  route 0.516ns (73.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[1]/Q
                         net (fo=15, routed)          0.516     0.032    controlUnit_inst/w_nQubits[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.077 r  controlUnit_inst/iterations_needed[11]_i_1/O
                         net (fo=1, routed)           0.000     0.077    RAM_controller_inst/iterations_needed_reg[11]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.091    -0.026    RAM_controller_inst/iterations_needed_reg[11]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 controlUnit_inst/target_matrix_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.399ns (54.987%)  route 0.327ns (45.013%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/target_matrix_reg[9]_rep/Q
                         net (fo=128, routed)         0.214    -0.270    generate_cores[0].core/elementUpdating/result0_inferred__0/i__carry_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  generate_cores[0].core/elementUpdating/i__carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    -0.225    generate_cores[0].core/elementUpdating/i__carry__3_i_8__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.120 r  generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.112    -0.008    generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3_n_6
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.108     0.100 r  generate_cores[0].core/elementUpdating/data_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     0.100    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[17]
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[17]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092    -0.025    generate_cores[0].core/outputCache_b/data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.588%)  route 0.541ns (74.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/nQubits_out_reg[2]/Q
                         net (fo=15, routed)          0.541     0.057    controlUnit_inst/w_nQubits[2]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  controlUnit_inst/iterations_needed[14]_i_1/O
                         net (fo=1, routed)           0.000     0.102    RAM_controller_inst/iterations_needed_reg[14]_1
    SLICE_X40Y20         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.822    -0.868    RAM_controller_inst/clk_200
    SLICE_X40Y20         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[14]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.194    -0.118    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.091    -0.027    RAM_controller_inst/iterations_needed_reg[14]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.460%)  route 0.545ns (74.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[2]/Q
                         net (fo=15, routed)          0.545     0.060    controlUnit_inst/w_nQubits[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.105 r  controlUnit_inst/iterations_needed[10]_i_1/O
                         net (fo=1, routed)           0.000     0.105    RAM_controller_inst/iterations_needed_reg[10]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.091    -0.026    RAM_controller_inst/iterations_needed_reg[10]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 controlUnit_inst/ram_address_read_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.243%)  route 0.638ns (73.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.555    -0.626    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.498 r  controlUnit_inst/ram_address_read_reg[11]/Q
                         net (fo=65, routed)          0.369    -0.129    generate_cores[1].core/outputCache_a/ram_address_write[11]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.099    -0.030 r  generate_cores[1].core/outputCache_a/memory_reg_0_i_5/O
                         net (fo=1, routed)           0.269     0.239    RAM_inst/ADDRARDADDR[11]
    RAMB36_X1Y4          RAMB36E1                                     r  RAM_inst/memory_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.863    -0.826    RAM_inst/clk_200
    RAMB36_X1Y4          RAMB36E1                                     r  RAM_inst/memory_reg_0/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.106    RAM_inst/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.400%)  route 0.576ns (75.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[0]/Q
                         net (fo=15, routed)          0.576     0.092    controlUnit_inst/w_nQubits[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.137 r  controlUnit_inst/iterations_needed[1]_i_1/O
                         net (fo=1, routed)           0.000     0.137    RAM_controller_inst/iterations_needed_reg[1]_1
    SLICE_X38Y17         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.824    -0.866    RAM_controller_inst/clk_200
    SLICE_X38Y17         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.194    -0.116    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120     0.004    RAM_controller_inst/iterations_needed_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 controlUnit_inst/control_qubit_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.296ns (40.193%)  route 0.440ns (59.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.559    -0.622    controlUnit_inst/clk_100
    SLICE_X37Y14         FDCE                                         r  controlUnit_inst/control_qubit_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  controlUnit_inst/control_qubit_out_reg[3]/Q
                         net (fo=10, routed)          0.260    -0.221    controlUnit_inst/w_control_qubit[3]
    SLICE_X33Y14         LUT4 (Prop_lut4_I2_O)        0.048    -0.173 r  controlUnit_inst/update_a_reg_i_3__0/O
                         net (fo=2, routed)           0.180     0.007    controlUnit_inst/update_a_reg_i_3__0_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.107     0.114 r  controlUnit_inst/update_a_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    generate_cores[1].core/cachUpdateAandB/update_a_reg_reg_1
    SLICE_X33Y17         FDRE                                         r  generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.824    -0.866    generate_cores[1].core/cachUpdateAandB/clk_200
    SLICE_X33Y17         FDRE                                         r  generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.194    -0.116    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091    -0.025    generate_cores[1].core/cachUpdateAandB/update_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 controlUnit_inst/ram_address_read_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_19/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.226ns (25.860%)  route 0.648ns (74.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.555    -0.626    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.498 r  controlUnit_inst/ram_address_read_reg[13]/Q
                         net (fo=65, routed)          0.438    -0.060    generate_cores[1].core/inputCache_b/ram_address_write[13]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.098     0.038 r  generate_cores[1].core/inputCache_b/memory_reg_19_i_16/O
                         net (fo=1, routed)           0.210     0.248    RAM_inst/memory_reg_19_2[13]
    RAMB36_X1Y5          RAMB36E1                                     r  RAM_inst/memory_reg_19/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.863    -0.826    RAM_inst/clk_200
    RAMB36_X1Y5          RAMB36E1                                     r  RAM_inst/memory_reg_19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.106    RAM_inst/memory_reg_19
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 controlUnit_inst/target_matrix_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.361ns (48.562%)  route 0.382ns (51.438%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/target_matrix_reg[9]_rep/Q
                         net (fo=128, routed)         0.214    -0.270    generate_cores[0].core/elementUpdating/result0_inferred__0/i__carry_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  generate_cores[0].core/elementUpdating/i__carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    -0.225    generate_cores[0].core/elementUpdating/i__carry__3_i_8__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.168     0.013    generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3_n_7
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.105     0.118 r  generate_cores[0].core/elementUpdating/data_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.118    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[16]
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[16]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.117    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092    -0.025    generate_cores[0].core/outputCache_b/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clockGenerator
  To Clock:  clk_200_clockGenerator_1

Setup :         1123  Failing Endpoints,  Worst Slack       -9.106ns,  Total Violation    -3659.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.106ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        14.044ns  (logic 10.359ns (73.762%)  route 3.685ns (26.238%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.314 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.466    12.780    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_6
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.306    13.086 r  generate_cores[1].core/elementUpdating/data_reg[29]_i_1__2/O
                         net (fo=1, routed)           0.000    13.086    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[29]
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[29]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.031     3.980    generate_cores[1].core/outputCache_b/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          3.980    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 -9.106    

Slack (VIOLATED) :        -8.986ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.924ns  (logic 10.270ns (73.756%)  route 3.654ns (26.244%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.436    12.666    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_5
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.301    12.967 r  generate_cores[1].core/elementUpdating/data_reg[30]_i_1__2/O
                         net (fo=1, routed)           0.000    12.967    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[30]
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X57Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[30]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.032     3.981    generate_cores[1].core/outputCache_b/data_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 -8.986    

Slack (VIOLATED) :        -8.962ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 10.431ns (74.727%)  route 3.528ns (25.273%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.198 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[1]
                         net (fo=1, routed)           0.494    12.692    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_6
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.306    12.998 r  generate_cores[1].core/elementUpdating/data_reg[61]_i_1__2/O
                         net (fo=1, routed)           0.000    12.998    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[61]
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.504     3.509    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[61]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.031     4.036    generate_cores[1].core/outputCache_b/data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 -8.962    

Slack (VIOLATED) :        -8.922ns  (required time - arrival time)
  Source:                 generate_cores[0].core/inputCache_b/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 10.338ns (74.634%)  route 3.514ns (25.366%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.557    -0.955    generate_cores[0].core/inputCache_b/clk_200
    SLICE_X11Y19         FDRE                                         r  generate_cores[0].core/inputCache_b/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  generate_cores[0].core/inputCache_b/data_out_reg[32]/Q
                         net (fo=7, routed)           0.611     0.112    generate_cores[0].core/inputCache_b/w_v_b_not_updated[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  generate_cores[0].core/inputCache_b/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.236    generate_cores[0].core/elementUpdating/ARG__17_0[0]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.768 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.768    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.882 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.882    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.996    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.851     2.181    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.211 r  generate_cores[0].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.213    generate_cores[0].core/elementUpdating/ARG__17_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.731 r  generate_cores[0].core/elementUpdating/ARG__18/P[4]
                         net (fo=2, routed)           1.125     8.856    generate_cores[0].core/elementUpdating/ARG__18_n_101
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.980 r  generate_cores[0].core/elementUpdating/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     8.980    generate_cores[0].core/elementUpdating/i__carry__0_i_3__5_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.513 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.513    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.630 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.639    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.756    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.990    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.341    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.458 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.458    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.677 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9/O[0]
                         net (fo=1, routed)           0.616    11.293    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9_n_7
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.295    11.588 r  generate_cores[0].core/elementUpdating/i__carry__5_i_6__1/O
                         net (fo=1, routed)           0.000    11.588    generate_cores[0].core/elementUpdating/i__carry__5_i_6__1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.968 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.968    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.291 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6/O[1]
                         net (fo=1, routed)           0.300    12.591    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6_n_6
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.306    12.897 r  generate_cores[0].core/elementUpdating/data_reg[61]_i_1__0/O
                         net (fo=1, routed)           0.000    12.897    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[61]
    SLICE_X9Y32          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.442     3.447    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X9Y32          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[61]/C
                         clock pessimism              0.564     4.010    
                         clock uncertainty           -0.067     3.943    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.032     3.975    generate_cores[0].core/outputCache_b/data_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 -8.922    

Slack (VIOLATED) :        -8.921ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.909ns  (logic 10.242ns (73.638%)  route 3.667ns (26.362%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.197 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.448    12.645    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_6
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.306    12.951 r  generate_cores[1].core/elementUpdating/data_reg[25]_i_1__2/O
                         net (fo=1, routed)           0.000    12.951    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[25]
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[25]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.081     4.030    generate_cores[1].core/outputCache_b/data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          4.030    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                 -8.921    

Slack (VIOLATED) :        -8.914ns  (required time - arrival time)
  Source:                 generate_cores[0].core/inputCache_b/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.844ns  (logic 10.331ns (74.623%)  route 3.513ns (25.377%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 3.448 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.557    -0.955    generate_cores[0].core/inputCache_b/clk_200
    SLICE_X11Y19         FDRE                                         r  generate_cores[0].core/inputCache_b/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  generate_cores[0].core/inputCache_b/data_out_reg[32]/Q
                         net (fo=7, routed)           0.611     0.112    generate_cores[0].core/inputCache_b/w_v_b_not_updated[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  generate_cores[0].core/inputCache_b/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.236    generate_cores[0].core/elementUpdating/ARG__17_0[0]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.768 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.768    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.882 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.882    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.996    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.851     2.181    generate_cores[0].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.211 r  generate_cores[0].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.213    generate_cores[0].core/elementUpdating/ARG__17_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.731 r  generate_cores[0].core/elementUpdating/ARG__18/P[4]
                         net (fo=2, routed)           1.125     8.856    generate_cores[0].core/elementUpdating/ARG__18_n_101
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.980 r  generate_cores[0].core/elementUpdating/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     8.980    generate_cores[0].core/elementUpdating/i__carry__0_i_3__5_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.513 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.513    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.630 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.639    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.756    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.990    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.341    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.458 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.458    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__8_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.677 r  generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9/O[0]
                         net (fo=1, routed)           0.616    11.293    generate_cores[0].core/elementUpdating/ARG_inferred__4/i__carry__9_n_7
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.295    11.588 r  generate_cores[0].core/elementUpdating/i__carry__5_i_6__1/O
                         net (fo=1, routed)           0.000    11.588    generate_cores[0].core/elementUpdating/i__carry__5_i_6__1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.968 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.968    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.283 r  generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6/O[3]
                         net (fo=1, routed)           0.300    12.583    generate_cores[0].core/elementUpdating/result0_inferred__2/i__carry__6_n_4
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.307    12.890 r  generate_cores[0].core/elementUpdating/data_reg[63]_i_1__0/O
                         net (fo=1, routed)           0.000    12.890    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[63]
    SLICE_X9Y33          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.443     3.448    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X9Y33          FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[63]/C
                         clock pessimism              0.564     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.032     3.976    generate_cores[0].core/outputCache_b/data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          3.976    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 -8.914    

Slack (VIOLATED) :        -8.892ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.877ns  (logic 10.352ns (74.597%)  route 3.525ns (25.403%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.991    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.306 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.307    12.613    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__6_n_4
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.307    12.920 r  generate_cores[1].core/elementUpdating/data_reg[31]_i_1__2/O
                         net (fo=1, routed)           0.000    12.920    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[31]
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.448     3.453    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X56Y36         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[31]/C
                         clock pessimism              0.564     4.016    
                         clock uncertainty           -0.067     3.949    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.079     4.028    generate_cores[1].core/outputCache_b/data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          4.028    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                 -8.892    

Slack (VIOLATED) :        -8.880ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 10.342ns (74.530%)  route 3.534ns (25.470%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.114 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[2]
                         net (fo=1, routed)           0.501    12.615    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_5
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.916 r  generate_cores[1].core/elementUpdating/data_reg[62]_i_1__2/O
                         net (fo=1, routed)           0.000    12.916    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[62]
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.504     3.509    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y27         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[62]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.031     4.036    generate_cores[1].core/outputCache_b/data_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 -8.880    

Slack (VIOLATED) :        -8.843ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.774ns  (logic 10.424ns (75.681%)  route 3.350ns (24.319%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.551    -0.961    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X53Y24         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  generate_cores[1].core/inputCache_b/data_out_reg[33]/Q
                         net (fo=7, routed)           0.728     0.223    generate_cores[1].core/inputCache_b/w_v_b_not_updated[33]
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.347 r  generate_cores[1].core/inputCache_b/i__carry_i_3__16/O
                         net (fo=1, routed)           0.000     0.347    generate_cores[1].core/elementUpdating/ARG__17_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.897 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.897    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.011 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.011    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.125    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__1_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2/O[1]
                         net (fo=2, routed)           0.816     2.275    generate_cores[1].core/elementUpdating/ARG0_inferred__1/i__carry__2_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030     6.305 r  generate_cores[1].core/elementUpdating/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002     6.307    generate_cores[1].core/elementUpdating/ARG__17_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.825 r  generate_cores[1].core/elementUpdating/ARG__18/P[1]
                         net (fo=2, routed)           0.784     8.609    generate_cores[1].core/elementUpdating/ARG__18_n_104
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  generate_cores[1].core/elementUpdating/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     8.733    generate_cores[1].core/elementUpdating/i__carry_i_2__13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.113 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.113    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.230    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.347    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.581    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__3_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.904 r  generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4/O[1]
                         net (fo=1, routed)           0.694    10.599    generate_cores[1].core/elementUpdating/ARG_inferred__4/i__carry__4_n_6
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.306    10.905 r  generate_cores[1].core/elementUpdating/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    10.905    generate_cores[1].core/elementUpdating/i__carry__0_i_5__4_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.281 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.281    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.398    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.641    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.758    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.875    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.190 r  generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6/O[3]
                         net (fo=1, routed)           0.316    12.506    generate_cores[1].core/elementUpdating/result0_inferred__2/i__carry__6_n_4
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.307    12.813 r  generate_cores[1].core/elementUpdating/data_reg[63]_i_1__2/O
                         net (fo=1, routed)           0.000    12.813    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[63]
    SLICE_X55Y26         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.442    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X55Y26         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[63]/C
                         clock pessimism              0.564     4.005    
                         clock uncertainty           -0.067     3.938    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.032     3.970    generate_cores[1].core/outputCache_b/data_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                 -8.843    

Slack (VIOLATED) :        -8.837ns  (required time - arrival time)
  Source:                 generate_cores[1].core/inputCache_b/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/data_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 10.235ns (73.961%)  route 3.603ns (26.039%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.554    -0.958    generate_cores[1].core/inputCache_b/clk_200
    SLICE_X52Y22         FDRE                                         r  generate_cores[1].core/inputCache_b/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  generate_cores[1].core/inputCache_b/data_out_reg[35]/Q
                         net (fo=7, routed)           0.877     0.438    generate_cores[1].core/inputCache_b/w_v_b_not_updated[35]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.562 r  generate_cores[1].core/inputCache_b/ARG0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    generate_cores[1].core/elementUpdating/S[3]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.938 r  generate_cores[1].core/elementUpdating/ARG0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.938    generate_cores[1].core/elementUpdating/ARG0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  generate_cores[1].core/elementUpdating/ARG0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.055    generate_cores[1].core/elementUpdating/ARG0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  generate_cores[1].core/elementUpdating/ARG0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.172    generate_cores[1].core/elementUpdating/ARG0_carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.495 r  generate_cores[1].core/elementUpdating/ARG0_carry__2/O[1]
                         net (fo=2, routed)           0.699     2.193    generate_cores[1].core/elementUpdating/ARG0_carry__2_n_6
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     6.226 r  generate_cores[1].core/elementUpdating/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.228    generate_cores[1].core/elementUpdating/ARG__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.746 r  generate_cores[1].core/elementUpdating/ARG__6/P[0]
                         net (fo=2, routed)           0.902     8.648    generate_cores[1].core/elementUpdating/ARG__6_n_105
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  generate_cores[1].core/elementUpdating/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     8.772    generate_cores[1].core/elementUpdating/i__carry_i_3__10_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.322    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.436    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.550    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.664    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__2_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.778    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__3_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.892    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.006    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__5_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.120    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__6_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.234    generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__7_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  generate_cores[1].core/elementUpdating/ARG_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    11.195    generate_cores[1].core/elementUpdating/data4[22]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.494 r  generate_cores[1].core/elementUpdating/i__carry__4_i_6__3/O
                         net (fo=1, routed)           0.000    11.494    generate_cores[1].core/elementUpdating/i__carry__4_i_6__3_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.874 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.874    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__4_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.189 r  generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.385    12.574    generate_cores[1].core/elementUpdating/result0_inferred__1/i__carry__5_n_4
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.307    12.881 r  generate_cores[1].core/elementUpdating/data_reg[27]_i_1__2/O
                         net (fo=1, routed)           0.000    12.881    generate_cores[1].core/outputCache_b/data_reg_reg[63]_0[27]
    SLICE_X59Y34         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.512     3.517    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X59Y34         FDRE                                         r  generate_cores[1].core/outputCache_b/data_reg_reg[27]/C
                         clock pessimism              0.564     4.080    
                         clock uncertainty           -0.067     4.013    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.031     4.044    generate_cores[1].core/outputCache_b/data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -8.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_a/address_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_a/address_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.033%)  route 0.313ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.551    -0.630    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X39Y26         FDRE                                         r  generate_cores[1].core/outputCache_a/address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  generate_cores[1].core/outputCache_a/address_reg_reg[9]/Q
                         net (fo=1, routed)           0.313    -0.176    generate_cores[1].core/outputCache_a/address_reg_reg_n_0_[9]
    SLICE_X32Y33         FDRE                                         r  generate_cores[1].core/outputCache_a/address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.825    -0.865    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X32Y33         FDRE                                         r  generate_cores[1].core/outputCache_a/address_out_reg[9]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.067    -0.294    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.072    -0.222    generate_cores[1].core/outputCache_a/address_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_a/data_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_a/data_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.818%)  route 0.270ns (62.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.554    -0.627    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X46Y28         FDRE                                         r  generate_cores[1].core/outputCache_a/data_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  generate_cores[1].core/outputCache_a/data_reg_reg[44]/Q
                         net (fo=1, routed)           0.270    -0.194    generate_cores[1].core/outputCache_a/data_reg_reg_n_0_[44]
    SLICE_X34Y27         FDRE                                         r  generate_cores[1].core/outputCache_a/data_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.818    -0.872    generate_cores[1].core/outputCache_a/clk_200
    SLICE_X34Y27         FDRE                                         r  generate_cores[1].core/outputCache_a/data_out_reg[44]/C
                         clock pessimism              0.503    -0.368    
                         clock uncertainty            0.067    -0.301    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059    -0.242    generate_cores[1].core/outputCache_a/data_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 generate_cores[1].core/inputCache_a/data_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/inputCache_a/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.736%)  route 0.282ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.562    -0.619    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X34Y43         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  generate_cores[1].core/inputCache_a/data_reg_reg[61]/Q
                         net (fo=3, routed)           0.282    -0.173    generate_cores[1].core/inputCache_a/data_reg_reg[63]_0[61]
    SLICE_X36Y39         FDRE                                         r  generate_cores[1].core/inputCache_a/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.830    -0.860    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X36Y39         FDRE                                         r  generate_cores[1].core/inputCache_a/data_out_reg[61]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.067    -0.289    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.066    -0.223    generate_cores[1].core/inputCache_a/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.067    -0.298    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.337    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.067    -0.298    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.337    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.067    -0.298    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.337    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.192    -0.273    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.821    -0.869    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X39Y20         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.067    -0.298    
    SLICE_X39Y20         FDRE (Hold_fdre_C_CE)       -0.039    -0.337    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 generate_cores[1].core/outputCache_b/address_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/outputCache_b/address_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.780%)  route 0.278ns (65.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.550    -0.631    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X38Y25         FDRE                                         r  generate_cores[1].core/outputCache_b/address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.483 r  generate_cores[1].core/outputCache_b/address_reg_reg[3]/Q
                         net (fo=1, routed)           0.278    -0.206    generate_cores[1].core/outputCache_b/address_reg_reg_n_0_[3]
    SLICE_X33Y33         FDRE                                         r  generate_cores[1].core/outputCache_b/address_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.825    -0.865    generate_cores[1].core/outputCache_b/clk_200
    SLICE_X33Y33         FDRE                                         r  generate_cores[1].core/outputCache_b/address_out_reg[3]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.067    -0.294    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.013    -0.281    generate_cores[1].core/outputCache_b/address_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.260%)  route 0.215ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.215    -0.250    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.819    -0.871    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.067    -0.300    
    SLICE_X37Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.339    generate_cores[1].core/adressesTempCache/adress_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_200_clockGenerator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.260%)  route 0.215ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.552    -0.629    RAM_controller_inst/clk_200
    SLICE_X34Y21         FDRE                                         r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  RAM_controller_inst/core_write_addresses_to_temp_cache_en_reg[0]/Q
                         net (fo=29, routed)          0.215    -0.250    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[0]_0[0]
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.819    -0.871    generate_cores[1].core/adressesTempCache/clk_200
    SLICE_X37Y22         FDRE                                         r  generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.067    -0.300    
    SLICE_X37Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.339    generate_cores[1].core/adressesTempCache/adress_b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clockGenerator_1
  To Clock:  clk_200_clockGenerator_1

Setup :         2445  Failing Endpoints,  Worst Slack       -6.061ns,  Total Violation    -5451.812ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.061ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.518ns (5.065%)  route 9.710ns (94.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.710     9.278    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.441    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[50]/C
                         clock pessimism              0.398     3.839    
                         clock uncertainty           -0.194     3.646    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429     3.217    generate_cores[0].core/inputCache_a/data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          3.217    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -6.061    

Slack (VIOLATED) :        -6.061ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.518ns (5.065%)  route 9.710ns (94.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.710     9.278    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437     3.441    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y55         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[51]/C
                         clock pessimism              0.398     3.839    
                         clock uncertainty           -0.194     3.646    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429     3.217    generate_cores[0].core/inputCache_a/data_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          3.217    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -6.061    

Slack (VIOLATED) :        -5.973ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/inputCache_a/data_reg_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 0.518ns (5.110%)  route 9.619ns (94.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.619     9.188    generate_cores[0].core/inputCache_a/ram_controller_reset
    SLICE_X28Y59         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.439    generate_cores[0].core/inputCache_a/clk_200
    SLICE_X28Y59         FDRE                                         r  generate_cores[0].core/inputCache_a/data_reg_reg[57]/C
                         clock pessimism              0.398     3.837    
                         clock uncertainty           -0.194     3.644    
    SLICE_X28Y59         FDRE (Setup_fdre_C_R)       -0.429     3.215    generate_cores[0].core/inputCache_a/data_reg_reg[57]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 -5.973    

Slack (VIOLATED) :        -5.854ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_address_read_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_24/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 0.828ns (8.328%)  route 9.115ns (91.672%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.554    -0.958    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  controlUnit_inst/ram_address_read_reg[10]/Q
                         net (fo=65, routed)          2.641     2.139    controlUnit_inst/ram_address_write[10]
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.263 f  controlUnit_inst/memory_reg_0_i_52/O
                         net (fo=1, routed)           0.667     2.930    controlUnit_inst/memory_reg_0_i_52_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.054 r  controlUnit_inst/memory_reg_0_i_34/O
                         net (fo=448, routed)         4.989     8.044    generate_cores[1].core/inputCache_b/memory_reg_31_1
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.168 r  generate_cores[1].core/inputCache_b/memory_reg_24_i_28/O
                         net (fo=1, routed)           0.818     8.985    RAM_inst/memory_reg_24_2[1]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.488     3.492    RAM_inst/clk_200
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/CLKBWRCLK
                         clock pessimism              0.398     3.891    
                         clock uncertainty           -0.194     3.697    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     3.131    RAM_inst/memory_reg_24
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 -5.854    

Slack (VIOLATED) :        -5.831ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[1].core/inputCache_a/data_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 0.518ns (5.232%)  route 9.382ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.382     8.950    generate_cores[1].core/inputCache_a/ram_controller_reset
    SLICE_X38Y54         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.439    generate_cores[1].core/inputCache_a/clk_200
    SLICE_X38Y54         FDRE                                         r  generate_cores[1].core/inputCache_a/data_reg_reg[29]/C
                         clock pessimism              0.398     3.837    
                         clock uncertainty           -0.194     3.644    
    SLICE_X38Y54         FDRE (Setup_fdre_C_R)       -0.524     3.120    generate_cores[1].core/inputCache_a/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 -5.831    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[20]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.645    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/outputCache_b/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[21]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.645    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/outputCache_b/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[22]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.645    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/outputCache_b/data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_controller_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.518ns (5.316%)  route 9.226ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.562    -0.950    controlUnit_inst/clk_100
    SLICE_X46Y14         FDCE                                         r  controlUnit_inst/ram_controller_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  controlUnit_inst/ram_controller_reset_reg/Q
                         net (fo=731, routed)         9.226     8.795    generate_cores[0].core/outputCache_b/ram_controller_reset
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.435     3.440    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y23         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[23]/C
                         clock pessimism              0.398     3.838    
                         clock uncertainty           -0.194     3.645    
    SLICE_X15Y23         FDRE (Setup_fdre_C_R)       -0.429     3.216    generate_cores[0].core/outputCache_b/data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 controlUnit_inst/ram_address_read_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_24/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clockGenerator_1 rise@5.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 0.828ns (8.696%)  route 8.694ns (91.304%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.554    -0.958    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  controlUnit_inst/ram_address_read_reg[10]/Q
                         net (fo=65, routed)          2.641     2.139    controlUnit_inst/ram_address_write[10]
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.263 f  controlUnit_inst/memory_reg_0_i_52/O
                         net (fo=1, routed)           0.667     2.930    controlUnit_inst/memory_reg_0_i_52_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.054 r  controlUnit_inst/memory_reg_0_i_34/O
                         net (fo=448, routed)         4.595     7.650    generate_cores[1].core/inputCache_b/memory_reg_31_1
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  generate_cores[1].core/inputCache_b/memory_reg_24_i_16/O
                         net (fo=1, routed)           0.791     8.564    RAM_inst/memory_reg_24_2[13]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     0.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.914    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.488     3.492    RAM_inst/clk_200
    RAMB36_X0Y7          RAMB36E1                                     r  RAM_inst/memory_reg_24/CLKBWRCLK
                         clock pessimism              0.398     3.891    
                         clock uncertainty           -0.194     3.697    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     3.131    RAM_inst/memory_reg_24
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                 -5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.881%)  route 0.506ns (73.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[1]/Q
                         net (fo=15, routed)          0.506     0.022    controlUnit_inst/w_nQubits[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.067 r  controlUnit_inst/iterations_needed[12]_i_1/O
                         net (fo=1, routed)           0.000     0.067    RAM_controller_inst/iterations_needed_reg[12]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.092    -0.026    RAM_controller_inst/iterations_needed_reg[12]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.490%)  route 0.516ns (73.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[1]/Q
                         net (fo=15, routed)          0.516     0.032    controlUnit_inst/w_nQubits[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.077 r  controlUnit_inst/iterations_needed[11]_i_1/O
                         net (fo=1, routed)           0.000     0.077    RAM_controller_inst/iterations_needed_reg[11]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.091    -0.027    RAM_controller_inst/iterations_needed_reg[11]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 controlUnit_inst/target_matrix_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.399ns (54.987%)  route 0.327ns (45.013%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/target_matrix_reg[9]_rep/Q
                         net (fo=128, routed)         0.214    -0.270    generate_cores[0].core/elementUpdating/result0_inferred__0/i__carry_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  generate_cores[0].core/elementUpdating/i__carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    -0.225    generate_cores[0].core/elementUpdating/i__carry__3_i_8__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.120 r  generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.112    -0.008    generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3_n_6
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.108     0.100 r  generate_cores[0].core/elementUpdating/data_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     0.100    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[17]
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[17]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092    -0.026    generate_cores[0].core/outputCache_b/data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.588%)  route 0.541ns (74.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/nQubits_out_reg[2]/Q
                         net (fo=15, routed)          0.541     0.057    controlUnit_inst/w_nQubits[2]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  controlUnit_inst/iterations_needed[14]_i_1/O
                         net (fo=1, routed)           0.000     0.102    RAM_controller_inst/iterations_needed_reg[14]_1
    SLICE_X40Y20         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.822    -0.868    RAM_controller_inst/clk_200
    SLICE_X40Y20         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[14]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.194    -0.119    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.091    -0.028    RAM_controller_inst/iterations_needed_reg[14]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.460%)  route 0.545ns (74.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[2]/Q
                         net (fo=15, routed)          0.545     0.060    controlUnit_inst/w_nQubits[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.105 r  controlUnit_inst/iterations_needed[10]_i_1/O
                         net (fo=1, routed)           0.000     0.105    RAM_controller_inst/iterations_needed_reg[10]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.091    -0.027    RAM_controller_inst/iterations_needed_reg[10]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlUnit_inst/ram_address_read_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.243%)  route 0.638ns (73.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.555    -0.626    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.498 r  controlUnit_inst/ram_address_read_reg[11]/Q
                         net (fo=65, routed)          0.369    -0.129    generate_cores[1].core/outputCache_a/ram_address_write[11]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.099    -0.030 r  generate_cores[1].core/outputCache_a/memory_reg_0_i_5/O
                         net (fo=1, routed)           0.269     0.239    RAM_inst/ADDRARDADDR[11]
    RAMB36_X1Y4          RAMB36E1                                     r  RAM_inst/memory_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.863    -0.826    RAM_inst/clk_200
    RAMB36_X1Y4          RAMB36E1                                     r  RAM_inst/memory_reg_0/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.078    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.105    RAM_inst/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlUnit_inst/nQubits_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_controller_inst/iterations_needed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.400%)  route 0.576ns (75.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X40Y18         FDCE                                         r  controlUnit_inst/nQubits_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  controlUnit_inst/nQubits_out_reg[0]/Q
                         net (fo=15, routed)          0.576     0.092    controlUnit_inst/w_nQubits[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.137 r  controlUnit_inst/iterations_needed[1]_i_1/O
                         net (fo=1, routed)           0.000     0.137    RAM_controller_inst/iterations_needed_reg[1]_1
    SLICE_X38Y17         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.824    -0.866    RAM_controller_inst/clk_200
    SLICE_X38Y17         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.194    -0.117    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120     0.003    RAM_controller_inst/iterations_needed_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 controlUnit_inst/control_qubit_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.296ns (40.193%)  route 0.440ns (59.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.559    -0.622    controlUnit_inst/clk_100
    SLICE_X37Y14         FDCE                                         r  controlUnit_inst/control_qubit_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  controlUnit_inst/control_qubit_out_reg[3]/Q
                         net (fo=10, routed)          0.260    -0.221    controlUnit_inst/w_control_qubit[3]
    SLICE_X33Y14         LUT4 (Prop_lut4_I2_O)        0.048    -0.173 r  controlUnit_inst/update_a_reg_i_3__0/O
                         net (fo=2, routed)           0.180     0.007    controlUnit_inst/update_a_reg_i_3__0_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.107     0.114 r  controlUnit_inst/update_a_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    generate_cores[1].core/cachUpdateAandB/update_a_reg_reg_1
    SLICE_X33Y17         FDRE                                         r  generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.824    -0.866    generate_cores[1].core/cachUpdateAandB/clk_200
    SLICE_X33Y17         FDRE                                         r  generate_cores[1].core/cachUpdateAandB/update_a_reg_reg/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.194    -0.117    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091    -0.026    generate_cores[1].core/cachUpdateAandB/update_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 controlUnit_inst/ram_address_read_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/memory_reg_19/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.226ns (25.860%)  route 0.648ns (74.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.555    -0.626    controlUnit_inst/clk_100
    SLICE_X45Y20         FDCE                                         r  controlUnit_inst/ram_address_read_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.498 r  controlUnit_inst/ram_address_read_reg[13]/Q
                         net (fo=65, routed)          0.438    -0.060    generate_cores[1].core/inputCache_b/ram_address_write[13]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.098     0.038 r  generate_cores[1].core/inputCache_b/memory_reg_19_i_16/O
                         net (fo=1, routed)           0.210     0.248    RAM_inst/memory_reg_19_2[13]
    RAMB36_X1Y5          RAMB36E1                                     r  RAM_inst/memory_reg_19/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.863    -0.826    RAM_inst/clk_200
    RAMB36_X1Y5          RAMB36E1                                     r  RAM_inst/memory_reg_19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.078    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.105    RAM_inst/memory_reg_19
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 controlUnit_inst/target_matrix_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_cores[0].core/outputCache_b/data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clockGenerator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.361ns (48.562%)  route 0.382ns (51.438%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.556    -0.625    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  controlUnit_inst/target_matrix_reg[9]_rep/Q
                         net (fo=128, routed)         0.214    -0.270    generate_cores[0].core/elementUpdating/result0_inferred__0/i__carry_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  generate_cores[0].core/elementUpdating/i__carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    -0.225    generate_cores[0].core/elementUpdating/i__carry__3_i_8__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.168     0.013    generate_cores[0].core/elementUpdating/result0_inferred__1/i__carry__3_n_7
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.105     0.118 r  generate_cores[0].core/elementUpdating/data_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.118    generate_cores[0].core/outputCache_b/data_reg_reg[63]_0[16]
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    generate_cores[0].core/outputCache_b/clk_200
    SLICE_X15Y22         FDRE                                         r  generate_cores[0].core/outputCache_b/data_reg_reg[16]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092    -0.026    generate_cores[0].core/outputCache_b/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_clockGenerator
  To Clock:  clk_100_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack        3.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.608ns (9.645%)  route 5.696ns (90.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.463     5.360    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X54Y44         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.452     8.457    controlUnit_inst/clk_100
    SLICE_X54Y44         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__0/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X54Y44         FDCE (Recov_fdce_C_CLR)     -0.521     8.425    controlUnit_inst/target_matrix_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.316     5.212    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X10Y37         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.447     8.452    controlUnit_inst/clk_100
    SLICE_X10Y37         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__1/C
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X10Y37         FDCE (Recov_fdce_C_CLR)     -0.521     8.348    controlUnit_inst/target_matrix_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                          8.348    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.608ns (10.417%)  route 5.229ns (89.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.997     4.893    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X8Y23          FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.435     8.440    controlUnit_inst/clk_100
    SLICE_X8Y23          FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__2/C
                         clock pessimism              0.492     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X8Y23          FDCE (Recov_fdce_C_CLR)     -0.521     8.336    controlUnit_inst/target_matrix_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[6]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.608ns (10.662%)  route 5.095ns (89.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     4.759    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438     8.443    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]_rep/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.607     8.253    controlUnit_inst/target_matrix_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[9]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.608ns (10.662%)  route 5.095ns (89.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     4.759    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438     8.443    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.607     8.253    controlUnit_inst/target_matrix_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.608ns (10.820%)  route 5.011ns (89.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.779     4.676    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X36Y27         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.431     8.436    controlUnit_inst/clk_100
    SLICE_X36Y27         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep/C
                         clock pessimism              0.564     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.607     8.318    controlUnit_inst/target_matrix_reg[10]_rep
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.608ns (11.506%)  route 4.676ns (88.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.444     4.341    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X39Y29         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.434     8.439    controlUnit_inst/clk_100
    SLICE_X39Y29         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.607     8.321    controlUnit_inst/target_matrix_reg[10]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[0]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[0]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[6]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[9]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[12]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    timer_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[13]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    timer_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[14]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    timer_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[15]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    timer_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[10]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[11]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.701%)  route 0.538ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.383     0.102    timer_inst/w_timer_reset
    SLICE_X40Y10         FDCE                                         f  timer_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y10         FDCE                                         r  timer_inst/counter_reg[4]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.701%)  route 0.538ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.383     0.102    timer_inst/w_timer_reset
    SLICE_X40Y10         FDCE                                         f  timer_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y10         FDCE                                         r  timer_inst/counter_reg[5]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.779    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_clockGenerator_1
  To Clock:  clk_100_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack        3.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.608ns (9.645%)  route 5.696ns (90.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.463     5.360    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X54Y44         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.452     8.457    controlUnit_inst/clk_100
    SLICE_X54Y44         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__0/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X54Y44         FDCE (Recov_fdce_C_CLR)     -0.521     8.425    controlUnit_inst/target_matrix_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.316     5.212    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X10Y37         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.447     8.452    controlUnit_inst/clk_100
    SLICE_X10Y37         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__1/C
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X10Y37         FDCE (Recov_fdce_C_CLR)     -0.521     8.348    controlUnit_inst/target_matrix_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                          8.348    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.608ns (10.417%)  route 5.229ns (89.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.997     4.893    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X8Y23          FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.435     8.440    controlUnit_inst/clk_100
    SLICE_X8Y23          FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__2/C
                         clock pessimism              0.492     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X8Y23          FDCE (Recov_fdce_C_CLR)     -0.521     8.336    controlUnit_inst/target_matrix_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[6]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.608ns (10.662%)  route 5.095ns (89.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     4.759    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438     8.443    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]_rep/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.607     8.253    controlUnit_inst/target_matrix_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[9]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.608ns (10.662%)  route 5.095ns (89.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     4.759    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438     8.443    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.607     8.253    controlUnit_inst/target_matrix_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.608ns (10.820%)  route 5.011ns (89.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.779     4.676    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X36Y27         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.431     8.436    controlUnit_inst/clk_100
    SLICE_X36Y27         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep/C
                         clock pessimism              0.564     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.607     8.318    controlUnit_inst/target_matrix_reg[10]_rep
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.608ns (11.506%)  route 4.676ns (88.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.444     4.341    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X39Y29         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.434     8.439    controlUnit_inst/clk_100
    SLICE_X39Y29         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.607     8.321    controlUnit_inst/target_matrix_reg[10]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[0]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[0]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[6]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[9]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[12]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    timer_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[13]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    timer_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[14]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    timer_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[15]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    timer_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[10]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[11]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.701%)  route 0.538ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.383     0.102    timer_inst/w_timer_reset
    SLICE_X40Y10         FDCE                                         f  timer_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y10         FDCE                                         r  timer_inst/counter_reg[4]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.701%)  route 0.538ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.383     0.102    timer_inst/w_timer_reset
    SLICE_X40Y10         FDCE                                         f  timer_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y10         FDCE                                         r  timer_inst/counter_reg[5]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.704    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_clockGenerator
  To Clock:  clk_100_clockGenerator_1

Setup :            0  Failing Endpoints,  Worst Slack        3.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.608ns (9.645%)  route 5.696ns (90.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.463     5.360    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X54Y44         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.452     8.457    controlUnit_inst/clk_100
    SLICE_X54Y44         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__0/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X54Y44         FDCE (Recov_fdce_C_CLR)     -0.521     8.425    controlUnit_inst/target_matrix_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.316     5.212    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X10Y37         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.447     8.452    controlUnit_inst/clk_100
    SLICE_X10Y37         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__1/C
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X10Y37         FDCE (Recov_fdce_C_CLR)     -0.521     8.348    controlUnit_inst/target_matrix_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                          8.348    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.608ns (10.417%)  route 5.229ns (89.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.997     4.893    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X8Y23          FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.435     8.440    controlUnit_inst/clk_100
    SLICE_X8Y23          FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__2/C
                         clock pessimism              0.492     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X8Y23          FDCE (Recov_fdce_C_CLR)     -0.521     8.336    controlUnit_inst/target_matrix_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[6]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.608ns (10.662%)  route 5.095ns (89.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     4.759    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438     8.443    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]_rep/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.607     8.253    controlUnit_inst/target_matrix_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[9]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.608ns (10.662%)  route 5.095ns (89.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     4.759    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438     8.443    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.607     8.253    controlUnit_inst/target_matrix_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.608ns (10.820%)  route 5.011ns (89.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.779     4.676    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X36Y27         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.431     8.436    controlUnit_inst/clk_100
    SLICE_X36Y27         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep/C
                         clock pessimism              0.564     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.607     8.318    controlUnit_inst/target_matrix_reg[10]_rep
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.608ns (11.506%)  route 4.676ns (88.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.444     4.341    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X39Y29         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.434     8.439    controlUnit_inst/clk_100
    SLICE_X39Y29         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.607     8.321    controlUnit_inst/target_matrix_reg[10]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[0]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[0]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[6]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.406    controlUnit_inst/target_matrix_reg[9]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[12]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    timer_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[13]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    timer_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[14]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    timer_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[15]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    timer_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[10]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[11]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.701%)  route 0.538ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.383     0.102    timer_inst/w_timer_reset
    SLICE_X40Y10         FDCE                                         f  timer_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y10         FDCE                                         r  timer_inst/counter_reg[4]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.701%)  route 0.538ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.383     0.102    timer_inst/w_timer_reset
    SLICE_X40Y10         FDCE                                         f  timer_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y10         FDCE                                         r  timer_inst/counter_reg[5]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X40Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    timer_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.704    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_clockGenerator_1
  To Clock:  clk_100_clockGenerator_1

Setup :            0  Failing Endpoints,  Worst Slack        3.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.608ns (9.645%)  route 5.696ns (90.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.463     5.360    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X54Y44         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.452     8.457    controlUnit_inst/clk_100
    SLICE_X54Y44         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__0/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.074     8.947    
    SLICE_X54Y44         FDCE (Recov_fdce_C_CLR)     -0.521     8.426    controlUnit_inst/target_matrix_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.316     5.212    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X10Y37         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.447     8.452    controlUnit_inst/clk_100
    SLICE_X10Y37         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__1/C
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.074     8.870    
    SLICE_X10Y37         FDCE (Recov_fdce_C_CLR)     -0.521     8.349    controlUnit_inst/target_matrix_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.608ns (10.417%)  route 5.229ns (89.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.997     4.893    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X8Y23          FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.435     8.440    controlUnit_inst/clk_100
    SLICE_X8Y23          FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__2/C
                         clock pessimism              0.492     8.931    
                         clock uncertainty           -0.074     8.858    
    SLICE_X8Y23          FDCE (Recov_fdce_C_CLR)     -0.521     8.337    controlUnit_inst/target_matrix_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[6]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.608ns (10.662%)  route 5.095ns (89.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     4.759    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438     8.443    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]_rep/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.607     8.254    controlUnit_inst/target_matrix_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[9]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.608ns (10.662%)  route 5.095ns (89.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     4.759    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438     8.443    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.607     8.254    controlUnit_inst/target_matrix_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.608ns (10.820%)  route 5.011ns (89.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.779     4.676    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X36Y27         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.431     8.436    controlUnit_inst/clk_100
    SLICE_X36Y27         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep/C
                         clock pessimism              0.564     8.999    
                         clock uncertainty           -0.074     8.926    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.607     8.319    controlUnit_inst/target_matrix_reg[10]_rep
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.608ns (11.506%)  route 4.676ns (88.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.444     4.341    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X39Y29         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.434     8.439    controlUnit_inst/clk_100
    SLICE_X39Y29         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.074     8.929    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.607     8.322    controlUnit_inst/target_matrix_reg[10]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[0]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.928    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.407    controlUnit_inst/target_matrix_reg[0]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.928    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.407    controlUnit_inst/target_matrix_reg[6]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 bootloader_inst/w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlUnit_inst/target_matrix_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clockGenerator_1 rise@10.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.608ns (12.884%)  route 4.111ns (87.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.568    -0.944    bootloader_inst/clk_100
    SLICE_X44Y2          FDRE                                         r  bootloader_inst/w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  bootloader_inst/w_reset_reg/Q
                         net (fo=4, routed)           1.232     0.745    bootloader_inst/reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.152     0.897 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          2.879     3.775    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X42Y22         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.433     8.438    controlUnit_inst/clk_100
    SLICE_X42Y22         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.928    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.521     8.407    controlUnit_inst/target_matrix_reg[9]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[12]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    timer_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[13]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    timer_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[14]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    timer_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.632%)  route 0.421ns (69.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.267    -0.014    timer_inst/w_timer_reset
    SLICE_X40Y12         FDCE                                         f  timer_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    timer_inst/clk_100
    SLICE_X40Y12         FDCE                                         r  timer_inst/counter_reg[15]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    timer_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[10]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[11]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.184%)  route 0.474ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.319     0.039    timer_inst/w_timer_reset
    SLICE_X40Y11         FDCE                                         f  timer_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.701%)  route 0.538ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.383     0.102    timer_inst/w_timer_reset
    SLICE_X40Y10         FDCE                                         f  timer_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y10         FDCE                                         r  timer_inst/counter_reg[4]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 controlUnit_inst/timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clockGenerator_1 rise@0.000ns - clk_100_clockGenerator_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.701%)  route 0.538ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.560    -0.621    controlUnit_inst/clk_100
    SLICE_X44Y13         FDCE                                         r  controlUnit_inst/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.480 f  controlUnit_inst/timer_reset_reg/Q
                         net (fo=2, routed)           0.155    -0.326    bootloader_inst/timer_reset
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 f  bootloader_inst/counter[0]_i_2/O
                         net (fo=32, routed)          0.383     0.102    timer_inst/w_timer_reset
    SLICE_X40Y10         FDCE                                         f  timer_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.831    -0.859    timer_inst/clk_100
    SLICE_X40Y10         FDCE                                         r  timer_inst/counter_reg[5]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X40Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    timer_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.779    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clockGenerator
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.334ns  (logic 4.461ns (47.794%)  route 4.873ns (52.206%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[8]/Q
                         net (fo=3, routed)           1.122     0.629    timer_inst/counter_reg[8]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.753 r  timer_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.129     1.882    timer_inst/digit[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.150     2.032 r  timer_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.622     4.654    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.386 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.386    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.252ns  (logic 4.441ns (48.002%)  route 4.811ns (51.998%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[8]/Q
                         net (fo=3, routed)           1.122     0.629    timer_inst/counter_reg[8]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.753 r  timer_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.091     1.844    timer_inst/digit[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.154     1.998 r  timer_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.598     4.597    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.304 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.304    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.215ns (45.694%)  route 5.009ns (54.306%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[8]/Q
                         net (fo=3, routed)           1.122     0.629    timer_inst/counter_reg[8]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.753 r  timer_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.129     1.882    timer_inst/digit[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.006 r  timer_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.758     4.765    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.275 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.275    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.176ns  (logic 4.476ns (48.773%)  route 4.701ns (51.227%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.882     0.389    timer_inst/counter_reg[9]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.513 r  timer_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.313     1.826    timer_inst/digit[1]
    SLICE_X43Y14         LUT4 (Prop_lut4_I2_O)        0.152     1.978 r  timer_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.507     4.484    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.228 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.228    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 4.239ns (46.968%)  route 4.786ns (53.032%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.882     0.389    timer_inst/counter_reg[9]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.513 r  timer_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.313     1.826    timer_inst/digit[1]
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     1.950 r  timer_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.592     4.542    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.077 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.077    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.224ns (46.921%)  route 4.778ns (53.079%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[8]/Q
                         net (fo=3, routed)           1.122     0.629    timer_inst/counter_reg[8]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.753 r  timer_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.091     1.844    timer_inst/digit[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     1.968 r  timer_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.566     4.534    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.054 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.054    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartTransmitter_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 3.974ns (45.569%)  route 4.747ns (54.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.556    -0.956    uartTransmitter_inst/clk_100
    SLICE_X37Y32         FDRE                                         r  uartTransmitter_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  uartTransmitter_inst/tx_reg/Q
                         net (fo=1, routed)           4.747     4.247    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.765 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.765    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 3.977ns (46.132%)  route 4.644ns (53.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.545    -0.967    timer_inst/clk_100
    SLICE_X39Y24         FDCE                                         r  timer_inst/overflow_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  timer_inst/overflow_reg_reg[15]/Q
                         net (fo=2, routed)           4.644     4.134    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.655 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.655    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.235ns (50.095%)  route 4.219ns (49.905%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.882     0.389    timer_inst/counter_reg[9]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.513 r  timer_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.810     1.323    timer_inst/digit[1]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124     1.447 r  timer_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.528     3.975    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.506 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.506    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 4.371ns (52.260%)  route 3.993ns (47.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X42Y11         FDRE                                         r  timer_inst/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  timer_inst/clkdiv_reg[20]/Q
                         net (fo=9, routed)           1.393     0.963    timer_inst/MUX_Signal[1]
    SLICE_X46Y21         LUT2 (Prop_lut2_I0_O)        0.150     1.113 r  timer_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.600     3.712    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703     7.416 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.416    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.346ns (63.982%)  route 0.758ns (36.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.551    -0.630    timer_inst/clk_100
    SLICE_X39Y23         FDCE                                         r  timer_inst/overflow_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  timer_inst/overflow_reg_reg[11]/Q
                         net (fo=2, routed)           0.758     0.268    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.473 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.473    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.343ns (60.835%)  route 0.865ns (39.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y21         FDCE                                         r  timer_inst/overflow_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[2]/Q
                         net (fo=2, routed)           0.865     0.377    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.579 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.579    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.343ns (59.894%)  route 0.899ns (40.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y22         FDCE                                         r  timer_inst/overflow_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[7]/Q
                         net (fo=2, routed)           0.899     0.412    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.614 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.614    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.351ns (59.442%)  route 0.922ns (40.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y21         FDCE                                         r  timer_inst/overflow_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[3]/Q
                         net (fo=2, routed)           0.922     0.435    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.645 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.645    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.351ns (57.911%)  route 0.982ns (42.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y22         FDCE                                         r  timer_inst/overflow_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[4]/Q
                         net (fo=2, routed)           0.982     0.494    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.704 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.704    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.350ns (57.346%)  route 1.004ns (42.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.551    -0.630    timer_inst/clk_100
    SLICE_X39Y23         FDCE                                         r  timer_inst/overflow_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  timer_inst/overflow_reg_reg[9]/Q
                         net (fo=2, routed)           1.004     0.515    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.724 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.724    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.367ns (57.590%)  route 1.007ns (42.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.551    -0.630    timer_inst/clk_100
    SLICE_X39Y23         FDCE                                         r  timer_inst/overflow_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  timer_inst/overflow_reg_reg[10]/Q
                         net (fo=2, routed)           1.007     0.518    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.744 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.744    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.357ns (55.382%)  route 1.093ns (44.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y22         FDCE                                         r  timer_inst/overflow_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[5]/Q
                         net (fo=2, routed)           1.093     0.605    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.821 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.821    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.347ns (54.815%)  route 1.110ns (45.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y21         FDCE                                         r  timer_inst/overflow_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[0]/Q
                         net (fo=2, routed)           1.110     0.623    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.829 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.829    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.348ns (54.669%)  route 1.118ns (45.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y22         FDCE                                         r  timer_inst/overflow_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[6]/Q
                         net (fo=2, routed)           1.118     0.631    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.838 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.838    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clockGenerator_1
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.334ns  (logic 4.461ns (47.794%)  route 4.873ns (52.206%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[8]/Q
                         net (fo=3, routed)           1.122     0.629    timer_inst/counter_reg[8]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.753 r  timer_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.129     1.882    timer_inst/digit[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.150     2.032 r  timer_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.622     4.654    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.386 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.386    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.252ns  (logic 4.441ns (48.002%)  route 4.811ns (51.998%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[8]/Q
                         net (fo=3, routed)           1.122     0.629    timer_inst/counter_reg[8]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.753 r  timer_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.091     1.844    timer_inst/digit[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.154     1.998 r  timer_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.598     4.597    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.304 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.304    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.215ns (45.694%)  route 5.009ns (54.306%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[8]/Q
                         net (fo=3, routed)           1.122     0.629    timer_inst/counter_reg[8]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.753 r  timer_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.129     1.882    timer_inst/digit[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.006 r  timer_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.758     4.765    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.275 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.275    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.176ns  (logic 4.476ns (48.773%)  route 4.701ns (51.227%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.882     0.389    timer_inst/counter_reg[9]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.513 r  timer_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.313     1.826    timer_inst/digit[1]
    SLICE_X43Y14         LUT4 (Prop_lut4_I2_O)        0.152     1.978 r  timer_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.507     4.484    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.228 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.228    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 4.239ns (46.968%)  route 4.786ns (53.032%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.882     0.389    timer_inst/counter_reg[9]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.513 r  timer_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.313     1.826    timer_inst/digit[1]
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     1.950 r  timer_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.592     4.542    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.077 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.077    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.224ns (46.921%)  route 4.778ns (53.079%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[8]/Q
                         net (fo=3, routed)           1.122     0.629    timer_inst/counter_reg[8]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.753 r  timer_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.091     1.844    timer_inst/digit[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     1.968 r  timer_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.566     4.534    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.054 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.054    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartTransmitter_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 3.974ns (45.569%)  route 4.747ns (54.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.556    -0.956    uartTransmitter_inst/clk_100
    SLICE_X37Y32         FDRE                                         r  uartTransmitter_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  uartTransmitter_inst/tx_reg/Q
                         net (fo=1, routed)           4.747     4.247    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.765 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.765    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 3.977ns (46.132%)  route 4.644ns (53.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.545    -0.967    timer_inst/clk_100
    SLICE_X39Y24         FDCE                                         r  timer_inst/overflow_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  timer_inst/overflow_reg_reg[15]/Q
                         net (fo=2, routed)           4.644     4.134    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.655 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.655    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.235ns (50.095%)  route 4.219ns (49.905%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X40Y11         FDCE                                         r  timer_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  timer_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.882     0.389    timer_inst/counter_reg[9]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.513 r  timer_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.810     1.323    timer_inst/digit[1]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124     1.447 r  timer_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.528     3.975    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.506 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.506    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 4.371ns (52.260%)  route 3.993ns (47.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.563    -0.949    timer_inst/clk_100
    SLICE_X42Y11         FDRE                                         r  timer_inst/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  timer_inst/clkdiv_reg[20]/Q
                         net (fo=9, routed)           1.393     0.963    timer_inst/MUX_Signal[1]
    SLICE_X46Y21         LUT2 (Prop_lut2_I0_O)        0.150     1.113 r  timer_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.600     3.712    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703     7.416 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.416    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.346ns (63.982%)  route 0.758ns (36.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.551    -0.630    timer_inst/clk_100
    SLICE_X39Y23         FDCE                                         r  timer_inst/overflow_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  timer_inst/overflow_reg_reg[11]/Q
                         net (fo=2, routed)           0.758     0.268    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.473 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.473    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.343ns (60.835%)  route 0.865ns (39.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y21         FDCE                                         r  timer_inst/overflow_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[2]/Q
                         net (fo=2, routed)           0.865     0.377    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.579 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.579    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.343ns (59.894%)  route 0.899ns (40.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y22         FDCE                                         r  timer_inst/overflow_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[7]/Q
                         net (fo=2, routed)           0.899     0.412    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.614 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.614    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.351ns (59.442%)  route 0.922ns (40.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y21         FDCE                                         r  timer_inst/overflow_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[3]/Q
                         net (fo=2, routed)           0.922     0.435    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.645 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.645    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.351ns (57.911%)  route 0.982ns (42.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y22         FDCE                                         r  timer_inst/overflow_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[4]/Q
                         net (fo=2, routed)           0.982     0.494    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.704 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.704    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.350ns (57.346%)  route 1.004ns (42.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.551    -0.630    timer_inst/clk_100
    SLICE_X39Y23         FDCE                                         r  timer_inst/overflow_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  timer_inst/overflow_reg_reg[9]/Q
                         net (fo=2, routed)           1.004     0.515    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.724 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.724    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.367ns (57.590%)  route 1.007ns (42.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.551    -0.630    timer_inst/clk_100
    SLICE_X39Y23         FDCE                                         r  timer_inst/overflow_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  timer_inst/overflow_reg_reg[10]/Q
                         net (fo=2, routed)           1.007     0.518    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.744 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.744    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.357ns (55.382%)  route 1.093ns (44.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y22         FDCE                                         r  timer_inst/overflow_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[5]/Q
                         net (fo=2, routed)           1.093     0.605    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.821 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.821    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.347ns (54.815%)  route 1.110ns (45.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y21         FDCE                                         r  timer_inst/overflow_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[0]/Q
                         net (fo=2, routed)           1.110     0.623    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.829 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.829    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/overflow_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.348ns (54.669%)  route 1.118ns (45.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.553    -0.628    timer_inst/clk_100
    SLICE_X39Y22         FDCE                                         r  timer_inst/overflow_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  timer_inst/overflow_reg_reg[6]/Q
                         net (fo=2, routed)           1.118     0.631    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.838 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.838    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clockGenerator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockGenerator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockGenerator fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_generator/inst/clk_in_clockGenerator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_generator/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_generator/inst/clkfbout_clockGenerator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_generator/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_generator/inst/clkfbout_buf_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_generator/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockGenerator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clkfbout_clockGenerator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_generator/inst/clkfbout_buf_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_generator/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clockGenerator_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockGenerator_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockGenerator_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_generator/inst/clk_in_clockGenerator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_generator/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_generator/inst/clkfbout_clockGenerator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_generator/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_generator/inst/clkfbout_buf_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_generator/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockGenerator_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clkfbout_clockGenerator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_generator/inst/clkfbout_buf_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_generator/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clockGenerator

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 1.593ns (18.788%)  route 6.887ns (81.212%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.463     8.481    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X54Y44         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.452    -1.543    controlUnit_inst/clk_100
    SLICE_X54Y44         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__0/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/current_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.387ns  (logic 1.704ns (20.321%)  route 6.682ns (79.679%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=12, routed)          6.012     7.468    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  bootloader_inst/current_state_i_2__0/O
                         net (fo=1, routed)           0.670     8.263    bootloader_inst/current_state_i_2__0_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  bootloader_inst/current_state_i_1__0/O
                         net (fo=1, routed)           0.000     8.387    bootloader_inst/current_state_i_1__0_n_0
    SLICE_X46Y3          FDRE                                         r  bootloader_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448    -1.547    bootloader_inst/clk_100
    SLICE_X46Y3          FDRE                                         r  bootloader_inst/current_state_reg/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.333ns  (logic 1.593ns (19.121%)  route 6.739ns (80.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.316     8.333    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X10Y37         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.447    -1.548    controlUnit_inst/clk_100
    SLICE_X10Y37         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__1/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.014ns  (logic 1.593ns (19.882%)  route 6.420ns (80.118%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.997     8.014    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X8Y23          FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.435    -1.560    controlUnit_inst/clk_100
    SLICE_X8Y23          FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__2/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[6]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.879ns  (logic 1.593ns (20.221%)  route 6.286ns (79.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     7.879    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438    -1.557    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]_rep/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[9]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.879ns  (logic 1.593ns (20.221%)  route 6.286ns (79.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     7.879    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438    -1.557    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/tick_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.575ns (20.083%)  route 6.268ns (79.917%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=12, routed)          5.618     7.074    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  bootloader_inst/tick_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.650     7.844    bootloader_inst/tick_counter[7]_i_1__0_n_0
    SLICE_X48Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.451    -1.544    bootloader_inst/clk_100
    SLICE_X48Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/tick_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.575ns (20.094%)  route 6.264ns (79.906%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=12, routed)          5.618     7.074    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  bootloader_inst/tick_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.646     7.839    bootloader_inst/tick_counter[7]_i_1__0_n_0
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.451    -1.544    bootloader_inst/clk_100
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/tick_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.575ns (20.094%)  route 6.264ns (79.906%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=12, routed)          5.618     7.074    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  bootloader_inst/tick_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.646     7.839    bootloader_inst/tick_counter[7]_i_1__0_n_0
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.451    -1.544    bootloader_inst/clk_100
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/tick_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.575ns (20.094%)  route 6.264ns (79.906%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=12, routed)          5.618     7.074    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  bootloader_inst/tick_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.646     7.839    bootloader_inst/tick_counter[7]_i_1__0_n_0
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.451    -1.544    bootloader_inst/clk_100
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/apply_control_gate_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.090ns (7.542%)  route 1.103ns (92.458%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.973     0.973    controlUnit_inst/locked
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.018 r  controlUnit_inst/apply_control_gate_out_i_2/O
                         net (fo=2, routed)           0.130     1.148    controlUnit_inst/apply_control_gate_out_i_2_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.193 r  controlUnit_inst/apply_control_gate_out_i_1/O
                         net (fo=1, routed)           0.000     1.193    controlUnit_inst/apply_control_gate_out_i_1_n_0
    SLICE_X44Y14         FDCE                                         r  controlUnit_inst/apply_control_gate_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X44Y14         FDCE                                         r  controlUnit_inst/apply_control_gate_out_reg/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/timer_count_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.045ns (3.762%)  route 1.151ns (96.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.151     1.151    controlUnit_inst/locked
    SLICE_X44Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.196 r  controlUnit_inst/timer_count_enable_i_1/O
                         net (fo=1, routed)           0.000     1.196    controlUnit_inst/timer_count_enable_i_1_n_0
    SLICE_X44Y10         FDCE                                         r  controlUnit_inst/timer_count_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.832    -0.858    controlUnit_inst/clk_100
    SLICE_X44Y10         FDCE                                         r  controlUnit_inst/timer_count_enable_reg/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_code_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X49Y6          FDCE                                         r  controlUnit_inst/op_code_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X49Y6          FDCE                                         r  controlUnit_inst/op_code_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_code_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X49Y6          FDCE                                         r  controlUnit_inst/op_code_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X49Y6          FDCE                                         r  controlUnit_inst/op_code_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_param_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_param_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_param_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_param_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[3]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_code_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.045ns (3.395%)  route 1.280ns (96.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.374     1.325    controlUnit_inst/op_code_reg0
    SLICE_X48Y9          FDCE                                         r  controlUnit_inst/op_code_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.835    -0.855    controlUnit_inst/clk_100
    SLICE_X48Y9          FDCE                                         r  controlUnit_inst/op_code_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_code_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.045ns (3.395%)  route 1.280ns (96.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.374     1.325    controlUnit_inst/op_code_reg0
    SLICE_X48Y9          FDCE                                         r  controlUnit_inst/op_code_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.835    -0.855    controlUnit_inst/clk_100
    SLICE_X48Y9          FDCE                                         r  controlUnit_inst/op_code_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clockGenerator_1

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 1.593ns (18.788%)  route 6.887ns (81.212%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.463     8.481    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X54Y44         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.452    -1.543    controlUnit_inst/clk_100
    SLICE_X54Y44         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__0/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/current_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.387ns  (logic 1.704ns (20.321%)  route 6.682ns (79.679%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=12, routed)          6.012     7.468    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  bootloader_inst/current_state_i_2__0/O
                         net (fo=1, routed)           0.670     8.263    bootloader_inst/current_state_i_2__0_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  bootloader_inst/current_state_i_1__0/O
                         net (fo=1, routed)           0.000     8.387    bootloader_inst/current_state_i_1__0_n_0
    SLICE_X46Y3          FDRE                                         r  bootloader_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.448    -1.547    bootloader_inst/clk_100
    SLICE_X46Y3          FDRE                                         r  bootloader_inst/current_state_reg/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.333ns  (logic 1.593ns (19.121%)  route 6.739ns (80.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          4.316     8.333    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X10Y37         FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.447    -1.548    controlUnit_inst/clk_100
    SLICE_X10Y37         FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__1/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.014ns  (logic 1.593ns (19.882%)  route 6.420ns (80.118%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.997     8.014    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X8Y23          FDCE                                         f  controlUnit_inst/target_matrix_reg[10]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.435    -1.560    controlUnit_inst/clk_100
    SLICE_X8Y23          FDCE                                         r  controlUnit_inst/target_matrix_reg[10]_rep__2/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[6]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.879ns  (logic 1.593ns (20.221%)  route 6.286ns (79.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     7.879    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438    -1.557    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[6]_rep/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            controlUnit_inst/target_matrix_reg[9]_rep/CLR
                            (recovery check against rising-edge clock clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.879ns  (logic 1.593ns (20.221%)  route 6.286ns (79.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.424     3.865    bootloader_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.152     4.017 f  bootloader_inst/execution_cycles[3]_i_3/O
                         net (fo=99, routed)          3.862     7.879    controlUnit_inst/uartTransmit_start_reg_0
    SLICE_X13Y21         FDCE                                         f  controlUnit_inst/target_matrix_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.438    -1.557    controlUnit_inst/clk_100
    SLICE_X13Y21         FDCE                                         r  controlUnit_inst/target_matrix_reg[9]_rep/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/tick_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.575ns (20.083%)  route 6.268ns (79.917%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=12, routed)          5.618     7.074    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  bootloader_inst/tick_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.650     7.844    bootloader_inst/tick_counter[7]_i_1__0_n_0
    SLICE_X48Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.451    -1.544    bootloader_inst/clk_100
    SLICE_X48Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/tick_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.575ns (20.094%)  route 6.264ns (79.906%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=12, routed)          5.618     7.074    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  bootloader_inst/tick_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.646     7.839    bootloader_inst/tick_counter[7]_i_1__0_n_0
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.451    -1.544    bootloader_inst/clk_100
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/tick_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.575ns (20.094%)  route 6.264ns (79.906%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=12, routed)          5.618     7.074    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  bootloader_inst/tick_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.646     7.839    bootloader_inst/tick_counter[7]_i_1__0_n_0
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.451    -1.544    bootloader_inst/clk_100
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            bootloader_inst/tick_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.575ns (20.094%)  route 6.264ns (79.906%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=12, routed)          5.618     7.074    bootloader_inst/rx_IBUF
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.119     7.193 r  bootloader_inst/tick_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.646     7.839    bootloader_inst/tick_counter[7]_i_1__0_n_0
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         1.451    -1.544    bootloader_inst/clk_100
    SLICE_X49Y3          FDRE                                         r  bootloader_inst/tick_counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/apply_control_gate_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.090ns (7.542%)  route 1.103ns (92.458%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.973     0.973    controlUnit_inst/locked
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.018 r  controlUnit_inst/apply_control_gate_out_i_2/O
                         net (fo=2, routed)           0.130     1.148    controlUnit_inst/apply_control_gate_out_i_2_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.193 r  controlUnit_inst/apply_control_gate_out_i_1/O
                         net (fo=1, routed)           0.000     1.193    controlUnit_inst/apply_control_gate_out_i_1_n_0
    SLICE_X44Y14         FDCE                                         r  controlUnit_inst/apply_control_gate_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.829    -0.861    controlUnit_inst/clk_100
    SLICE_X44Y14         FDCE                                         r  controlUnit_inst/apply_control_gate_out_reg/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/timer_count_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.045ns (3.762%)  route 1.151ns (96.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.151     1.151    controlUnit_inst/locked
    SLICE_X44Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.196 r  controlUnit_inst/timer_count_enable_i_1/O
                         net (fo=1, routed)           0.000     1.196    controlUnit_inst/timer_count_enable_i_1_n_0
    SLICE_X44Y10         FDCE                                         r  controlUnit_inst/timer_count_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.832    -0.858    controlUnit_inst/clk_100
    SLICE_X44Y10         FDCE                                         r  controlUnit_inst/timer_count_enable_reg/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_code_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X49Y6          FDCE                                         r  controlUnit_inst/op_code_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X49Y6          FDCE                                         r  controlUnit_inst/op_code_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_code_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X49Y6          FDCE                                         r  controlUnit_inst/op_code_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X49Y6          FDCE                                         r  controlUnit_inst/op_code_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_param_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_param_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_param_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_param_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.551%)  route 1.222ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.316     1.267    controlUnit_inst/op_code_reg0
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.836    -0.854    controlUnit_inst/clk_100
    SLICE_X48Y6          FDCE                                         r  controlUnit_inst/op_param_reg_reg[3]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_code_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.045ns (3.395%)  route 1.280ns (96.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.374     1.325    controlUnit_inst/op_code_reg0
    SLICE_X48Y9          FDCE                                         r  controlUnit_inst/op_code_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.835    -0.855    controlUnit_inst/clk_100
    SLICE_X48Y9          FDCE                                         r  controlUnit_inst/op_code_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_generator/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controlUnit_inst/op_code_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clockGenerator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.045ns (3.395%)  route 1.280ns (96.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_generator/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.907     0.907    controlUnit_inst/locked
    SLICE_X47Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.952 r  controlUnit_inst/op_param_reg[3]_i_1/O
                         net (fo=8, routed)           0.374     1.325    controlUnit_inst/op_code_reg0
    SLICE_X48Y9          FDCE                                         r  controlUnit_inst/op_code_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_100_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout1_buf/O
                         net (fo=218, routed)         0.835    -0.855    controlUnit_inst/clk_100
    SLICE_X48Y9          FDCE                                         r  controlUnit_inst/op_code_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200_clockGenerator

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.726ns  (logic 1.813ns (23.471%)  route 5.912ns (76.529%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.676     7.726    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.439    -1.556    RAM_controller_inst/clk_200
    SLICE_X33Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[9]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.723ns  (logic 1.813ns (23.480%)  route 5.909ns (76.520%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.673     7.723    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.440    -1.555    RAM_controller_inst/clk_200
    SLICE_X33Y14         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[5]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.723ns  (logic 1.813ns (23.480%)  route 5.909ns (76.520%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.673     7.723    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.440    -1.555    RAM_controller_inst/clk_200
    SLICE_X33Y14         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[8]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.813ns (23.510%)  route 5.900ns (76.490%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.663     7.713    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437    -1.558    RAM_controller_inst/clk_200
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[10]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.813ns (23.510%)  route 5.900ns (76.490%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.663     7.713    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437    -1.558    RAM_controller_inst/clk_200
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[11]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.813ns (23.510%)  route 5.900ns (76.490%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.663     7.713    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437    -1.558    RAM_controller_inst/clk_200
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[12]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.813ns (23.510%)  route 5.900ns (76.490%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.663     7.713    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437    -1.558    RAM_controller_inst/clk_200
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[13]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.813ns (23.827%)  route 5.797ns (76.173%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.560     7.610    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.439    -1.556    RAM_controller_inst/clk_200
    SLICE_X36Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[6]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.813ns (23.827%)  route 5.797ns (76.173%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.560     7.610    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.439    -1.556    RAM_controller_inst/clk_200
    SLICE_X36Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[7]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.427ns  (logic 1.813ns (24.416%)  route 5.613ns (75.584%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.377     7.427    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.440    -1.555    RAM_controller_inst/clk_200
    SLICE_X36Y13         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.255ns (16.412%)  route 1.296ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.245     1.551    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.826    -0.864    RAM_controller_inst/clk_200
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[0]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.255ns (16.412%)  route 1.296ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.245     1.551    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.826    -0.864    RAM_controller_inst/clk_200
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[3]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.255ns (16.412%)  route 1.296ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.245     1.551    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.826    -0.864    RAM_controller_inst/clk_200
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[4]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.255ns (15.174%)  route 1.423ns (84.826%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.371     1.677    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.255ns (15.174%)  route 1.423ns (84.826%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.371     1.677    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[13]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.255ns (15.174%)  route 1.423ns (84.826%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.371     1.677    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[9]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.255ns (15.135%)  route 1.427ns (84.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.375     1.682    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.255ns (15.135%)  route 1.427ns (84.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.375     1.682    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.255ns (15.135%)  route 1.427ns (84.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.375     1.682    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[6]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.255ns (15.135%)  route 1.427ns (84.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.375     1.682    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200_clockGenerator_1

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.726ns  (logic 1.813ns (23.471%)  route 5.912ns (76.529%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.676     7.726    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.439    -1.556    RAM_controller_inst/clk_200
    SLICE_X33Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[9]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.723ns  (logic 1.813ns (23.480%)  route 5.909ns (76.520%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.673     7.723    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.440    -1.555    RAM_controller_inst/clk_200
    SLICE_X33Y14         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[5]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.723ns  (logic 1.813ns (23.480%)  route 5.909ns (76.520%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.673     7.723    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.440    -1.555    RAM_controller_inst/clk_200
    SLICE_X33Y14         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[8]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.813ns (23.510%)  route 5.900ns (76.490%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.663     7.713    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437    -1.558    RAM_controller_inst/clk_200
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[10]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.813ns (23.510%)  route 5.900ns (76.490%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.663     7.713    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437    -1.558    RAM_controller_inst/clk_200
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[11]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.813ns (23.510%)  route 5.900ns (76.490%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.663     7.713    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437    -1.558    RAM_controller_inst/clk_200
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[12]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.813ns (23.510%)  route 5.900ns (76.490%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.663     7.713    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.437    -1.558    RAM_controller_inst/clk_200
    SLICE_X35Y16         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[13]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.813ns (23.827%)  route 5.797ns (76.173%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.560     7.610    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.439    -1.556    RAM_controller_inst/clk_200
    SLICE_X36Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[6]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.813ns (23.827%)  route 5.797ns (76.173%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.560     7.610    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.439    -1.556    RAM_controller_inst/clk_200
    SLICE_X36Y15         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[7]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/core_indices_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.427ns  (logic 1.813ns (24.416%)  route 5.613ns (75.584%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.864    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     3.988 f  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          1.815     5.803    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  RAM_controller_inst/core_indices_out[13]_i_2/O
                         net (fo=15, routed)          0.999     6.926    RAM_controller_inst/core_indices_out[13]_i_2_n_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  RAM_controller_inst/core_indices_out[13]_i_1/O
                         net (fo=13, routed)          0.377     7.427    RAM_controller_inst/core_indices_out[13]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        1.440    -1.555    RAM_controller_inst/clk_200
    SLICE_X36Y13         FDRE                                         r  RAM_controller_inst/core_indices_out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.255ns (16.412%)  route 1.296ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.245     1.551    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.826    -0.864    RAM_controller_inst/clk_200
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[0]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.255ns (16.412%)  route 1.296ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.245     1.551    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.826    -0.864    RAM_controller_inst/clk_200
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[3]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.255ns (16.412%)  route 1.296ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.245     1.551    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.826    -0.864    RAM_controller_inst/clk_200
    SLICE_X40Y16         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[4]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.255ns (15.174%)  route 1.423ns (84.826%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.371     1.677    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[10]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.255ns (15.174%)  route 1.423ns (84.826%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.371     1.677    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[13]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.255ns (15.174%)  route 1.423ns (84.826%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.371     1.677    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X41Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[9]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.255ns (15.135%)  route 1.427ns (84.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.375     1.682    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[11]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.255ns (15.135%)  route 1.427ns (84.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.375     1.682    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[12]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.255ns (15.135%)  route 1.427ns (84.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.375     1.682    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[6]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            RAM_controller_inst/iterations_needed_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clockGenerator_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.255ns (15.135%)  route 1.427ns (84.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.052     1.261    controlUnit_inst/reset_btn_IBUF
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.306 r  controlUnit_inst/FSM_onehot_initialization_cycles[3]_i_1/O
                         net (fo=90, routed)          0.375     1.682    RAM_controller_inst/core_cache_read_data_en_reg[0]_1
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clockGenerator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_generator/inst/clk_in_clockGenerator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_generator/inst/clk_200_clockGenerator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_generator/inst/clkout2_buf/O
                         net (fo=1563, routed)        0.823    -0.867    RAM_controller_inst/clk_200
    SLICE_X40Y19         FDRE                                         r  RAM_controller_inst/iterations_needed_reg[8]/C





