<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › igb › e1000_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>e1000_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel(R) Gigabit Ethernet Linux driver</span>
<span class="cm">  Copyright(c) 2007-2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _E1000_REGS_H_</span>
<span class="cp">#define _E1000_REGS_H_</span>

<span class="cp">#define E1000_CTRL     0x00000  </span><span class="cm">/* Device Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_STATUS   0x00008  </span><span class="cm">/* Device Status - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD     0x00010  </span><span class="cm">/* EEPROM/Flash Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_EERD     0x00014  </span><span class="cm">/* EEPROM Read - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_EXT 0x00018  </span><span class="cm">/* Extended Device Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_MDIC     0x00020  </span><span class="cm">/* MDI Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_MDICNFG  0x00E04  </span><span class="cm">/* MDI Config - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_SCTL     0x00024  </span><span class="cm">/* SerDes Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_FCAL     0x00028  </span><span class="cm">/* Flow Control Address Low - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_FCAH     0x0002C  </span><span class="cm">/* Flow Control Address High -RW */</span><span class="cp"></span>
<span class="cp">#define E1000_FCT      0x00030  </span><span class="cm">/* Flow Control Type - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_CONNSW   0x00034  </span><span class="cm">/* Copper/Fiber switch control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_VET      0x00038  </span><span class="cm">/* VLAN Ether Type - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_ICR      0x000C0  </span><span class="cm">/* Interrupt Cause Read - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_ITR      0x000C4  </span><span class="cm">/* Interrupt Throttling Rate - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_ICS      0x000C8  </span><span class="cm">/* Interrupt Cause Set - WO */</span><span class="cp"></span>
<span class="cp">#define E1000_IMS      0x000D0  </span><span class="cm">/* Interrupt Mask Set - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_IMC      0x000D8  </span><span class="cm">/* Interrupt Mask Clear - WO */</span><span class="cp"></span>
<span class="cp">#define E1000_IAM      0x000E0  </span><span class="cm">/* Interrupt Acknowledge Auto Mask */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL     0x00100  </span><span class="cm">/* RX Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_FCTTV    0x00170  </span><span class="cm">/* Flow Control Transmit Timer Value - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TXCW     0x00178  </span><span class="cm">/* TX Configuration Word - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR     0x01580  </span><span class="cm">/* Ext. Interrupt Cause Read - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_EITR(_n) (0x01680 + (0x4 * (_n)))</span>
<span class="cp">#define E1000_EICS     0x01520  </span><span class="cm">/* Ext. Interrupt Cause Set - W0 */</span><span class="cp"></span>
<span class="cp">#define E1000_EIMS     0x01524  </span><span class="cm">/* Ext. Interrupt Mask Set/Read - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_EIMC     0x01528  </span><span class="cm">/* Ext. Interrupt Mask Clear - WO */</span><span class="cp"></span>
<span class="cp">#define E1000_EIAC     0x0152C  </span><span class="cm">/* Ext. Interrupt Auto Clear - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_EIAM     0x01530  </span><span class="cm">/* Ext. Interrupt Ack Auto Clear Mask - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_GPIE     0x01514  </span><span class="cm">/* General Purpose Interrupt Enable - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_IVAR0    0x01700  </span><span class="cm">/* Interrupt Vector Allocation (array) - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_IVAR_MISC 0x01740 </span><span class="cm">/* IVAR for &quot;other&quot; causes - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TCTL     0x00400  </span><span class="cm">/* TX Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TCTL_EXT 0x00404  </span><span class="cm">/* Extended TX Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TIPG     0x00410  </span><span class="cm">/* TX Inter-packet gap -RW */</span><span class="cp"></span>
<span class="cp">#define E1000_AIT      0x00458  </span><span class="cm">/* Adaptive Interframe Spacing Throttle - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_LEDCTL   0x00E00  </span><span class="cm">/* LED Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_PBA      0x01000  </span><span class="cm">/* Packet Buffer Allocation - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_PBS      0x01008  </span><span class="cm">/* Packet Buffer Size */</span><span class="cp"></span>
<span class="cp">#define E1000_EEMNGCTL 0x01010  </span><span class="cm">/* MNG EEprom Control */</span><span class="cp"></span>
<span class="cp">#define E1000_EEWR     0x0102C  </span><span class="cm">/* EEPROM Write Register - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_I2CCMD   0x01028  </span><span class="cm">/* SFPI2C Command Register - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_FRTIMER  0x01048  </span><span class="cm">/* Free Running Timer - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TCPTIMER 0x0104C  </span><span class="cm">/* TCP Timer - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_FCRTL    0x02160  </span><span class="cm">/* Flow Control Receive Threshold Low - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_FCRTH    0x02168  </span><span class="cm">/* Flow Control Receive Threshold High - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_FCRTV    0x02460  </span><span class="cm">/* Flow Control Refresh Timer Value - RW */</span><span class="cp"></span>

<span class="cm">/* IEEE 1588 TIMESYNCH */</span>
<span class="cp">#define E1000_TSYNCRXCTL 0x0B620 </span><span class="cm">/* Rx Time Sync Control register - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TSYNCTXCTL 0x0B614 </span><span class="cm">/* Tx Time Sync Control register - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TSYNCRXCFG 0x05F50 </span><span class="cm">/* Time Sync Rx Configuration - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_RXSTMPL    0x0B624 </span><span class="cm">/* Rx timestamp Low - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_RXSTMPH    0x0B628 </span><span class="cm">/* Rx timestamp High - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_RXSATRL    0x0B62C </span><span class="cm">/* Rx timestamp attribute low - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_RXSATRH    0x0B630 </span><span class="cm">/* Rx timestamp attribute high - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_TXSTMPL    0x0B618 </span><span class="cm">/* Tx timestamp value Low - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_TXSTMPH    0x0B61C </span><span class="cm">/* Tx timestamp value High - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_SYSTIML    0x0B600 </span><span class="cm">/* System time register Low - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_SYSTIMH    0x0B604 </span><span class="cm">/* System time register High - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_TIMINCA    0x0B608 </span><span class="cm">/* Increment attributes register - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TSAUXC     0x0B640 </span><span class="cm">/* Timesync Auxiliary Control register */</span><span class="cp"></span>
<span class="cp">#define E1000_SYSTIMR    0x0B6F8 </span><span class="cm">/* System time register Residue */</span><span class="cp"></span>

<span class="cm">/* Filtering Registers */</span>
<span class="cp">#define E1000_SAQF(_n) (0x5980 + 4 * (_n))</span>
<span class="cp">#define E1000_DAQF(_n) (0x59A0 + 4 * (_n))</span>
<span class="cp">#define E1000_SPQF(_n) (0x59C0 + 4 * (_n))</span>
<span class="cp">#define E1000_FTQF(_n) (0x59E0 + 4 * (_n))</span>
<span class="cp">#define E1000_SAQF0 E1000_SAQF(0)</span>
<span class="cp">#define E1000_DAQF0 E1000_DAQF(0)</span>
<span class="cp">#define E1000_SPQF0 E1000_SPQF(0)</span>
<span class="cp">#define E1000_FTQF0 E1000_FTQF(0)</span>
<span class="cp">#define E1000_SYNQF(_n) (0x055FC + (4 * (_n))) </span><span class="cm">/* SYN Packet Queue Fltr */</span><span class="cp"></span>
<span class="cp">#define E1000_ETQF(_n)  (0x05CB0 + (4 * (_n))) </span><span class="cm">/* EType Queue Fltr */</span><span class="cp"></span>

<span class="cp">#define E1000_RQDPC(_n) (0x0C030 + ((_n) * 0x40))</span>

<span class="cm">/* DMA Coalescing registers */</span>
<span class="cp">#define E1000_DMACR             0x02508 </span><span class="cm">/* Control Register */</span><span class="cp"></span>
<span class="cp">#define E1000_DMCTXTH           0x03550 </span><span class="cm">/* Transmit Threshold */</span><span class="cp"></span>
<span class="cp">#define E1000_DMCTLX            0x02514 </span><span class="cm">/* Time to Lx Request */</span><span class="cp"></span>
<span class="cp">#define E1000_DMCRTRH           0x05DD0 </span><span class="cm">/* Receive Packet Rate Threshold */</span><span class="cp"></span>
<span class="cp">#define E1000_DMCCNT            0x05DD4 </span><span class="cm">/* Current Rx Count */</span><span class="cp"></span>
<span class="cp">#define E1000_FCRTC             0x02170 </span><span class="cm">/* Flow Control Rx high watermark */</span><span class="cp"></span>
<span class="cp">#define E1000_PCIEMISC          0x05BB8 </span><span class="cm">/* PCIE misc config register */</span><span class="cp"></span>

<span class="cm">/* TX Rate Limit Registers */</span>
<span class="cp">#define E1000_RTTDQSEL	0x3604	</span><span class="cm">/* Tx Desc Plane Queue Select - WO */</span><span class="cp"></span>
<span class="cp">#define E1000_RTTBCNRC	0x36B0	</span><span class="cm">/* Tx BCN Rate-Scheduler Config - WO */</span><span class="cp"></span>

<span class="cm">/* Split and Replication RX Control - RW */</span>
<span class="cp">#define E1000_RXPBS    0x02404  </span><span class="cm">/* Rx Packet Buffer Size - RW */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * Convenience macros</span>
<span class="cm"> *</span>
<span class="cm"> * Note: &quot;_n&quot; is the queue number of the register to be written to.</span>
<span class="cm"> *</span>
<span class="cm"> * Example usage:</span>
<span class="cm"> * E1000_RDBAL_REG(current_rx_queue)</span>
<span class="cm"> */</span>
<span class="cp">#define E1000_RDBAL(_n)   ((_n) &lt; 4 ? (0x02800 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0C000 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RDBAH(_n)   ((_n) &lt; 4 ? (0x02804 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0C004 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RDLEN(_n)   ((_n) &lt; 4 ? (0x02808 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0C008 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_SRRCTL(_n)  ((_n) &lt; 4 ? (0x0280C + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0C00C + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RDH(_n)     ((_n) &lt; 4 ? (0x02810 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0C010 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RDT(_n)     ((_n) &lt; 4 ? (0x02818 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0C018 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RXDCTL(_n)  ((_n) &lt; 4 ? (0x02828 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0C028 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDBAL(_n)   ((_n) &lt; 4 ? (0x03800 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0E000 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDBAH(_n)   ((_n) &lt; 4 ? (0x03804 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0E004 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDLEN(_n)   ((_n) &lt; 4 ? (0x03808 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0E008 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDH(_n)     ((_n) &lt; 4 ? (0x03810 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0E010 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDT(_n)     ((_n) &lt; 4 ? (0x03818 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0E018 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TXDCTL(_n)  ((_n) &lt; 4 ? (0x03828 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0E028 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_DCA_TXCTRL(_n) (0x03814 + (_n &lt;&lt; 8))</span>
<span class="cp">#define E1000_DCA_RXCTRL(_n) (0x02814 + (_n &lt;&lt; 8))</span>
<span class="cp">#define E1000_TDWBAL(_n)  ((_n) &lt; 4 ? (0x03838 + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0E038 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDWBAH(_n)  ((_n) &lt; 4 ? (0x0383C + ((_n) * 0x100)) \</span>
<span class="cp">				    : (0x0E03C + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDFH     0x03410  </span><span class="cm">/* TX Data FIFO Head - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TDFT     0x03418  </span><span class="cm">/* TX Data FIFO Tail - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TDFHS    0x03420  </span><span class="cm">/* TX Data FIFO Head Saved - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_TDFPC    0x03430  </span><span class="cm">/* TX Data FIFO Packet Count - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_DTXCTL   0x03590  </span><span class="cm">/* DMA TX Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_CRCERRS  0x04000  </span><span class="cm">/* CRC Error Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_ALGNERRC 0x04004  </span><span class="cm">/* Alignment Error Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_SYMERRS  0x04008  </span><span class="cm">/* Symbol Error Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_RXERRC   0x0400C  </span><span class="cm">/* Receive Error Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_MPC      0x04010  </span><span class="cm">/* Missed Packet Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_SCC      0x04014  </span><span class="cm">/* Single Collision Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_ECOL     0x04018  </span><span class="cm">/* Excessive Collision Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_MCC      0x0401C  </span><span class="cm">/* Multiple Collision Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_LATECOL  0x04020  </span><span class="cm">/* Late Collision Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_COLC     0x04028  </span><span class="cm">/* Collision Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_DC       0x04030  </span><span class="cm">/* Defer Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TNCRS    0x04034  </span><span class="cm">/* TX-No CRS - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_SEC      0x04038  </span><span class="cm">/* Sequence Error Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_CEXTERR  0x0403C  </span><span class="cm">/* Carrier Extension Error Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_RLEC     0x04040  </span><span class="cm">/* Receive Length Error Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_XONRXC   0x04048  </span><span class="cm">/* XON RX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_XONTXC   0x0404C  </span><span class="cm">/* XON TX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_XOFFRXC  0x04050  </span><span class="cm">/* XOFF RX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_XOFFTXC  0x04054  </span><span class="cm">/* XOFF TX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_FCRUC    0x04058  </span><span class="cm">/* Flow Control RX Unsupported Count- R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PRC64    0x0405C  </span><span class="cm">/* Packets RX (64 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PRC127   0x04060  </span><span class="cm">/* Packets RX (65-127 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PRC255   0x04064  </span><span class="cm">/* Packets RX (128-255 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PRC511   0x04068  </span><span class="cm">/* Packets RX (255-511 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PRC1023  0x0406C  </span><span class="cm">/* Packets RX (512-1023 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PRC1522  0x04070  </span><span class="cm">/* Packets RX (1024-1522 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_GPRC     0x04074  </span><span class="cm">/* Good Packets RX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_BPRC     0x04078  </span><span class="cm">/* Broadcast Packets RX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_MPRC     0x0407C  </span><span class="cm">/* Multicast Packets RX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_GPTC     0x04080  </span><span class="cm">/* Good Packets TX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_GORCL    0x04088  </span><span class="cm">/* Good Octets RX Count Low - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_GORCH    0x0408C  </span><span class="cm">/* Good Octets RX Count High - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_GOTCL    0x04090  </span><span class="cm">/* Good Octets TX Count Low - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_GOTCH    0x04094  </span><span class="cm">/* Good Octets TX Count High - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_RNBC     0x040A0  </span><span class="cm">/* RX No Buffers Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_RUC      0x040A4  </span><span class="cm">/* RX Undersize Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_RFC      0x040A8  </span><span class="cm">/* RX Fragment Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_ROC      0x040AC  </span><span class="cm">/* RX Oversize Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_RJC      0x040B0  </span><span class="cm">/* RX Jabber Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_MGTPRC   0x040B4  </span><span class="cm">/* Management Packets RX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_MGTPDC   0x040B8  </span><span class="cm">/* Management Packets Dropped Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_MGTPTC   0x040BC  </span><span class="cm">/* Management Packets TX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TORL     0x040C0  </span><span class="cm">/* Total Octets RX Low - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TORH     0x040C4  </span><span class="cm">/* Total Octets RX High - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TOTL     0x040C8  </span><span class="cm">/* Total Octets TX Low - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TOTH     0x040CC  </span><span class="cm">/* Total Octets TX High - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TPR      0x040D0  </span><span class="cm">/* Total Packets RX - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TPT      0x040D4  </span><span class="cm">/* Total Packets TX - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PTC64    0x040D8  </span><span class="cm">/* Packets TX (64 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PTC127   0x040DC  </span><span class="cm">/* Packets TX (65-127 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PTC255   0x040E0  </span><span class="cm">/* Packets TX (128-255 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PTC511   0x040E4  </span><span class="cm">/* Packets TX (256-511 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PTC1023  0x040E8  </span><span class="cm">/* Packets TX (512-1023 bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_PTC1522  0x040EC  </span><span class="cm">/* Packets TX (1024-1522 Bytes) - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_MPTC     0x040F0  </span><span class="cm">/* Multicast Packets TX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_BPTC     0x040F4  </span><span class="cm">/* Broadcast Packets TX Count - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TSCTC    0x040F8  </span><span class="cm">/* TCP Segmentation Context TX - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_TSCTFC   0x040FC  </span><span class="cm">/* TCP Segmentation Context TX Fail - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_IAC      0x04100  </span><span class="cm">/* Interrupt Assertion Count */</span><span class="cp"></span>
<span class="cm">/* Interrupt Cause Rx Packet Timer Expire Count */</span>
<span class="cp">#define E1000_ICRXPTC  0x04104</span>
<span class="cm">/* Interrupt Cause Rx Absolute Timer Expire Count */</span>
<span class="cp">#define E1000_ICRXATC  0x04108</span>
<span class="cm">/* Interrupt Cause Tx Packet Timer Expire Count */</span>
<span class="cp">#define E1000_ICTXPTC  0x0410C</span>
<span class="cm">/* Interrupt Cause Tx Absolute Timer Expire Count */</span>
<span class="cp">#define E1000_ICTXATC  0x04110</span>
<span class="cm">/* Interrupt Cause Tx Queue Empty Count */</span>
<span class="cp">#define E1000_ICTXQEC  0x04118</span>
<span class="cm">/* Interrupt Cause Tx Queue Minimum Threshold Count */</span>
<span class="cp">#define E1000_ICTXQMTC 0x0411C</span>
<span class="cm">/* Interrupt Cause Rx Descriptor Minimum Threshold Count */</span>
<span class="cp">#define E1000_ICRXDMTC 0x04120</span>
<span class="cp">#define E1000_ICRXOC   0x04124  </span><span class="cm">/* Interrupt Cause Receiver Overrun Count */</span><span class="cp"></span>
<span class="cp">#define E1000_PCS_CFG0    0x04200  </span><span class="cm">/* PCS Configuration 0 - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_PCS_LCTL    0x04208  </span><span class="cm">/* PCS Link Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_PCS_LSTAT   0x0420C  </span><span class="cm">/* PCS Link Status - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_CBTMPC      0x0402C  </span><span class="cm">/* Circuit Breaker TX Packet Count */</span><span class="cp"></span>
<span class="cp">#define E1000_HTDPMC      0x0403C  </span><span class="cm">/* Host Transmit Discarded Packets */</span><span class="cp"></span>
<span class="cp">#define E1000_CBRMPC      0x040FC  </span><span class="cm">/* Circuit Breaker RX Packet Count */</span><span class="cp"></span>
<span class="cp">#define E1000_RPTHC       0x04104  </span><span class="cm">/* Rx Packets To Host */</span><span class="cp"></span>
<span class="cp">#define E1000_HGPTC       0x04118  </span><span class="cm">/* Host Good Packets TX Count */</span><span class="cp"></span>
<span class="cp">#define E1000_HTCBDPC     0x04124  </span><span class="cm">/* Host TX Circuit Breaker Dropped Count */</span><span class="cp"></span>
<span class="cp">#define E1000_HGORCL      0x04128  </span><span class="cm">/* Host Good Octets Received Count Low */</span><span class="cp"></span>
<span class="cp">#define E1000_HGORCH      0x0412C  </span><span class="cm">/* Host Good Octets Received Count High */</span><span class="cp"></span>
<span class="cp">#define E1000_HGOTCL      0x04130  </span><span class="cm">/* Host Good Octets Transmit Count Low */</span><span class="cp"></span>
<span class="cp">#define E1000_HGOTCH      0x04134  </span><span class="cm">/* Host Good Octets Transmit Count High */</span><span class="cp"></span>
<span class="cp">#define E1000_LENERRS     0x04138  </span><span class="cm">/* Length Errors Count */</span><span class="cp"></span>
<span class="cp">#define E1000_SCVPC       0x04228  </span><span class="cm">/* SerDes/SGMII Code Violation Pkt Count */</span><span class="cp"></span>
<span class="cp">#define E1000_PCS_ANADV   0x04218  </span><span class="cm">/* AN advertisement - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_PCS_LPAB    0x0421C  </span><span class="cm">/* Link Partner Ability - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_PCS_NPTX    0x04220  </span><span class="cm">/* AN Next Page Transmit - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_PCS_LPABNP  0x04224  </span><span class="cm">/* Link Partner Ability Next Page - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_RXCSUM   0x05000  </span><span class="cm">/* RX Checksum Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_RLPML    0x05004  </span><span class="cm">/* RX Long Packet Max Length */</span><span class="cp"></span>
<span class="cp">#define E1000_RFCTL    0x05008  </span><span class="cm">/* Receive Filter Control*/</span><span class="cp"></span>
<span class="cp">#define E1000_MTA      0x05200  </span><span class="cm">/* Multicast Table Array - RW Array */</span><span class="cp"></span>
<span class="cp">#define E1000_RA       0x05400  </span><span class="cm">/* Receive Address - RW Array */</span><span class="cp"></span>
<span class="cp">#define E1000_RA2      0x054E0  </span><span class="cm">/* 2nd half of receive address array - RW Array */</span><span class="cp"></span>
<span class="cp">#define E1000_PSRTYPE(_i)       (0x05480 + ((_i) * 4))</span>
<span class="cp">#define E1000_RAL(_i)  (((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</span>
<span class="cp">                                       (0x054E0 + ((_i - 16) * 8)))</span>
<span class="cp">#define E1000_RAH(_i)  (((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</span>
<span class="cp">                                       (0x054E4 + ((_i - 16) * 8)))</span>
<span class="cp">#define E1000_IP4AT_REG(_i)     (0x05840 + ((_i) * 8))</span>
<span class="cp">#define E1000_IP6AT_REG(_i)     (0x05880 + ((_i) * 4))</span>
<span class="cp">#define E1000_WUPM_REG(_i)      (0x05A00 + ((_i) * 4))</span>
<span class="cp">#define E1000_FFMT_REG(_i)      (0x09000 + ((_i) * 8))</span>
<span class="cp">#define E1000_FFVT_REG(_i)      (0x09800 + ((_i) * 8))</span>
<span class="cp">#define E1000_FFLT_REG(_i)      (0x05F00 + ((_i) * 8))</span>
<span class="cp">#define E1000_VFTA     0x05600  </span><span class="cm">/* VLAN Filter Table Array - RW Array */</span><span class="cp"></span>
<span class="cp">#define E1000_VT_CTL   0x0581C  </span><span class="cm">/* VMDq Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_WUC      0x05800  </span><span class="cm">/* Wakeup Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_WUFC     0x05808  </span><span class="cm">/* Wakeup Filter Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_WUS      0x05810  </span><span class="cm">/* Wakeup Status - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_MANC     0x05820  </span><span class="cm">/* Management Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_IPAV     0x05838  </span><span class="cm">/* IP Address Valid - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_WUPL     0x05900  </span><span class="cm">/* Wakeup Packet Length - RW */</span><span class="cp"></span>

<span class="cp">#define E1000_SW_FW_SYNC  0x05B5C </span><span class="cm">/* Software-Firmware Synchronization - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_CCMCTL      0x05B48 </span><span class="cm">/* CCM Control Register */</span><span class="cp"></span>
<span class="cp">#define E1000_GIOCTL      0x05B44 </span><span class="cm">/* GIO Analog Control Register */</span><span class="cp"></span>
<span class="cp">#define E1000_SCCTL       0x05B4C </span><span class="cm">/* PCIc PLL Configuration Register */</span><span class="cp"></span>
<span class="cp">#define E1000_GCR         0x05B00 </span><span class="cm">/* PCI-Ex Control */</span><span class="cp"></span>
<span class="cp">#define E1000_FACTPS    0x05B30 </span><span class="cm">/* Function Active and Power State to MNG */</span><span class="cp"></span>
<span class="cp">#define E1000_SWSM      0x05B50 </span><span class="cm">/* SW Semaphore */</span><span class="cp"></span>
<span class="cp">#define E1000_FWSM      0x05B54 </span><span class="cm">/* FW Semaphore */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_CTRL  0x05B74 </span><span class="cm">/* DCA Control - RW */</span><span class="cp"></span>

<span class="cm">/* RSS registers */</span>
<span class="cp">#define E1000_MRQC      0x05818 </span><span class="cm">/* Multiple Receive Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_IMIR(_i)      (0x05A80 + ((_i) * 4))  </span><span class="cm">/* Immediate Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_IMIREXT(_i)   (0x05AA0 + ((_i) * 4))  </span><span class="cm">/* Immediate Interrupt Ext*/</span><span class="cp"></span>
<span class="cp">#define E1000_IMIRVP    0x05AC0 </span><span class="cm">/* Immediate Interrupt RX VLAN Priority - RW */</span><span class="cp"></span>
<span class="cm">/* MSI-X Allocation Register (_i) - RW */</span>
<span class="cp">#define E1000_MSIXBM(_i)    (0x01600 + ((_i) * 4))</span>
<span class="cm">/* Redirection Table - RW Array */</span>
<span class="cp">#define E1000_RETA(_i)  (0x05C00 + ((_i) * 4))</span>
<span class="cp">#define E1000_RSSRK(_i) (0x05C80 + ((_i) * 4)) </span><span class="cm">/* RSS Random Key - RW Array */</span><span class="cp"></span>

<span class="cm">/* VT Registers */</span>
<span class="cp">#define E1000_MBVFICR   0x00C80 </span><span class="cm">/* Mailbox VF Cause - RWC */</span><span class="cp"></span>
<span class="cp">#define E1000_MBVFIMR   0x00C84 </span><span class="cm">/* Mailbox VF int Mask - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_VFLRE     0x00C88 </span><span class="cm">/* VF Register Events - RWC */</span><span class="cp"></span>
<span class="cp">#define E1000_VFRE      0x00C8C </span><span class="cm">/* VF Receive Enables */</span><span class="cp"></span>
<span class="cp">#define E1000_VFTE      0x00C90 </span><span class="cm">/* VF Transmit Enables */</span><span class="cp"></span>
<span class="cp">#define E1000_QDE       0x02408 </span><span class="cm">/* Queue Drop Enable - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_DTXSWC    0x03500 </span><span class="cm">/* DMA Tx Switch Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_WVBR      0x03554 </span><span class="cm">/* VM Wrong Behavior - RWS */</span><span class="cp"></span>
<span class="cp">#define E1000_RPLOLR    0x05AF0 </span><span class="cm">/* Replication Offload - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_UTA       0x0A000 </span><span class="cm">/* Unicast Table Array - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_IOVTCL    0x05BBC </span><span class="cm">/* IOV Control Register */</span><span class="cp"></span>
<span class="cp">#define E1000_TXSWC     0x05ACC </span><span class="cm">/* Tx Switch Control */</span><span class="cp"></span>
<span class="cm">/* These act per VF so an array friendly macro is used */</span>
<span class="cp">#define E1000_P2VMAILBOX(_n)   (0x00C00 + (4 * (_n)))</span>
<span class="cp">#define E1000_VMBMEM(_n)       (0x00800 + (64 * (_n)))</span>
<span class="cp">#define E1000_VMOLR(_n)        (0x05AD0 + (4 * (_n)))</span>
<span class="cp">#define E1000_VLVF(_n)         (0x05D00 + (4 * (_n))) </span><span class="cm">/* VLAN Virtual Machine</span>
<span class="cm">                                                       * Filter - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_VMVIR(_n)        (0x03700 + (4 * (_n)))</span>

<span class="cp">#define wr32(reg, value) (writel(value, hw-&gt;hw_addr + reg))</span>
<span class="cp">#define rd32(reg) (readl(hw-&gt;hw_addr + reg))</span>
<span class="cp">#define wrfl() ((void)rd32(E1000_STATUS))</span>

<span class="cp">#define array_wr32(reg, offset, value) \</span>
<span class="cp">	(writel(value, hw-&gt;hw_addr + reg + ((offset) &lt;&lt; 2)))</span>
<span class="cp">#define array_rd32(reg, offset) \</span>
<span class="cp">	(readl(hw-&gt;hw_addr + reg + ((offset) &lt;&lt; 2)))</span>

<span class="cm">/* DMA Coalescing registers */</span>
<span class="cp">#define E1000_PCIEMISC          0x05BB8 </span><span class="cm">/* PCIE misc config register */</span><span class="cp"></span>

<span class="cm">/* Energy Efficient Ethernet &quot;EEE&quot; register */</span>
<span class="cp">#define E1000_IPCNFG  0x0E38  </span><span class="cm">/* Internal PHY Configuration */</span><span class="cp"></span>
<span class="cp">#define E1000_EEER    0x0E30  </span><span class="cm">/* Energy Efficient Ethernet */</span><span class="cp"></span>

<span class="cm">/* Thermal Sensor Register */</span>
<span class="cp">#define E1000_THSTAT    0x08110 </span><span class="cm">/* Thermal Sensor Status */</span><span class="cp"></span>

<span class="cm">/* OS2BMC Registers */</span>
<span class="cp">#define E1000_B2OSPC    0x08FE0 </span><span class="cm">/* BMC2OS packets sent by BMC */</span><span class="cp"></span>
<span class="cp">#define E1000_B2OGPRC   0x04158 </span><span class="cm">/* BMC2OS packets received by host */</span><span class="cp"></span>
<span class="cp">#define E1000_O2BGPTC   0x08FE4 </span><span class="cm">/* OS2BMC packets received by BMC */</span><span class="cp"></span>
<span class="cp">#define E1000_O2BSPC    0x0415C </span><span class="cm">/* OS2BMC packets transmitted by host */</span><span class="cp"></span>

<span class="cp">#define E1000_SRWR		0x12018  </span><span class="cm">/* Shadow Ram Write Register - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_I210_FLMNGCTL	0x12038</span>
<span class="cp">#define E1000_I210_FLMNGDATA	0x1203C</span>
<span class="cp">#define E1000_I210_FLMNGCNT	0x12040</span>

<span class="cp">#define E1000_I210_FLSWCTL	0x12048</span>
<span class="cp">#define E1000_I210_FLSWDATA	0x1204C</span>
<span class="cp">#define E1000_I210_FLSWCNT	0x12050</span>

<span class="cp">#define E1000_I210_FLA		0x1201C</span>

<span class="cp">#define E1000_INVM_DATA_REG(_n)	(0x12120 + 4*(_n))</span>
<span class="cp">#define E1000_INVM_SIZE		64 </span><span class="cm">/* Number of INVM Data Registers */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
