Loading plugins phase: Elapsed time ==> 0s.148ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cyprj -d CY8C5868AXI-LP035 -s C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (timer_clock's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cydwr (timer_clock)
 * C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\TopDesign\TopDesign.cysch (Instance:timer_clock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.312ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.033ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 Design.v -verilog
======================================================================

======================================================================
Compiling:  Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 Design.v -verilog
======================================================================

======================================================================
Compiling:  Design.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 06 23:02:10 2023


======================================================================
Compiling:  Design.v
Program  :   vpp
Options  :    -yv2 -q10 Design.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 06 23:02:10 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Design.v (line 1007, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 06 23:02:10 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\codegentemp\Design.ctl'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\codegentemp\Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 06 23:02:11 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\codegentemp\Design.ctl'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\codegentemp\Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\XBee:BUART:reset_sr\
	Net_253
	Net_249
	\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_246
	\XBee:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xeq\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xlt\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xlte\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xgt\
	\XBee:BUART:sRX:MODULE_5:g1:a0:xgte\
	\XBee:BUART:sRX:MODULE_5:lt\
	\XBee:BUART:sRX:MODULE_5:eq\
	\XBee:BUART:sRX:MODULE_5:gt\
	\XBee:BUART:sRX:MODULE_5:gte\
	\XBee:BUART:sRX:MODULE_5:lte\
	\Row_Counter:MODULE_6:b_31\
	\Row_Counter:MODULE_6:b_30\
	\Row_Counter:MODULE_6:b_29\
	\Row_Counter:MODULE_6:b_28\
	\Row_Counter:MODULE_6:b_27\
	\Row_Counter:MODULE_6:b_26\
	\Row_Counter:MODULE_6:b_25\
	\Row_Counter:MODULE_6:b_24\
	\Row_Counter:MODULE_6:b_23\
	\Row_Counter:MODULE_6:b_22\
	\Row_Counter:MODULE_6:b_21\
	\Row_Counter:MODULE_6:b_20\
	\Row_Counter:MODULE_6:b_19\
	\Row_Counter:MODULE_6:b_18\
	\Row_Counter:MODULE_6:b_17\
	\Row_Counter:MODULE_6:b_16\
	\Row_Counter:MODULE_6:b_15\
	\Row_Counter:MODULE_6:b_14\
	\Row_Counter:MODULE_6:b_13\
	\Row_Counter:MODULE_6:b_12\
	\Row_Counter:MODULE_6:b_11\
	\Row_Counter:MODULE_6:b_10\
	\Row_Counter:MODULE_6:b_9\
	\Row_Counter:MODULE_6:b_8\
	\Row_Counter:MODULE_6:b_7\
	\Row_Counter:MODULE_6:b_6\
	\Row_Counter:MODULE_6:b_5\
	\Row_Counter:MODULE_6:b_4\
	\Row_Counter:MODULE_6:b_3\
	\Row_Counter:MODULE_6:b_2\
	\Row_Counter:MODULE_6:b_1\
	\Row_Counter:MODULE_6:b_0\
	\Row_Counter:MODULE_6:g2:a0:a_31\
	\Row_Counter:MODULE_6:g2:a0:a_30\
	\Row_Counter:MODULE_6:g2:a0:a_29\
	\Row_Counter:MODULE_6:g2:a0:a_28\
	\Row_Counter:MODULE_6:g2:a0:a_27\
	\Row_Counter:MODULE_6:g2:a0:a_26\
	\Row_Counter:MODULE_6:g2:a0:a_25\
	\Row_Counter:MODULE_6:g2:a0:a_24\
	\Row_Counter:MODULE_6:g2:a0:b_31\
	\Row_Counter:MODULE_6:g2:a0:b_30\
	\Row_Counter:MODULE_6:g2:a0:b_29\
	\Row_Counter:MODULE_6:g2:a0:b_28\
	\Row_Counter:MODULE_6:g2:a0:b_27\
	\Row_Counter:MODULE_6:g2:a0:b_26\
	\Row_Counter:MODULE_6:g2:a0:b_25\
	\Row_Counter:MODULE_6:g2:a0:b_24\
	\Row_Counter:MODULE_6:g2:a0:b_23\
	\Row_Counter:MODULE_6:g2:a0:b_22\
	\Row_Counter:MODULE_6:g2:a0:b_21\
	\Row_Counter:MODULE_6:g2:a0:b_20\
	\Row_Counter:MODULE_6:g2:a0:b_19\
	\Row_Counter:MODULE_6:g2:a0:b_18\
	\Row_Counter:MODULE_6:g2:a0:b_17\
	\Row_Counter:MODULE_6:g2:a0:b_16\
	\Row_Counter:MODULE_6:g2:a0:b_15\
	\Row_Counter:MODULE_6:g2:a0:b_14\
	\Row_Counter:MODULE_6:g2:a0:b_13\
	\Row_Counter:MODULE_6:g2:a0:b_12\
	\Row_Counter:MODULE_6:g2:a0:b_11\
	\Row_Counter:MODULE_6:g2:a0:b_10\
	\Row_Counter:MODULE_6:g2:a0:b_9\
	\Row_Counter:MODULE_6:g2:a0:b_8\
	\Row_Counter:MODULE_6:g2:a0:b_7\
	\Row_Counter:MODULE_6:g2:a0:b_6\
	\Row_Counter:MODULE_6:g2:a0:b_5\
	\Row_Counter:MODULE_6:g2:a0:b_4\
	\Row_Counter:MODULE_6:g2:a0:b_3\
	\Row_Counter:MODULE_6:g2:a0:b_2\
	\Row_Counter:MODULE_6:g2:a0:b_1\
	\Row_Counter:MODULE_6:g2:a0:b_0\
	\Row_Counter:MODULE_6:g2:a0:s_31\
	\Row_Counter:MODULE_6:g2:a0:s_30\
	\Row_Counter:MODULE_6:g2:a0:s_29\
	\Row_Counter:MODULE_6:g2:a0:s_28\
	\Row_Counter:MODULE_6:g2:a0:s_27\
	\Row_Counter:MODULE_6:g2:a0:s_26\
	\Row_Counter:MODULE_6:g2:a0:s_25\
	\Row_Counter:MODULE_6:g2:a0:s_24\
	\Row_Counter:MODULE_6:g2:a0:s_23\
	\Row_Counter:MODULE_6:g2:a0:s_22\
	\Row_Counter:MODULE_6:g2:a0:s_21\
	\Row_Counter:MODULE_6:g2:a0:s_20\
	\Row_Counter:MODULE_6:g2:a0:s_19\
	\Row_Counter:MODULE_6:g2:a0:s_18\
	\Row_Counter:MODULE_6:g2:a0:s_17\
	\Row_Counter:MODULE_6:g2:a0:s_16\
	\Row_Counter:MODULE_6:g2:a0:s_15\
	\Row_Counter:MODULE_6:g2:a0:s_14\
	\Row_Counter:MODULE_6:g2:a0:s_13\
	\Row_Counter:MODULE_6:g2:a0:s_12\
	\Row_Counter:MODULE_6:g2:a0:s_11\
	\Row_Counter:MODULE_6:g2:a0:s_10\
	\Row_Counter:MODULE_6:g2:a0:s_9\
	\Row_Counter:MODULE_6:g2:a0:s_8\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Analog_CMP:Net_9\
	\Dark_Timer:Net_260\
	Net_401
	\Dark_Timer:Net_53\
	\Dark_Timer:TimerUDB:ctrl_ten\
	\Dark_Timer:TimerUDB:ctrl_tmode_1\
	\Dark_Timer:TimerUDB:ctrl_tmode_0\
	Net_399
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:lt\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:gt\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:gte\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:lte\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:neq\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\Dark_Timer:Net_102\
	\Dark_Timer:Net_266\
	\MODULE_9:g1:a0:gx:u0:albi_3\
	\MODULE_9:g1:a0:gx:u0:agbi_3\
	\MODULE_9:g1:a0:gx:u0:albi_2\
	\MODULE_9:g1:a0:gx:u0:agbi_2\
	\MODULE_9:g1:a0:gx:u0:albi_1\
	\MODULE_9:g1:a0:gx:u0:agbi_1\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:lte\
	\MODULE_9:neq\

    Synthesized names
	\Row_Counter:add_vi_vv_MODGEN_6_31\
	\Row_Counter:add_vi_vv_MODGEN_6_30\
	\Row_Counter:add_vi_vv_MODGEN_6_29\
	\Row_Counter:add_vi_vv_MODGEN_6_28\
	\Row_Counter:add_vi_vv_MODGEN_6_27\
	\Row_Counter:add_vi_vv_MODGEN_6_26\
	\Row_Counter:add_vi_vv_MODGEN_6_25\
	\Row_Counter:add_vi_vv_MODGEN_6_24\
	\Row_Counter:add_vi_vv_MODGEN_6_23\
	\Row_Counter:add_vi_vv_MODGEN_6_22\
	\Row_Counter:add_vi_vv_MODGEN_6_21\
	\Row_Counter:add_vi_vv_MODGEN_6_20\
	\Row_Counter:add_vi_vv_MODGEN_6_19\
	\Row_Counter:add_vi_vv_MODGEN_6_18\
	\Row_Counter:add_vi_vv_MODGEN_6_17\
	\Row_Counter:add_vi_vv_MODGEN_6_16\
	\Row_Counter:add_vi_vv_MODGEN_6_15\
	\Row_Counter:add_vi_vv_MODGEN_6_14\
	\Row_Counter:add_vi_vv_MODGEN_6_13\
	\Row_Counter:add_vi_vv_MODGEN_6_12\
	\Row_Counter:add_vi_vv_MODGEN_6_11\
	\Row_Counter:add_vi_vv_MODGEN_6_10\
	\Row_Counter:add_vi_vv_MODGEN_6_9\
	\Row_Counter:add_vi_vv_MODGEN_6_8\

Deleted 180 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__VSync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:tx_hd_send_break\ to zero
Aliasing \XBee:BUART:HalfDuplexSend\ to zero
Aliasing \XBee:BUART:FinalParityType_1\ to zero
Aliasing \XBee:BUART:FinalParityType_0\ to zero
Aliasing \XBee:BUART:FinalAddrMode_2\ to zero
Aliasing \XBee:BUART:FinalAddrMode_1\ to zero
Aliasing \XBee:BUART:FinalAddrMode_0\ to zero
Aliasing \XBee:BUART:tx_ctrl_mark\ to zero
Aliasing \XBee:BUART:tx_status_6\ to zero
Aliasing \XBee:BUART:tx_status_5\ to zero
Aliasing \XBee:BUART:tx_status_4\ to zero
Aliasing \XBee:BUART:rx_count7_bit8_wire\ to zero
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN2_1\ to \XBee:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN2_0\ to \XBee:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN3_1\ to \XBee:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN3_0\ to \XBee:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \XBee:BUART:rx_status_1\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Rx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Tx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_99 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Row_Counter:MODULE_6:g2:a0:a_23\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_22\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_21\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_20\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_19\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_18\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_17\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_16\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_15\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_14\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_13\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_12\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_11\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_10\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_9\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:a_8\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Reference:Net_83\ to zero
Aliasing \Reference:Net_81\ to zero
Aliasing \Reference:Net_82\ to zero
Aliasing tmpOE__CSync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_7 to zero
Aliasing Net_106_6 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_4 to zero
Aliasing Net_106_3 to zero
Aliasing Net_106_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_1 to zero
Aliasing Net_106_0 to zero
Aliasing \Analog_CMP:clock\ to zero
Aliasing \Dark_Timer:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Dark_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer:TimerUDB:sIntCapCount:MODIN8_1\ to \Dark_Timer:TimerUDB:sIntCapCount:MODIN6_1\
Aliasing \Dark_Timer:TimerUDB:sIntCapCount:MODIN8_0\ to \Dark_Timer:TimerUDB:sIntCapCount:MODIN6_0\
Aliasing \Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer:TimerUDB:status_6\ to zero
Aliasing \Dark_Timer:TimerUDB:status_5\ to zero
Aliasing \Dark_Timer:TimerUDB:status_4\ to zero
Aliasing \Dark_Timer:TimerUDB:status_0\ to \Dark_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Video_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN9_7 to \Row_Counter:MODIN5_7\
Aliasing MODIN9_6 to \Row_Counter:MODIN5_6\
Aliasing MODIN9_5 to \Row_Counter:MODIN5_5\
Aliasing MODIN9_4 to \Row_Counter:MODIN5_4\
Aliasing MODIN9_3 to \Row_Counter:MODIN5_3\
Aliasing MODIN9_2 to \Row_Counter:MODIN5_2\
Aliasing MODIN9_1 to \Row_Counter:MODIN5_1\
Aliasing MODIN9_0 to \Row_Counter:MODIN5_0\
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XBee:BUART:reset_reg\\D\ to zero
Aliasing \XBee:BUART:rx_break_status\\D\ to zero
Aliasing \Dark_Timer:TimerUDB:hwEnable_reg\\D\ to \Dark_Timer:TimerUDB:run_mode\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire Net_293[30] = cmp_vv_vv_MODGEN_7[563]
Removing Rhs of wire Net_293[30] = \MODULE_9:g1:a0:xeq\[1000]
Removing Rhs of wire Net_293[30] = \MODULE_9:g1:a0:gx:u0:aeqb_1\[963]
Removing Lhs of wire tmpOE__VSync_net_0[33] = one[24]
Removing Lhs of wire \XBee:Net_61\[39] = \XBee:Net_9\[38]
Removing Lhs of wire \XBee:BUART:tx_hd_send_break\[43] = zero[8]
Removing Lhs of wire \XBee:BUART:HalfDuplexSend\[44] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalParityType_1\[45] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalParityType_0\[46] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_2\[47] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_1\[48] = zero[8]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_0\[49] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark\[50] = zero[8]
Removing Rhs of wire \XBee:BUART:tx_bitclk_enable_pre\[62] = \XBee:BUART:tx_bitclk_dp\[98]
Removing Lhs of wire \XBee:BUART:tx_counter_tc\[108] = \XBee:BUART:tx_counter_dp\[99]
Removing Lhs of wire \XBee:BUART:tx_status_6\[109] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_status_5\[110] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_status_4\[111] = zero[8]
Removing Lhs of wire \XBee:BUART:tx_status_1\[113] = \XBee:BUART:tx_fifo_empty\[76]
Removing Lhs of wire \XBee:BUART:tx_status_3\[115] = \XBee:BUART:tx_fifo_notfull\[75]
Removing Lhs of wire \XBee:BUART:rx_count7_bit8_wire\[175] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[183] = \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[194]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[185] = \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[195]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[186] = \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[211]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[187] = \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[225]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[188] = \XBee:BUART:sRX:s23Poll:MODIN1_1\[189]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN1_1\[189] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[190] = \XBee:BUART:sRX:s23Poll:MODIN1_0\[191]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN1_0\[191] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[197] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[198] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[199] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN2_1\[200] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[201] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN2_0\[202] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[203] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[204] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[205] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[206] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[207] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[208] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[213] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN3_1\[214] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[215] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN3_0\[216] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[217] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[218] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[219] = \XBee:BUART:pollcount_1\[181]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[220] = \XBee:BUART:pollcount_0\[184]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[221] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[222] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_status_1\[229] = zero[8]
Removing Rhs of wire \XBee:BUART:rx_status_2\[230] = \XBee:BUART:rx_parity_error_status\[231]
Removing Rhs of wire \XBee:BUART:rx_status_3\[232] = \XBee:BUART:rx_stop_bit_error\[233]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_4\[243] = \XBee:BUART:sRX:MODULE_4:g2:a0:lta_0\[292]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_5\[247] = \XBee:BUART:sRX:MODULE_5:g1:a0:xneq\[314]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_6\[248] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_5\[249] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_4\[250] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_3\[251] = \XBee:BUART:sRX:MODIN4_6\[252]
Removing Lhs of wire \XBee:BUART:sRX:MODIN4_6\[252] = \XBee:BUART:rx_count_6\[170]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_2\[253] = \XBee:BUART:sRX:MODIN4_5\[254]
Removing Lhs of wire \XBee:BUART:sRX:MODIN4_5\[254] = \XBee:BUART:rx_count_5\[171]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_1\[255] = \XBee:BUART:sRX:MODIN4_4\[256]
Removing Lhs of wire \XBee:BUART:sRX:MODIN4_4\[256] = \XBee:BUART:rx_count_4\[172]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newa_0\[257] = \XBee:BUART:sRX:MODIN4_3\[258]
Removing Lhs of wire \XBee:BUART:sRX:MODIN4_3\[258] = \XBee:BUART:rx_count_3\[173]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_6\[259] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_5\[260] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_4\[261] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_3\[262] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_2\[263] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_1\[264] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:newb_0\[265] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_6\[266] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_5\[267] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_4\[268] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_3\[269] = \XBee:BUART:rx_count_6\[170]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_2\[270] = \XBee:BUART:rx_count_5\[171]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_1\[271] = \XBee:BUART:rx_count_4\[172]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:dataa_0\[272] = \XBee:BUART:rx_count_3\[173]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_6\[273] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_5\[274] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_4\[275] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_3\[276] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_2\[277] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_1\[278] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_4:g2:a0:datab_0\[279] = zero[8]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:newa_0\[294] = \XBee:BUART:rx_postpoll\[129]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:newb_0\[295] = \XBee:BUART:rx_parity_bit\[246]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:dataa_0\[296] = \XBee:BUART:rx_postpoll\[129]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:datab_0\[297] = \XBee:BUART:rx_parity_bit\[246]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[298] = \XBee:BUART:rx_postpoll\[129]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[299] = \XBee:BUART:rx_parity_bit\[246]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[301] = one[24]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[302] = \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[300]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[303] = \XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[300]
Removing Lhs of wire tmpOE__Rx_1_net_0[325] = one[24]
Removing Lhs of wire tmpOE__Tx_1_net_0[330] = one[24]
Removing Lhs of wire Net_99[336] = one[24]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_7\[337] = \Row_Counter:MODULE_6:g2:a0:s_7\[504]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_6\[339] = \Row_Counter:MODULE_6:g2:a0:s_6\[505]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_5\[341] = \Row_Counter:MODULE_6:g2:a0:s_5\[506]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_4\[343] = \Row_Counter:MODULE_6:g2:a0:s_4\[507]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_3\[345] = \Row_Counter:MODULE_6:g2:a0:s_3\[508]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_2\[347] = \Row_Counter:MODULE_6:g2:a0:s_2\[509]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_1\[349] = \Row_Counter:MODULE_6:g2:a0:s_1\[510]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_6_0\[351] = \Row_Counter:MODULE_6:g2:a0:s_0\[511]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_23\[392] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_22\[393] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_21\[394] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_20\[395] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_19\[396] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_18\[397] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_17\[398] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_16\[399] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_15\[400] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_14\[401] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_13\[402] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_12\[403] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_11\[404] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_10\[405] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_9\[406] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_8\[407] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_7\[408] = \Row_Counter:MODIN5_7\[409]
Removing Lhs of wire \Row_Counter:MODIN5_7\[409] = Net_104_7[335]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_6\[410] = \Row_Counter:MODIN5_6\[411]
Removing Lhs of wire \Row_Counter:MODIN5_6\[411] = Net_104_6[338]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_5\[412] = \Row_Counter:MODIN5_5\[413]
Removing Lhs of wire \Row_Counter:MODIN5_5\[413] = Net_104_5[340]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_4\[414] = \Row_Counter:MODIN5_4\[415]
Removing Lhs of wire \Row_Counter:MODIN5_4\[415] = Net_104_4[342]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_3\[416] = \Row_Counter:MODIN5_3\[417]
Removing Lhs of wire \Row_Counter:MODIN5_3\[417] = Net_104_3[344]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_2\[418] = \Row_Counter:MODIN5_2\[419]
Removing Lhs of wire \Row_Counter:MODIN5_2\[419] = Net_104_2[346]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_1\[420] = \Row_Counter:MODIN5_1\[421]
Removing Lhs of wire \Row_Counter:MODIN5_1\[421] = Net_104_1[348]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:a_0\[422] = \Row_Counter:MODIN5_0\[423]
Removing Lhs of wire \Row_Counter:MODIN5_0\[423] = Net_104_0[350]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[549] = one[24]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[550] = one[24]
Removing Lhs of wire \Reference:Net_83\[552] = zero[8]
Removing Lhs of wire \Reference:Net_81\[553] = zero[8]
Removing Lhs of wire \Reference:Net_82\[554] = zero[8]
Removing Lhs of wire tmpOE__CSync_net_0[559] = one[24]
Removing Lhs of wire Net_106_7[564] = zero[8]
Removing Lhs of wire Net_106_6[565] = one[24]
Removing Lhs of wire Net_106_5[566] = one[24]
Removing Lhs of wire Net_106_4[567] = zero[8]
Removing Lhs of wire Net_106_3[568] = zero[8]
Removing Lhs of wire Net_106_2[569] = one[24]
Removing Lhs of wire Net_106_1[570] = zero[8]
Removing Lhs of wire Net_106_0[571] = zero[8]
Removing Lhs of wire \Analog_CMP:clock\[574] = zero[8]
Removing Rhs of wire Net_373[576] = \Analog_CMP:Net_1\[575]
Removing Rhs of wire Net_272[581] = \Dark_Timer:Net_55\[582]
Removing Lhs of wire \Dark_Timer:TimerUDB:ctrl_enable\[598] = \Dark_Timer:TimerUDB:control_7\[590]
Removing Lhs of wire \Dark_Timer:TimerUDB:ctrl_cmode_1\[600] = one[24]
Removing Lhs of wire \Dark_Timer:TimerUDB:ctrl_cmode_0\[601] = zero[8]
Removing Lhs of wire \Dark_Timer:TimerUDB:ctrl_ic_1\[604] = \Dark_Timer:TimerUDB:control_1\[596]
Removing Lhs of wire \Dark_Timer:TimerUDB:ctrl_ic_0\[605] = \Dark_Timer:TimerUDB:control_0\[597]
Removing Rhs of wire \Dark_Timer:TimerUDB:timer_enable\[609] = \Dark_Timer:TimerUDB:runmode_enable\[682]
Removing Rhs of wire \Dark_Timer:TimerUDB:run_mode\[610] = \Dark_Timer:TimerUDB:hwEnable\[611]
Removing Lhs of wire \Dark_Timer:TimerUDB:run_mode\[610] = \Dark_Timer:TimerUDB:control_7\[590]
Removing Lhs of wire \Dark_Timer:TimerUDB:trigger_enable\[613] = one[24]
Removing Lhs of wire \Dark_Timer:TimerUDB:tc_i\[615] = \Dark_Timer:TimerUDB:status_tc\[612]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_8\[621] = \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[660]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_9_1\[622] = \Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[677]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_9_0\[624] = \Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[678]
Removing Lhs of wire \Dark_Timer:TimerUDB:capt_fifo_load_int\[626] = \Dark_Timer:TimerUDB:capt_int_temp\[625]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[627] = \Dark_Timer:TimerUDB:sIntCapCount:MODIN6_1\[628]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODIN6_1\[628] = \Dark_Timer:TimerUDB:int_capt_count_1\[620]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[629] = \Dark_Timer:TimerUDB:sIntCapCount:MODIN6_0\[630]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODIN6_0\[630] = \Dark_Timer:TimerUDB:int_capt_count_0\[623]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[631] = \Dark_Timer:TimerUDB:sIntCapCount:MODIN7_1\[632]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODIN7_1\[632] = \Dark_Timer:TimerUDB:control_1\[596]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[633] = \Dark_Timer:TimerUDB:sIntCapCount:MODIN7_0\[634]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODIN7_0\[634] = \Dark_Timer:TimerUDB:control_0\[597]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[635] = \Dark_Timer:TimerUDB:int_capt_count_1\[620]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[636] = \Dark_Timer:TimerUDB:int_capt_count_0\[623]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[637] = \Dark_Timer:TimerUDB:control_1\[596]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[638] = \Dark_Timer:TimerUDB:control_0\[597]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[639] = \Dark_Timer:TimerUDB:int_capt_count_1\[620]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[640] = \Dark_Timer:TimerUDB:int_capt_count_0\[623]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[641] = \Dark_Timer:TimerUDB:control_1\[596]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[642] = \Dark_Timer:TimerUDB:control_0\[597]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[645] = one[24]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[646] = \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[644]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[648] = \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[647]
Removing Rhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[660] = \Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[649]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[671] = \Dark_Timer:TimerUDB:int_capt_count_1\[620]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODIN8_1\[672] = \Dark_Timer:TimerUDB:int_capt_count_1\[620]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[673] = \Dark_Timer:TimerUDB:int_capt_count_0\[623]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODIN8_0\[674] = \Dark_Timer:TimerUDB:int_capt_count_0\[623]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[680] = one[24]
Removing Lhs of wire \Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[681] = one[24]
Removing Lhs of wire \Dark_Timer:TimerUDB:status_6\[684] = zero[8]
Removing Lhs of wire \Dark_Timer:TimerUDB:status_5\[685] = zero[8]
Removing Lhs of wire \Dark_Timer:TimerUDB:status_4\[686] = zero[8]
Removing Lhs of wire \Dark_Timer:TimerUDB:status_0\[687] = \Dark_Timer:TimerUDB:status_tc\[612]
Removing Lhs of wire \Dark_Timer:TimerUDB:status_1\[688] = \Dark_Timer:TimerUDB:capt_int_temp\[625]
Removing Rhs of wire \Dark_Timer:TimerUDB:status_2\[689] = \Dark_Timer:TimerUDB:fifo_full\[690]
Removing Rhs of wire \Dark_Timer:TimerUDB:status_3\[691] = \Dark_Timer:TimerUDB:fifo_nempty\[692]
Removing Lhs of wire \Dark_Timer:TimerUDB:cs_addr_2\[694] = Net_278[29]
Removing Lhs of wire \Dark_Timer:TimerUDB:cs_addr_1\[695] = \Dark_Timer:TimerUDB:trig_reg\[683]
Removing Lhs of wire \Dark_Timer:TimerUDB:cs_addr_0\[696] = \Dark_Timer:TimerUDB:per_zero\[614]
Removing Lhs of wire tmpOE__Video_net_0[874] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:newa_7\[881] = Net_104_7[335]
Removing Lhs of wire MODIN9_7[882] = Net_104_7[335]
Removing Lhs of wire \MODULE_9:g1:a0:newa_6\[883] = Net_104_6[338]
Removing Lhs of wire MODIN9_6[884] = Net_104_6[338]
Removing Lhs of wire \MODULE_9:g1:a0:newa_5\[885] = Net_104_5[340]
Removing Lhs of wire MODIN9_5[886] = Net_104_5[340]
Removing Lhs of wire \MODULE_9:g1:a0:newa_4\[887] = Net_104_4[342]
Removing Lhs of wire MODIN9_4[888] = Net_104_4[342]
Removing Lhs of wire \MODULE_9:g1:a0:newa_3\[889] = Net_104_3[344]
Removing Lhs of wire MODIN9_3[890] = Net_104_3[344]
Removing Lhs of wire \MODULE_9:g1:a0:newa_2\[891] = Net_104_2[346]
Removing Lhs of wire MODIN9_2[892] = Net_104_2[346]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[893] = Net_104_1[348]
Removing Lhs of wire MODIN9_1[894] = Net_104_1[348]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[895] = Net_104_0[350]
Removing Lhs of wire MODIN9_0[896] = Net_104_0[350]
Removing Lhs of wire \MODULE_9:g1:a0:newb_7\[897] = MODIN10_7[898]
Removing Lhs of wire MODIN10_7[898] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:newb_6\[899] = MODIN10_6[900]
Removing Lhs of wire MODIN10_6[900] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:newb_5\[901] = MODIN10_5[902]
Removing Lhs of wire MODIN10_5[902] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:newb_4\[903] = MODIN10_4[904]
Removing Lhs of wire MODIN10_4[904] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:newb_3\[905] = MODIN10_3[906]
Removing Lhs of wire MODIN10_3[906] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:newb_2\[907] = MODIN10_2[908]
Removing Lhs of wire MODIN10_2[908] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[909] = MODIN10_1[910]
Removing Lhs of wire MODIN10_1[910] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[911] = MODIN10_0[912]
Removing Lhs of wire MODIN10_0[912] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_7\[913] = Net_104_7[335]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_6\[914] = Net_104_6[338]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_5\[915] = Net_104_5[340]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_4\[916] = Net_104_4[342]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_3\[917] = Net_104_3[344]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_2\[918] = Net_104_2[346]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[919] = Net_104_1[348]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[920] = Net_104_0[350]
Removing Lhs of wire \MODULE_9:g1:a0:datab_7\[921] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:datab_6\[922] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:datab_5\[923] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:datab_4\[924] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:datab_3\[925] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:datab_2\[926] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[927] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[928] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_7\[929] = Net_104_7[335]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_6\[930] = Net_104_6[338]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_5\[931] = Net_104_5[340]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_4\[932] = Net_104_4[342]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_3\[933] = Net_104_3[344]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_2\[934] = Net_104_2[346]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[935] = Net_104_1[348]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[936] = Net_104_0[350]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_7\[937] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_6\[938] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_5\[939] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_4\[940] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_3\[941] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_2\[942] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[943] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[944] = zero[8]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[953] = one[24]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[954] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[952]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[962] = \MODULE_9:g1:a0:gx:u0:eq_7\[961]
Removing Lhs of wire \XBee:BUART:reset_reg\\D\[1011] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_bitclk\\D\[1026] = \XBee:BUART:rx_bitclk_pre\[164]
Removing Lhs of wire \XBee:BUART:rx_parity_error_pre\\D\[1035] = \XBee:BUART:rx_parity_error_pre\[241]
Removing Lhs of wire \XBee:BUART:rx_break_status\\D\[1036] = zero[8]
Removing Lhs of wire \Dark_Timer:TimerUDB:capture_last\\D\[1048] = Net_373[576]
Removing Lhs of wire \Dark_Timer:TimerUDB:tc_reg_i\\D\[1049] = \Dark_Timer:TimerUDB:status_tc\[612]
Removing Lhs of wire \Dark_Timer:TimerUDB:hwEnable_reg\\D\[1050] = \Dark_Timer:TimerUDB:control_7\[590]
Removing Lhs of wire \Dark_Timer:TimerUDB:capture_out_reg_i\\D\[1051] = \Dark_Timer:TimerUDB:capt_fifo_load\[608]

------------------------------------------------------
Aliased 0 equations, 290 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_162' (cost = 0):
Net_162 <= (not Net_68);

Note:  Expanding virtual equation for '\XBee:BUART:rx_addressmatch\' (cost = 0):
\XBee:BUART:rx_addressmatch\ <= (\XBee:BUART:rx_addressmatch2\
	OR \XBee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre\' (cost = 1):
\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBee:BUART:rx_bitclk_pre16x\ <= ((not \XBee:BUART:rx_count_2\ and \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit1\' (cost = 1):
\XBee:BUART:rx_poll_bit1\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit2\' (cost = 1):
\XBee:BUART:rx_poll_bit2\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:pollingrange\' (cost = 4):
\XBee:BUART:pollingrange\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\XBee:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_0\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:s_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Dark_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_373 and \Dark_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:timer_enable\' (cost = 0):
\Dark_Timer:TimerUDB:timer_enable\ <= (\Dark_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not \Dark_Timer:TimerUDB:control_1\ and not \Dark_Timer:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer:TimerUDB:control_1\ and \Dark_Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \Dark_Timer:TimerUDB:control_0\ and not \Dark_Timer:TimerUDB:int_capt_count_0\)
	OR (\Dark_Timer:TimerUDB:control_0\ and \Dark_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not \Dark_Timer:TimerUDB:control_1\ and not \Dark_Timer:TimerUDB:control_0\ and not \Dark_Timer:TimerUDB:int_capt_count_1\ and not \Dark_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer:TimerUDB:control_1\ and not \Dark_Timer:TimerUDB:int_capt_count_1\ and \Dark_Timer:TimerUDB:control_0\ and \Dark_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer:TimerUDB:control_0\ and not \Dark_Timer:TimerUDB:int_capt_count_0\ and \Dark_Timer:TimerUDB:control_1\ and \Dark_Timer:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer:TimerUDB:control_1\ and \Dark_Timer:TimerUDB:control_0\ and \Dark_Timer:TimerUDB:int_capt_count_1\ and \Dark_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\Dark_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not \Dark_Timer:TimerUDB:control_1\ and not \Dark_Timer:TimerUDB:control_0\ and not \Dark_Timer:TimerUDB:int_capt_count_1\ and not \Dark_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer:TimerUDB:control_1\ and not \Dark_Timer:TimerUDB:int_capt_count_1\ and \Dark_Timer:TimerUDB:control_0\ and \Dark_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer:TimerUDB:control_0\ and not \Dark_Timer:TimerUDB:int_capt_count_0\ and \Dark_Timer:TimerUDB:control_1\ and \Dark_Timer:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer:TimerUDB:control_1\ and \Dark_Timer:TimerUDB:control_0\ and \Dark_Timer:TimerUDB:int_capt_count_1\ and \Dark_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Dark_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\' (cost = 0):
\Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\ <= (not \Dark_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_7\ <= (not Net_104_7);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_6\ <= (Net_104_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_5\ <= (Net_104_5);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_4\ <= (not Net_104_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_3\ <= (not Net_104_3);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= (Net_104_2);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= (not Net_104_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not Net_104_1 and not Net_104_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_2\ <= ((not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_3\ <= ((not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_4\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_5\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_6\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_6\ <= (not Net_104_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_3\ <= (Net_104_3);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:gt_4\ <= (Net_104_3
	OR Net_104_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_0\ <= (Net_104_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:gt_1\ <= (Net_104_0
	OR Net_104_1);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_7\ <= ((not Net_104_7 and not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\XBee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \XBee:BUART:pollcount_0\ and \XBee:BUART:pollcount_1\)
	OR (not \XBee:BUART:pollcount_1\ and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_1\' (cost = 2):
\Row_Counter:MODULE_6:g2:a0:s_1\ <= ((not Net_104_0 and Net_104_1)
	OR (not Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Virtual signal \Dark_Timer:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Dark_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_373 and \Dark_Timer:TimerUDB:control_7\ and \Dark_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\' (cost = 8):
\Dark_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\ <= ((not \Dark_Timer:TimerUDB:int_capt_count_0\ and \Dark_Timer:TimerUDB:int_capt_count_1\)
	OR (not \Dark_Timer:TimerUDB:int_capt_count_1\ and \Dark_Timer:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_293' (cost = 8):
Net_293 <= ((not Net_104_7 and not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\XBee:BUART:rx_postpoll\' (cost = 72):
\XBee:BUART:rx_postpoll\ <= (\XBee:BUART:pollcount_1\
	OR (Net_41 and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \XBee:BUART:pollcount_1\ and not Net_41 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_41 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \XBee:BUART:pollcount_1\ and not Net_41 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_41 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_2\' (cost = 3):
\Row_Counter:MODULE_6:g2:a0:s_2\ <= ((not Net_104_1 and Net_104_2)
	OR (not Net_104_0 and Net_104_2)
	OR (not Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Virtual signal Net_278 with ( cost: 104 or cost_inv: 1)  > 90 or with size: 9 > 102 has been made a (soft) node.
Net_278 <= (not Net_230
	OR not Net_104_6
	OR not Net_104_5
	OR not Net_104_2
	OR Net_104_7
	OR Net_104_4
	OR Net_104_3
	OR Net_104_1
	OR Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_3\' (cost = 4):
\Row_Counter:MODULE_6:g2:a0:s_3\ <= ((not Net_104_2 and Net_104_3)
	OR (not Net_104_1 and Net_104_3)
	OR (not Net_104_0 and Net_104_3)
	OR (not Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_4\' (cost = 5):
\Row_Counter:MODULE_6:g2:a0:s_4\ <= ((not Net_104_3 and Net_104_4)
	OR (not Net_104_2 and Net_104_4)
	OR (not Net_104_1 and Net_104_4)
	OR (not Net_104_0 and Net_104_4)
	OR (not Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_5\' (cost = 6):
\Row_Counter:MODULE_6:g2:a0:s_5\ <= ((not Net_104_4 and Net_104_5)
	OR (not Net_104_3 and Net_104_5)
	OR (not Net_104_2 and Net_104_5)
	OR (not Net_104_1 and Net_104_5)
	OR (not Net_104_0 and Net_104_5)
	OR (not Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_6\' (cost = 7):
\Row_Counter:MODULE_6:g2:a0:s_6\ <= ((not Net_104_5 and Net_104_6)
	OR (not Net_104_4 and Net_104_6)
	OR (not Net_104_3 and Net_104_6)
	OR (not Net_104_2 and Net_104_6)
	OR (not Net_104_1 and Net_104_6)
	OR (not Net_104_0 and Net_104_6)
	OR (not Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_6:g2:a0:s_7\' (cost = 8):
\Row_Counter:MODULE_6:g2:a0:s_7\ <= ((not Net_104_6 and Net_104_7)
	OR (not Net_104_5 and Net_104_7)
	OR (not Net_104_4 and Net_104_7)
	OR (not Net_104_3 and Net_104_7)
	OR (not Net_104_2 and Net_104_7)
	OR (not Net_104_1 and Net_104_7)
	OR (not Net_104_0 and Net_104_7)
	OR (not Net_104_7 and Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 98 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \XBee:BUART:rx_status_0\ to zero
Aliasing \XBee:BUART:rx_status_6\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \XBee:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBee:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \XBee:BUART:rx_bitclk_enable\[128] = \XBee:BUART:rx_bitclk\[176]
Removing Lhs of wire \XBee:BUART:rx_status_0\[227] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_status_6\[236] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[520] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[530] = zero[8]
Removing Lhs of wire \Dark_Timer:TimerUDB:trig_reg\[683] = \Dark_Timer:TimerUDB:control_7\[590]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:gt_7\[969] = Net_104_7[335]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark_last\\D\[1018] = \XBee:BUART:tx_ctrl_mark_last\[119]
Removing Lhs of wire \XBee:BUART:rx_markspace_status\\D\[1030] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_parity_error_status\\D\[1031] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_addr_match_status\\D\[1033] = zero[8]
Removing Lhs of wire \XBee:BUART:rx_markspace_pre\\D\[1034] = \XBee:BUART:rx_markspace_pre\[240]
Removing Lhs of wire \XBee:BUART:rx_parity_bit\\D\[1039] = \XBee:BUART:rx_parity_bit\[246]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\XBee:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \XBee:BUART:rx_parity_bit\ and Net_41 and \XBee:BUART:pollcount_0\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not Net_41 and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:rx_parity_bit\ and \XBee:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cyprj" -dcpsoc3 Design.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.762ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 06 October 2023 23:02:11
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design.cyprj -d CY8C5868AXI-LP035 Design.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Row_Counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_2\ kept \MODULE_9:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_2\ kept Net_104_7
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_1\ kept \MODULE_9:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_1\ kept \MODULE_9:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_0\ kept \MODULE_9:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_0\ kept \MODULE_9:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \XBee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_307
    Digital Clock 1: Automatic-assigning  clock 'XBee_IntClock'. Fanout=1, Signal=\XBee:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \XBee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: CSync(0):iocell.fb
        Effective Clock: CSync(0):iocell.fb
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBee:BUART:rx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:rx_address_detected\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee:BUART:rx_parity_error_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee:BUART:rx_markspace_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \XBee:BUART:rx_state_1\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_state_1\ (fanout=8)

    Removing \XBee:BUART:tx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:tx_mark\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = VSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSync(0)__PA ,
            fb => Net_68 ,
            pad => VSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_41 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_45 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CSync(0)__PA ,
            fb => Net_230 ,
            pad => CSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Video(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Video(0)__PA ,
            analog_term => Net_215 ,
            pad => Video(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_278, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * 
              !Net_104_3 * Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_278 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_45, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_45 (fanout=1)

    MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + Net_41 * \XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_293, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * !Net_104_3 * 
              Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_293 (fanout=1)

    MacroCell: Name=\Dark_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer:TimerUDB:control_7\ * 
              \Dark_Timer:TimerUDB:capture_last\
        );
        Output = \Dark_Timer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer:TimerUDB:control_7\ * 
              \Dark_Timer:TimerUDB:per_zero\
        );
        Output = \Dark_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)

    MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * !Net_41 * 
              \XBee:BUART:rx_last\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * Net_41 * \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !Net_41 * 
              \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * Net_41 * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_41
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_104_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_7
            + Net_68 * Net_104_6 * Net_104_5 * Net_104_4 * Net_104_3 * 
              Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_7 (fanout=3)

    MacroCell: Name=Net_104_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_6
            + Net_68 * Net_104_5 * Net_104_4 * Net_104_3 * Net_104_2 * 
              Net_104_1 * Net_104_0
        );
        Output = Net_104_6 (fanout=4)

    MacroCell: Name=Net_104_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_5
            + Net_68 * Net_104_4 * Net_104_3 * Net_104_2 * Net_104_1 * 
              Net_104_0
        );
        Output = Net_104_5 (fanout=5)

    MacroCell: Name=Net_104_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_4
            + Net_68 * Net_104_3 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_4 (fanout=6)

    MacroCell: Name=Net_104_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_3
            + Net_68 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_3 (fanout=7)

    MacroCell: Name=Net_104_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_2
            + Net_68 * Net_104_1 * Net_104_0
        );
        Output = Net_104_2 (fanout=8)

    MacroCell: Name=Net_104_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_68 * !Net_104_1 * Net_104_0
            + Net_68 * Net_104_1 * !Net_104_0
        );
        Output = Net_104_1 (fanout=9)

    MacroCell: Name=Net_104_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68 * !Net_104_0
        );
        Output = Net_104_0 (fanout=10)

    MacroCell: Name=\Dark_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Dark_Timer:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_278 * !\Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * !\Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * !\Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\
        );
        Output = \Dark_Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Dark_Timer:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * !\Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * !\Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Dark_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * !\Dark_Timer:TimerUDB:control_1\ * 
              !\Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * !\Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_1\ * 
              !\Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer:TimerUDB:capt_int_temp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_state_1\ ,
            cs_addr_1 => \XBee:BUART:tx_state_0\ ,
            cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \XBee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_0 => \XBee:BUART:counter_load_not\ ,
            ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \XBee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \XBee:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
            route_si => \XBee:BUART:rx_postpoll\ ,
            f0_load => \XBee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Dark_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Dark_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Dark_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Dark_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Dark_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Dark_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Dark_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Dark_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Dark_Timer:TimerUDB:status_2\ ,
            chain_in => \Dark_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\XBee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_3 => \XBee:BUART:tx_fifo_notfull\ ,
            status_2 => \XBee:BUART:tx_status_2\ ,
            status_1 => \XBee:BUART:tx_fifo_empty\ ,
            status_0 => \XBee:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_5 => \XBee:BUART:rx_status_5\ ,
            status_4 => \XBee:BUART:rx_status_4\ ,
            status_3 => \XBee:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dark_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_278 ,
            clock => Net_307 ,
            status_3 => \Dark_Timer:TimerUDB:status_3\ ,
            status_2 => \Dark_Timer:TimerUDB:status_2\ ,
            status_1 => \Dark_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Dark_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_272 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_307 ,
            control_7 => \Dark_Timer:TimerUDB:control_7\ ,
            control_6 => \Dark_Timer:TimerUDB:control_6\ ,
            control_5 => \Dark_Timer:TimerUDB:control_5\ ,
            control_4 => \Dark_Timer:TimerUDB:control_4\ ,
            control_3 => \Dark_Timer:TimerUDB:control_3\ ,
            control_2 => \Dark_Timer:TimerUDB:control_2\ ,
            control_1 => \Dark_Timer:TimerUDB:control_1\ ,
            control_0 => \Dark_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            load => \XBee:BUART:rx_counter_load\ ,
            count_6 => \XBee:BUART:rx_count_6\ ,
            count_5 => \XBee:BUART:rx_count_5\ ,
            count_4 => \XBee:BUART:rx_count_4\ ,
            count_3 => \XBee:BUART:rx_count_3\ ,
            count_2 => \XBee:BUART:rx_count_2\ ,
            count_1 => \XBee:BUART:rx_count_1\ ,
            count_0 => \XBee:BUART:rx_count_0\ ,
            tc => \XBee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Frame_Interrupt
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Target_Interrupt
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Dark_Interrupt
        PORT MAP (
            interrupt => Net_272 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   15 :   57 :   72 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   40 :  152 :  192 : 20.83 %
  Unique P-terms              :   77 :  307 :  384 : 20.05 %
  Total P-terms               :   86 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.110ms
Tech Mapping phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : CSync(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : VSync(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Video(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Analog_CMP:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \Reference:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 75% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : CSync(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : VSync(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Video(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Analog_CMP:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \Reference:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.429ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_215 {
    comp_0_vplus
    agl6_x_comp_0_vplus
    agl6
    agl6_x_p4_2
    p4_2
  }
  Net: Net_258 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vminus
    comp_0_vminus
  }
  Net: \Reference:Net_77\ {
  }
}
Map of item to net {
  comp_0_vplus                                     -> Net_215
  agl6_x_comp_0_vplus                              -> Net_215
  agl6                                             -> Net_215
  agl6_x_p4_2                                      -> Net_215
  p4_2                                             -> Net_215
  vidac_2_vout                                     -> Net_258
  agl4_x_vidac_2_vout                              -> Net_258
  agl4                                             -> Net_258
  agl4_x_comp_0_vminus                             -> Net_258
  comp_0_vminus                                    -> Net_258
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.32
                   Pterms :            4.32
               Macrocells :            2.11
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      11.80 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_45, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_45 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * !Net_41 * 
              \XBee:BUART:rx_last\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_state_1\ ,
        cs_addr_1 => \XBee:BUART:tx_state_0\ ,
        cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \XBee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        load => \XBee:BUART:rx_counter_load\ ,
        count_6 => \XBee:BUART:rx_count_6\ ,
        count_5 => \XBee:BUART:rx_count_5\ ,
        count_4 => \XBee:BUART:rx_count_4\ ,
        count_3 => \XBee:BUART:rx_count_3\ ,
        count_2 => \XBee:BUART:rx_count_2\ ,
        count_1 => \XBee:BUART:rx_count_1\ ,
        count_0 => \XBee:BUART:rx_count_0\ ,
        tc => \XBee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Dark_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_278 ,
        cs_addr_1 => \Dark_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Dark_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Dark_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Dark_Timer:TimerUDB:status_2\ ,
        chain_in => \Dark_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\XBee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_5 => \XBee:BUART:rx_status_5\ ,
        status_4 => \XBee:BUART:rx_status_4\ ,
        status_3 => \XBee:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !Net_41 * 
              \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * Net_41 * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Dark_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_278 ,
        cs_addr_1 => \Dark_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Dark_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\XBee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_3 => \XBee:BUART:tx_fifo_notfull\ ,
        status_2 => \XBee:BUART:tx_status_2\ ,
        status_1 => \XBee:BUART:tx_fifo_empty\ ,
        status_0 => \XBee:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Dark_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * !\Dark_Timer:TimerUDB:control_1\ * 
              !\Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * !\Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_1\ * 
              !\Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + Net_41 * \XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \XBee:BUART:rx_state_0\ ,
        cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
        route_si => \XBee:BUART:rx_postpoll\ ,
        f0_load => \XBee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Dark_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_278 ,
        clock => Net_307 ,
        status_3 => \Dark_Timer:TimerUDB:status_3\ ,
        status_2 => \Dark_Timer:TimerUDB:status_2\ ,
        status_1 => \Dark_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Dark_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_272 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_307 ,
        control_7 => \Dark_Timer:TimerUDB:control_7\ ,
        control_6 => \Dark_Timer:TimerUDB:control_6\ ,
        control_5 => \Dark_Timer:TimerUDB:control_5\ ,
        control_4 => \Dark_Timer:TimerUDB:control_4\ ,
        control_3 => \Dark_Timer:TimerUDB:control_3\ ,
        control_2 => \Dark_Timer:TimerUDB:control_2\ ,
        control_1 => \Dark_Timer:TimerUDB:control_1\ ,
        control_0 => \Dark_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Dark_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer:TimerUDB:control_7\ * 
              \Dark_Timer:TimerUDB:capture_last\
        );
        Output = \Dark_Timer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Dark_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dark_Timer:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_278 * !\Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * !\Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * !\Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\
        );
        Output = \Dark_Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Dark_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer:TimerUDB:control_7\ * 
              \Dark_Timer:TimerUDB:per_zero\
        );
        Output = \Dark_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * Net_41 * \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_41
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_41
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_0 => \XBee:BUART:counter_load_not\ ,
        ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \XBee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_104_0, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68 * !Net_104_0
        );
        Output = Net_104_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Dark_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_278 ,
        cs_addr_1 => \Dark_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \Dark_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Dark_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_104_2, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_2
            + Net_68 * Net_104_1 * Net_104_0
        );
        Output = Net_104_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_104_5, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_5
            + Net_68 * Net_104_4 * Net_104_3 * Net_104_2 * Net_104_1 * 
              Net_104_0
        );
        Output = Net_104_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_104_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_68 * !Net_104_1 * Net_104_0
            + Net_68 * Net_104_1 * !Net_104_0
        );
        Output = Net_104_1 (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\Dark_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_278 ,
        cs_addr_1 => \Dark_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \Dark_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Dark_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Dark_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Dark_Timer:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * !\Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_1\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * \Dark_Timer:TimerUDB:control_0\ * 
              \Dark_Timer:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer:TimerUDB:int_capt_count_0\
            + !Net_278 * !\Dark_Timer:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_104_3, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_3
            + Net_68 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_104_4, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_4
            + Net_68 * Net_104_3 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_104_6, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_6
            + Net_68 * Net_104_5 * Net_104_4 * Net_104_3 * Net_104_2 * 
              Net_104_1 * Net_104_0
        );
        Output = Net_104_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_104_7, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_7
            + Net_68 * Net_104_6 * Net_104_5 * Net_104_4 * Net_104_3 * 
              Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_7 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_278, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * 
              !Net_104_3 * Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_278 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_293, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * !Net_104_3 * 
              Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_293 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Dark_Interrupt
        PORT MAP (
            interrupt => Net_272 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Frame_Interrupt
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Target_Interrupt
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = VSync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSync(0)__PA ,
        fb => Net_68 ,
        pad => VSync(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CSync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CSync(0)__PA ,
        fb => Net_230 ,
        pad => CSync(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = Video(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Video(0)__PA ,
        analog_term => Net_215 ,
        pad => Video(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_45 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_41 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_307 ,
            dclk_0 => Net_307_local ,
            dclk_glb_1 => \XBee:Net_9\ ,
            dclk_1 => \XBee:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Analog_CMP:ctComp\
        PORT MAP (
            vplus => Net_215 ,
            vminus => Net_258 ,
            out => Net_373 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\Reference:viDAC8\
        PORT MAP (
            vout => Net_258 ,
            iout => \Reference:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL |         VSync(0) | FB(Net_68)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         CSync(0) | FB(Net_230)
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+----------------
   4 |   2 |     * |      NONE |      HI_Z_ANALOG |         Video(0) | Analog(Net_215)
-----+-----+-------+-----------+------------------+------------------+----------------
   6 |   0 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_45)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_41)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.056ms
Digital Placement phase: Elapsed time ==> 1s.132ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design_r.vh2" --pcf-path "Design.pco" --des-name "Design" --dsf-path "Design.dsf" --sdc-path "Design.sdc" --lib-path "Design_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.720ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.129ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Design_timing.html: Warning-1350: Asynchronous path(s) exist from "CSync(0)_PAD" to "timer_clock". See the timing report for details. (File=C:\Users\ianh\Documents\Car Lab\Navigation\Navigation\Design.cydsn\Design_timing.html)
Timing report is in Design_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.325ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.157ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.347ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.348ms
API generation phase: Elapsed time ==> 0s.779ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.000ms
