Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb  9 01:10:12 2024
| Host         : DESKTOP-UA05D3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   49          inf        0.000                      0                   49           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit1[3]
                            (input port)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 5.414ns (51.534%)  route 5.092ns (48.466%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  digit1[3] (IN)
                         net (fo=0)                   0.000     0.000    digit1[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  digit1_IBUF[3]_inst/O
                         net (fo=7, routed)           2.154     3.631    digit1_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.152     3.783 r  cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.938     6.721    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    10.506 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.506    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[3]
                            (input port)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 5.157ns (49.505%)  route 5.260ns (50.495%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  digit1[3] (IN)
                         net (fo=0)                   0.000     0.000    digit1[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  digit1_IBUF[3]_inst/O
                         net (fo=7, routed)           2.161     3.638    digit1_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.762 r  cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.099     6.861    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.416 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.416    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[3]
                            (input port)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 5.392ns (53.529%)  route 4.681ns (46.471%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  digit1[3] (IN)
                         net (fo=0)                   0.000     0.000    digit1[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  digit1_IBUF[3]_inst/O
                         net (fo=7, routed)           2.161     3.638    digit1_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.152     3.790 r  cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.520     6.310    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    10.073 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.073    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[3]
                            (input port)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 5.151ns (52.490%)  route 4.663ns (47.510%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  digit1[3] (IN)
                         net (fo=0)                   0.000     0.000    digit1[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  digit1_IBUF[3]_inst/O
                         net (fo=7, routed)           2.154     3.631    digit1_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.755 r  cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.509     6.264    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.814 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.814    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[0]
                            (input port)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 5.135ns (55.523%)  route 4.113ns (44.477%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  digit1[0] (IN)
                         net (fo=0)                   0.000     0.000    digit1[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  digit1_IBUF[0]_inst/O
                         net (fo=7, routed)           2.005     3.482    digit1_IBUF[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.606 r  cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.109     5.715    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.249 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.249    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[0]
                            (input port)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.244ns  (logic 5.372ns (58.114%)  route 3.872ns (41.886%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  digit1[0] (IN)
                         net (fo=0)                   0.000     0.000    digit1[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  digit1_IBUF[0]_inst/O
                         net (fo=7, routed)           2.005     3.482    digit1_IBUF[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.154     3.636 r  cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.503    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740     9.244 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.244    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[3]
                            (input port)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.106ns  (logic 5.094ns (55.946%)  route 4.011ns (44.054%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  digit1[3] (IN)
                         net (fo=0)                   0.000     0.000    digit1[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  digit1_IBUF[3]_inst/O
                         net (fo=7, routed)           1.944     3.421    digit1_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.545 r  cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.067     5.612    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.106 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.106    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blinker_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.992ns (70.384%)  route 1.680ns (29.616%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  blinker_reg/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blinker_reg/Q
                         net (fo=2, routed)           1.680     2.136    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     5.671 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.671    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.798ns  (logic 0.704ns (25.158%)  route 2.094ns (74.842%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  clockcounter_reg[19]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clockcounter_reg[19]/Q
                         net (fo=2, routed)           0.681     1.137    clockcounter_reg[19]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.124     1.261 r  clockcounter[0]_i_3/O
                         net (fo=2, routed)           0.418     1.679    clockcounter[0]_i_3_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     1.803 r  clockcounter[0]_i_1/O
                         net (fo=20, routed)          0.995     2.798    clear
    SLICE_X0Y105         FDRE                                         r  clockcounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.798ns  (logic 0.704ns (25.158%)  route 2.094ns (74.842%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  clockcounter_reg[19]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clockcounter_reg[19]/Q
                         net (fo=2, routed)           0.681     1.137    clockcounter_reg[19]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.124     1.261 r  clockcounter[0]_i_3/O
                         net (fo=2, routed)           0.418     1.679    clockcounter[0]_i_3_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     1.803 r  clockcounter[0]_i_1/O
                         net (fo=20, routed)          0.995     2.798    clear
    SLICE_X0Y105         FDRE                                         r  clockcounter_reg[17]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blinker_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blinker_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  blinker_reg/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blinker_reg/Q
                         net (fo=2, routed)           0.168     0.309    anode_OBUF[0]
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blinker_i_1/O
                         net (fo=1, routed)           0.000     0.354    blinker_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  blinker_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  clockcounter_reg[2]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    clockcounter_reg_n_0_[2]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  clockcounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.373    clockcounter_reg[0]_i_2_n_5
    SLICE_X0Y101         FDRE                                         r  clockcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  clockcounter_reg[18]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    clockcounter_reg[18]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  clockcounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    clockcounter_reg[16]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  clockcounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  clockcounter_reg[6]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[6]/Q
                         net (fo=2, routed)           0.134     0.275    clockcounter_reg[6]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clockcounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    clockcounter_reg[4]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  clockcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  clockcounter_reg[14]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[14]/Q
                         net (fo=3, routed)           0.134     0.275    clockcounter_reg[14]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clockcounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    clockcounter_reg[12]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  clockcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  clockcounter_reg[10]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[10]/Q
                         net (fo=3, routed)           0.144     0.285    clockcounter_reg[10]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.396 r  clockcounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.396    clockcounter_reg[8]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  clockcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  clockcounter_reg[2]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    clockcounter_reg_n_0_[2]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  clockcounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.406    clockcounter_reg[0]_i_2_n_4
    SLICE_X0Y101         FDRE                                         r  clockcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  clockcounter_reg[18]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    clockcounter_reg[18]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  clockcounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    clockcounter_reg[16]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  clockcounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  clockcounter_reg[6]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[6]/Q
                         net (fo=2, routed)           0.134     0.275    clockcounter_reg[6]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  clockcounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    clockcounter_reg[4]_i_1_n_4
    SLICE_X0Y102         FDRE                                         r  clockcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockcounter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockcounter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  clockcounter_reg[14]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockcounter_reg[14]/Q
                         net (fo=3, routed)           0.134     0.275    clockcounter_reg[14]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  clockcounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    clockcounter_reg[12]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  clockcounter_reg[15]/D
  -------------------------------------------------------------------    -------------------





