verilog work "regfile.v"
verilog work "pip_stage4.v"
verilog work "Pipeline_WB_Stage.v"
verilog work "PCDelay.v"
verilog work "PC.v"
verilog work "memory.v"
verilog work "ID_EXEstage.v"
verilog work "DummyReg.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "remote_sources/_/try/pipelined_regfile_3stage.v"
verilog work "test_bench_3_stage_pipeline.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
