Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr  2 22:27:42 2025
| Host         : xubundadu-Lenovo running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                   Violations  
---------  ----------------  --------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                   4           
DFX-1      Warning           Multiple Reconfigurable Modules Share Driver  1           
TIMING-18  Warning           Missing input or output delay                 5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: inst_shift/div_count_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.136        0.000                      0                   57        0.251        0.000                      0                   57        2.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.136        0.000                      0                   57        0.251        0.000                      0                   57        2.000        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.704ns (26.712%)  route 1.932ns (73.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 9.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     4.934    boundary                            inst_count/clk
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.456     5.390 r  reconfigurable pblock_count         inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.862     6.252    reconfigurable                      inst_count/count_reg[22]
    SLICE_X14Y155        LUT6 (Prop_lut6_I1_O)        0.124     6.376 r  reconfigurable pblock_count         inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.736     7.111    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X14Y152        LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  reconfigurable pblock_count         inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.334     7.569    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     9.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C
                         clock pessimism              0.350     9.910                                            
                         clock uncertainty           -0.035     9.874                                            
    SLICE_X14Y150        FDSE (Setup_fdse_C_CE)      -0.169     9.705    reconfigurable   pblock_count           inst_count/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.705                                            
                         arrival time                          -7.569                                            
  -------------------------------------------------------------------
                         slack                                  2.136                                            

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.704ns (26.712%)  route 1.932ns (73.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 9.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     4.934    boundary                            inst_count/clk
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.456     5.390 r  reconfigurable pblock_count         inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.862     6.252    reconfigurable                      inst_count/count_reg[22]
    SLICE_X14Y155        LUT6 (Prop_lut6_I1_O)        0.124     6.376 r  reconfigurable pblock_count         inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.736     7.111    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X14Y152        LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  reconfigurable pblock_count         inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.334     7.569    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     9.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[1]/C
                         clock pessimism              0.350     9.910                                            
                         clock uncertainty           -0.035     9.874                                            
    SLICE_X14Y150        FDSE (Setup_fdse_C_CE)      -0.169     9.705    reconfigurable   pblock_count           inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.705                                            
                         arrival time                          -7.569                                            
  -------------------------------------------------------------------
                         slack                                  2.136                                            

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.704ns (26.712%)  route 1.932ns (73.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 9.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     4.934    boundary                            inst_count/clk
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.456     5.390 r  reconfigurable pblock_count         inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.862     6.252    reconfigurable                      inst_count/count_reg[22]
    SLICE_X14Y155        LUT6 (Prop_lut6_I1_O)        0.124     6.376 r  reconfigurable pblock_count         inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.736     7.111    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X14Y152        LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  reconfigurable pblock_count         inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.334     7.569    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     9.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[2]/C
                         clock pessimism              0.350     9.910                                            
                         clock uncertainty           -0.035     9.874                                            
    SLICE_X14Y150        FDSE (Setup_fdse_C_CE)      -0.169     9.705    reconfigurable   pblock_count           inst_count/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.705                                            
                         arrival time                          -7.569                                            
  -------------------------------------------------------------------
                         slack                                  2.136                                            

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.704ns (26.712%)  route 1.932ns (73.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 9.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.814     4.934    boundary                            inst_count/clk
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.456     5.390 r  reconfigurable pblock_count         inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.862     6.252    reconfigurable                      inst_count/count_reg[22]
    SLICE_X14Y155        LUT6 (Prop_lut6_I1_O)        0.124     6.376 r  reconfigurable pblock_count         inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.736     7.111    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X14Y152        LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  reconfigurable pblock_count         inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.334     7.569    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     9.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[3]/C
                         clock pessimism              0.350     9.910                                            
                         clock uncertainty           -0.035     9.874                                            
    SLICE_X14Y150        FDSE (Setup_fdse_C_CE)      -0.169     9.705    reconfigurable   pblock_count           inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.705                                            
                         arrival time                          -7.569                                            
  -------------------------------------------------------------------
                         slack                                  2.136                                            

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.642ns (24.656%)  route 1.962ns (75.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 9.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.518     5.453 r  reconfigurable pblock_count         inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           1.962     7.415    reconfigurable                      inst_count/count_out[0]
    SLICE_X14Y150        LUT3 (Prop_lut3_I1_O)        0.124     7.539 r  reconfigurable pblock_count         inst_count/count_out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.539    reconfigurable                      inst_count/count_out0[2]
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     9.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[2]/C
                         clock pessimism              0.375     9.935                                            
                         clock uncertainty           -0.035     9.899                                            
    SLICE_X14Y150        FDSE (Setup_fdse_C_D)        0.081     9.980    reconfigurable   pblock_count           inst_count/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.980                                            
                         arrival time                          -7.539                                            
  -------------------------------------------------------------------
                         slack                                  2.442                                            

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.670ns (25.458%)  route 1.962ns (74.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 9.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.518     5.453 r  reconfigurable pblock_count         inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           1.962     7.415    reconfigurable                      inst_count/count_out[0]
    SLICE_X14Y150        LUT4 (Prop_lut4_I1_O)        0.152     7.567 r  reconfigurable pblock_count         inst_count/count_out[3]_i_2/O
                         net (fo=1, routed)           0.000     7.567    reconfigurable                      inst_count/count_out0[3]
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     9.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[3]/C
                         clock pessimism              0.375     9.935                                            
                         clock uncertainty           -0.035     9.899                                            
    SLICE_X14Y150        FDSE (Setup_fdse_C_D)        0.118    10.017    reconfigurable   pblock_count           inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                         10.017                                            
                         arrival time                          -7.567                                            
  -------------------------------------------------------------------
                         slack                                  2.451                                            

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 inst_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.771ns (72.351%)  route 0.677ns (27.649%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y150        FDRE (Prop_fdre_C_Q)         0.456     5.391 r  reconfigurable pblock_count         inst_count/count_reg[2]/Q
                         net (fo=2, routed)           0.677     6.067    reconfigurable                      inst_count/count_reg[2]
    SLICE_X15Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.589 r  reconfigurable pblock_count         inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.589    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  reconfigurable pblock_count         inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.703    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  reconfigurable pblock_count         inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X15Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  reconfigurable pblock_count         inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  reconfigurable pblock_count         inst_count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    reconfigurable                      inst_count/count_reg[16]_i_1_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  reconfigurable pblock_count         inst_count/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    reconfigurable                      inst_count/count_reg[20]_i_1_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.382 r  reconfigurable pblock_count         inst_count/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.382    reconfigurable                      inst_count/count_reg[24]_i_1_n_7
    SLICE_X15Y156        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.685     9.558    boundary                            inst_count/clk
    SLICE_X15Y156        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[24]/C
                         clock pessimism              0.350     9.909                                            
                         clock uncertainty           -0.035     9.873                                            
    SLICE_X15Y156        FDRE (Setup_fdre_C_D)        0.062     9.935    reconfigurable   pblock_count           inst_count/count_reg[24]
  -------------------------------------------------------------------
                         required time                          9.935                                            
                         arrival time                          -7.382                                            
  -------------------------------------------------------------------
                         slack                                  2.553                                            

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 inst_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.768ns (72.317%)  route 0.677ns (27.683%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y150        FDRE (Prop_fdre_C_Q)         0.456     5.391 r  reconfigurable pblock_count         inst_count/count_reg[2]/Q
                         net (fo=2, routed)           0.677     6.067    reconfigurable                      inst_count/count_reg[2]
    SLICE_X15Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.589 r  reconfigurable pblock_count         inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.589    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  reconfigurable pblock_count         inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.703    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  reconfigurable pblock_count         inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X15Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  reconfigurable pblock_count         inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  reconfigurable pblock_count         inst_count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    reconfigurable                      inst_count/count_reg[16]_i_1_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.379 r  reconfigurable pblock_count         inst_count/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.379    reconfigurable                      inst_count/count_reg[20]_i_1_n_6
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.685     9.558    boundary                            inst_count/clk
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[21]/C
                         clock pessimism              0.350     9.909                                            
                         clock uncertainty           -0.035     9.873                                            
    SLICE_X15Y155        FDRE (Setup_fdre_C_D)        0.062     9.935    reconfigurable   pblock_count           inst_count/count_reg[21]
  -------------------------------------------------------------------
                         required time                          9.935                                            
                         arrival time                          -7.379                                            
  -------------------------------------------------------------------
                         slack                                  2.556                                            

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 inst_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.747ns (72.077%)  route 0.677ns (27.923%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y150        FDRE (Prop_fdre_C_Q)         0.456     5.391 r  reconfigurable pblock_count         inst_count/count_reg[2]/Q
                         net (fo=2, routed)           0.677     6.067    reconfigurable                      inst_count/count_reg[2]
    SLICE_X15Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.589 r  reconfigurable pblock_count         inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.589    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  reconfigurable pblock_count         inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.703    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  reconfigurable pblock_count         inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X15Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  reconfigurable pblock_count         inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  reconfigurable pblock_count         inst_count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    reconfigurable                      inst_count/count_reg[16]_i_1_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.358 r  reconfigurable pblock_count         inst_count/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.358    reconfigurable                      inst_count/count_reg[20]_i_1_n_4
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.685     9.558    boundary                            inst_count/clk
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[23]/C
                         clock pessimism              0.350     9.909                                            
                         clock uncertainty           -0.035     9.873                                            
    SLICE_X15Y155        FDRE (Setup_fdre_C_D)        0.062     9.935    reconfigurable   pblock_count           inst_count/count_reg[23]
  -------------------------------------------------------------------
                         required time                          9.935                                            
                         arrival time                          -7.358                                            
  -------------------------------------------------------------------
                         slack                                  2.577                                            

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 inst_shift/div_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift/div_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.946ns (78.878%)  route 0.521ns (21.122%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.617     4.736    boundary                            inst_shift/clk
    SLICE_X62Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.254 f  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[0]/Q
                         net (fo=1, routed)           0.521     5.775    reconfigurable                      inst_shift/div_count_reg_n_0_[0]
    SLICE_X62Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.899 r  reconfigurable pblock_inst_shift    inst_shift/div_count[0]_i_2/O
                         net (fo=1, routed)           0.000     5.899    reconfigurable                      inst_shift/div_count[0]_i_2_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.412 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.412    reconfigurable                      inst_shift/div_count_reg[0]_i_1_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.529 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    reconfigurable                      inst_shift/div_count_reg[4]_i_1_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.646 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    reconfigurable                      inst_shift/div_count_reg[8]_i_1_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.763 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.763    reconfigurable                      inst_shift/div_count_reg[12]_i_1_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.880 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    reconfigurable                      inst_shift/div_count_reg[16]_i_1_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.203 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.203    reconfigurable                      inst_shift/div_count_reg[20]_i_1_n_6
    SLICE_X62Y105        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.495     9.368    boundary                            inst_shift/clk
    SLICE_X62Y105        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[21]/C
                         clock pessimism              0.342     9.710                                            
                         clock uncertainty           -0.035     9.675                                            
    SLICE_X62Y105        FDRE (Setup_fdre_C_D)        0.109     9.784    reconfigurable   pblock_inst_shift      inst_shift/div_count_reg[21]
  -------------------------------------------------------------------
                         required time                          9.784                                            
                         arrival time                          -7.203                                            
  -------------------------------------------------------------------
                         slack                                  2.581                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.652     1.478    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.164     1.642 r  reconfigurable pblock_count         inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.175     1.817    reconfigurable                      inst_count/count_out[0]
    SLICE_X14Y150        LUT2 (Prop_lut2_I1_O)        0.043     1.860 r  reconfigurable pblock_count         inst_count/count_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    reconfigurable                      inst_count/count_out0[1]
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.927     2.039    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[1]/C
                         clock pessimism             -0.561     1.478                                            
    SLICE_X14Y150        FDSE (Hold_fdse_C_D)         0.131     1.609    reconfigurable   pblock_count           inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609                                            
                         arrival time                           1.860                                            
  -------------------------------------------------------------------
                         slack                                  0.251                                            

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_shift/div_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift/div_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.387    boundary                            inst_shift/clk
    SLICE_X62Y103        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164     1.551 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.666    reconfigurable                      inst_shift/div_count_reg_n_0_[14]
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.776 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.776    reconfigurable                      inst_shift/div_count_reg[12]_i_1_n_5
    SLICE_X62Y103        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[14]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.945    boundary                            inst_shift/clk
    SLICE_X62Y103        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[14]/C
                         clock pessimism             -0.557     1.387                                            
    SLICE_X62Y103        FDRE (Hold_fdre_C_D)         0.134     1.521    reconfigurable   pblock_inst_shift      inst_shift/div_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.521                                            
                         arrival time                           1.776                                            
  -------------------------------------------------------------------
                         slack                                  0.254                                            

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_shift/div_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift/div_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.387    boundary                            inst_shift/clk
    SLICE_X62Y104        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[18]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164     1.551 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[18]/Q
                         net (fo=1, routed)           0.114     1.666    reconfigurable                      inst_shift/div_count_reg_n_0_[18]
    SLICE_X62Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.776 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.776    reconfigurable                      inst_shift/div_count_reg[16]_i_1_n_5
    SLICE_X62Y104        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[18]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.945    boundary                            inst_shift/clk
    SLICE_X62Y104        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[18]/C
                         clock pessimism             -0.557     1.387                                            
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.134     1.521    reconfigurable   pblock_inst_shift      inst_shift/div_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.521                                            
                         arrival time                           1.776                                            
  -------------------------------------------------------------------
                         slack                                  0.254                                            

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_shift/div_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift/div_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.387    boundary                            inst_shift/clk
    SLICE_X62Y105        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.164     1.551 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.666    reconfigurable                      inst_shift/div_count_reg_n_0_[22]
    SLICE_X62Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.776 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.776    reconfigurable                      inst_shift/div_count_reg[20]_i_1_n_5
    SLICE_X62Y105        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.945    boundary                            inst_shift/clk
    SLICE_X62Y105        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[22]/C
                         clock pessimism             -0.557     1.387                                            
    SLICE_X62Y105        FDRE (Hold_fdre_C_D)         0.134     1.521    reconfigurable   pblock_inst_shift      inst_shift/div_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.521                                            
                         arrival time                           1.776                                            
  -------------------------------------------------------------------
                         slack                                  0.254                                            

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_shift/div_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift/div_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.388    boundary                            inst_shift/clk
    SLICE_X62Y102        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164     1.552 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.667    reconfigurable                      inst_shift/div_count_reg_n_0_[10]
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.777 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.777    reconfigurable                      inst_shift/div_count_reg[8]_i_1_n_5
    SLICE_X62Y102        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.833     1.946    boundary                            inst_shift/clk
    SLICE_X62Y102        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[10]/C
                         clock pessimism             -0.557     1.388                                            
    SLICE_X62Y102        FDRE (Hold_fdre_C_D)         0.134     1.522    reconfigurable   pblock_inst_shift      inst_shift/div_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.522                                            
                         arrival time                           1.777                                            
  -------------------------------------------------------------------
                         slack                                  0.254                                            

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_shift/div_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift/div_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.388    boundary                            inst_shift/clk
    SLICE_X62Y101        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.164     1.552 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.667    reconfigurable                      inst_shift/div_count_reg_n_0_[6]
    SLICE_X62Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.777 r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.777    reconfigurable                      inst_shift/div_count_reg[4]_i_1_n_5
    SLICE_X62Y101        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[6]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.833     1.946    boundary                            inst_shift/clk
    SLICE_X62Y101        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/div_count_reg[6]/C
                         clock pessimism             -0.557     1.388                                            
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.134     1.522    reconfigurable   pblock_inst_shift      inst_shift/div_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.522                                            
                         arrival time                           1.777                                            
  -------------------------------------------------------------------
                         slack                                  0.254                                            

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.651     1.477    boundary                            inst_count/clk
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y153        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  reconfigurable pblock_count         inst_count/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.735    reconfigurable                      inst_count/count_reg[15]
    SLICE_X15Y153        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  reconfigurable pblock_count         inst_count/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    reconfigurable                      inst_count/count_reg[12]_i_1_n_4
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[15]/C
                         clock pessimism             -0.561     1.477                                            
    SLICE_X15Y153        FDRE (Hold_fdre_C_D)         0.105     1.582    reconfigurable   pblock_count           inst_count/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582                                            
                         arrival time                           1.843                                            
  -------------------------------------------------------------------
                         slack                                  0.261                                            

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_count/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.651     1.477    boundary                            inst_count/clk
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[23]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  reconfigurable pblock_count         inst_count/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.735    reconfigurable                      inst_count/count_reg[23]
    SLICE_X15Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  reconfigurable pblock_count         inst_count/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    reconfigurable                      inst_count/count_reg[20]_i_1_n_4
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y155        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[23]/C
                         clock pessimism             -0.561     1.477                                            
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.105     1.582    reconfigurable   pblock_count           inst_count/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582                                            
                         arrival time                           1.843                                            
  -------------------------------------------------------------------
                         slack                                  0.261                                            

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.652     1.478    boundary                            inst_count/clk
    SLICE_X15Y152        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y152        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  reconfigurable pblock_count         inst_count/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.738    reconfigurable                      inst_count/count_reg[11]
    SLICE_X15Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  reconfigurable pblock_count         inst_count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    reconfigurable                      inst_count/count_reg[8]_i_1_n_4
    SLICE_X15Y152        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.927     2.039    boundary                            inst_count/clk
    SLICE_X15Y152        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[11]/C
                         clock pessimism             -0.561     1.478                                            
    SLICE_X15Y152        FDRE (Hold_fdre_C_D)         0.105     1.583    reconfigurable   pblock_count           inst_count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583                                            
                         arrival time                           1.846                                            
  -------------------------------------------------------------------
                         slack                                  0.263                                            

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.652     1.478    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.164     1.642 f  reconfigurable pblock_count         inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.175     1.817    reconfigurable                      inst_count/count_out[0]
    SLICE_X14Y150        LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  reconfigurable pblock_count         inst_count/count_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    reconfigurable                      inst_count/count_out0[0]
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.927     2.039    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C
                         clock pessimism             -0.561     1.478                                            
    SLICE_X14Y150        FDSE (Hold_fdse_C_D)         0.120     1.598    reconfigurable   pblock_count           inst_count/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598                                            
                         arrival time                           1.862                                            
  -------------------------------------------------------------------
                         slack                                  0.264                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X14Y150   inst_count/count_out_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X14Y150   inst_count/count_out_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X14Y150   inst_count/count_out_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X14Y150   inst_count/count_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y150   inst_count/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y152   inst_count/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y152   inst_count/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y153   inst_count/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y153   inst_count/count_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y150   inst_count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y150   inst_count/count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X14Y150   inst_count/count_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y150   inst_count/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y150   inst_count/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift/data_out_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 1.128ns (13.334%)  route 7.334ns (86.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          6.701     7.705    boundary                            inst_shift/en
    SLICE_X63Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.829 r  reconfigurable pblock_inst_shift    inst_shift/data_out[3]_i_1/O
                         net (fo=4, routed)           0.633     8.462    reconfigurable                      inst_shift/data_out[3]_i_1_n_0
    SLICE_X63Y100        FDSE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/S
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift/data_out_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 1.128ns (13.334%)  route 7.334ns (86.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          6.701     7.705    boundary                            inst_shift/en
    SLICE_X63Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.829 r  reconfigurable pblock_inst_shift    inst_shift/data_out[3]_i_1/O
                         net (fo=4, routed)           0.633     8.462    reconfigurable                      inst_shift/data_out[3]_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift/data_out_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 1.128ns (13.334%)  route 7.334ns (86.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          6.701     7.705    boundary                            inst_shift/en
    SLICE_X63Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.829 r  reconfigurable pblock_inst_shift    inst_shift/data_out[3]_i_1/O
                         net (fo=4, routed)           0.633     8.462    reconfigurable                      inst_shift/data_out[3]_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/R
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift/data_out_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 1.128ns (13.334%)  route 7.334ns (86.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          6.701     7.705    boundary                            inst_shift/en
    SLICE_X63Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.829 r  reconfigurable pblock_inst_shift    inst_shift/data_out[3]_i_1/O
                         net (fo=4, routed)           0.633     8.462    reconfigurable                      inst_shift/data_out[3]_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[3]/R
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.000ns  (logic 2.530ns (31.631%)  route 5.469ns (68.369%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/Q
                         net (fo=3, routed)           5.469     5.925    boundary                            shift_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.074     8.000 r  static                              shift_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000     8.000    static                              shift_out[2]
    T9                                                                r  static                              shift_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 2.533ns (32.083%)  route 5.362ns (67.917%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[3]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[3]/Q
                         net (fo=2, routed)           5.362     5.818    boundary                            shift_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         2.077     7.895 r  static                              shift_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000     7.895    static                              shift_out[3]
    T10                                                               r  static                              shift_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            shift_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.584ns  (logic 2.486ns (44.514%)  route 3.098ns (55.486%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDSE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/C
    SLICE_X63Y100        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/Q
                         net (fo=3, routed)           3.098     3.554    boundary                            shift_out_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         2.030     5.584 r  static                              shift_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000     5.584    static                              shift_out[0]
    H5                                                                r  static                              shift_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.438ns  (logic 2.467ns (45.355%)  route 2.972ns (54.645%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/Q
                         net (fo=3, routed)           2.972     3.428    boundary                            shift_out_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         2.011     5.438 r  static                              shift_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000     5.438    static                              shift_out[1]
    J5                                                                r  static                              shift_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_shift/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.456ns (29.608%)  route 1.084ns (70.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/Q
                         net (fo=3, routed)           1.084     1.540    reconfigurable                      inst_shift/data_out[1]
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_shift/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.088ns  (logic 0.456ns (41.916%)  route 0.632ns (58.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/Q
                         net (fo=3, routed)           0.632     1.088    reconfigurable                      inst_shift/data_out[2]
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            inst_shift/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.437%)  route 0.191ns (57.563%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDSE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/C
    SLICE_X63Y100        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/Q
                         net (fo=3, routed)           0.191     0.332    reconfigurable                      inst_shift/data_out[0]
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_shift/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.730%)  route 0.214ns (60.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/Q
                         net (fo=3, routed)           0.214     0.355    reconfigurable                      inst_shift/data_out[2]
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_shift/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.141ns (26.105%)  route 0.399ns (73.895%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/Q
                         net (fo=3, routed)           0.399     0.540    reconfigurable                      inst_shift/data_out[1]
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            inst_shift/data_out_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.186ns (31.943%)  route 0.396ns (68.057%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDSE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/C
    SLICE_X63Y100        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    reconfigurable                      inst_shift/data_out[0]
    SLICE_X63Y100        LUT5 (Prop_lut5_I2_O)        0.045     0.354 r  reconfigurable pblock_inst_shift    inst_shift/data_out[3]_i_1/O
                         net (fo=4, routed)           0.228     0.582    reconfigurable                      inst_shift/data_out[3]_i_1_n_0
    SLICE_X63Y100        FDSE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/S
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            inst_shift/data_out_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.186ns (31.943%)  route 0.396ns (68.057%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDSE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/C
    SLICE_X63Y100        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    reconfigurable                      inst_shift/data_out[0]
    SLICE_X63Y100        LUT5 (Prop_lut5_I2_O)        0.045     0.354 r  reconfigurable pblock_inst_shift    inst_shift/data_out[3]_i_1/O
                         net (fo=4, routed)           0.228     0.582    reconfigurable                      inst_shift/data_out[3]_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            inst_shift/data_out_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.186ns (31.943%)  route 0.396ns (68.057%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDSE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/C
    SLICE_X63Y100        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    reconfigurable                      inst_shift/data_out[0]
    SLICE_X63Y100        LUT5 (Prop_lut5_I2_O)        0.045     0.354 r  reconfigurable pblock_inst_shift    inst_shift/data_out[3]_i_1/O
                         net (fo=4, routed)           0.228     0.582    reconfigurable                      inst_shift/data_out[3]_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/R
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            inst_shift/data_out_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.186ns (31.943%)  route 0.396ns (68.057%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDSE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/C
    SLICE_X63Y100        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    reconfigurable                      inst_shift/data_out[0]
    SLICE_X63Y100        LUT5 (Prop_lut5_I2_O)        0.045     0.354 r  reconfigurable pblock_inst_shift    inst_shift/data_out[3]_i_1/O
                         net (fo=4, routed)           0.228     0.582    reconfigurable                      inst_shift/data_out[3]_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[3]/R
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 0.902ns (48.411%)  route 0.961ns (51.589%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[1]/Q
                         net (fo=3, routed)           0.961     1.102    boundary                            shift_out_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         0.761     1.863 r  static                              shift_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000     1.863    static                              shift_out[1]
    J5                                                                r  static                              shift_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            shift_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 0.921ns (47.627%)  route 1.012ns (52.373%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDSE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/C
    SLICE_X63Y100        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[0]/Q
                         net (fo=3, routed)           1.012     1.153    boundary                            shift_out_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         0.780     1.933 r  static                              shift_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000     1.933    static                              shift_out[0]
    H5                                                                r  static                              shift_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 0.965ns (32.783%)  route 1.978ns (67.217%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y100        FDRE                         0.000     0.000 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/C
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reconfigurable pblock_inst_shift    inst_shift/data_out_reg[2]/Q
                         net (fo=3, routed)           1.978     2.119    boundary                            shift_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         0.824     2.943 r  static                              shift_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000     2.943    static                              shift_out[2]
    T9                                                                r  static                              shift_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.155ns  (logic 2.534ns (27.685%)  route 6.620ns (72.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.518     5.453 r  reconfigurable pblock_count         inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           6.620    12.073    boundary                            count_out_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         2.016    14.089 r  static                              count_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000    14.089    static                              count_out[2]
    J4                                                                r  static                              count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 2.539ns (30.330%)  route 5.833ns (69.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.518     5.453 r  reconfigurable pblock_count         inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           5.833    11.286    boundary                            count_out_OBUF[0]
    H6                   OBUF (Prop_obuf_I_O)         2.021    13.307 r  static                              count_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000    13.307    static                              count_out[0]
    H6                                                                r  static                              count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 2.664ns (31.899%)  route 5.688ns (68.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.478     5.413 r  reconfigurable pblock_count         inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           5.688    11.100    boundary                            count_out_OBUF[1]
    J2                   OBUF (Prop_obuf_I_O)         2.186    13.286 r  static                              count_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000    13.286    static                              count_out[1]
    J2                                                                r  static                              count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 2.684ns (35.148%)  route 4.953ns (64.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.815     4.935    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.478     5.413 r  reconfigurable pblock_count         inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           4.953    10.365    boundary                            count_out_OBUF[3]
    F6                   OBUF (Prop_obuf_I_O)         2.206    12.572 r  static                              count_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000    12.572    static                              count_out[3]
    F6                                                                r  static                              count_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 0.981ns (35.537%)  route 1.780ns (64.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.652     1.478    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.148     1.626 r  reconfigurable pblock_count         inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           1.780     3.406    boundary                            count_out_OBUF[3]
    F6                   OBUF (Prop_obuf_I_O)         0.833     4.239 r  static                              count_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000     4.239    static                              count_out[3]
    F6                                                                r  static                              count_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.139ns  (logic 0.966ns (30.780%)  route 2.173ns (69.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.652     1.478    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.148     1.626 r  reconfigurable pblock_count         inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           2.173     3.798    boundary                            count_out_OBUF[1]
    J2                   OBUF (Prop_obuf_I_O)         0.818     4.617 r  static                              count_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000     4.617    static                              count_out[1]
    J2                                                                r  static                              count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.162ns  (logic 0.935ns (29.585%)  route 2.226ns (70.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.652     1.478    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.164     1.642 r  reconfigurable pblock_count         inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           2.226     3.868    boundary                            count_out_OBUF[0]
    H6                   OBUF (Prop_obuf_I_O)         0.771     4.639 r  static                              count_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000     4.639    static                              count_out[0]
    H6                                                                r  static                              count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.550ns  (logic 0.931ns (26.213%)  route 2.619ns (73.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.652     1.478    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X14Y150        FDSE (Prop_fdse_C_Q)         0.164     1.642 r  reconfigurable pblock_count         inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           2.619     4.261    boundary                            count_out_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         0.767     5.028 r  static                              count_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000     5.028    static                              count_out[2]
    J4                                                                r  static                              count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.004ns (22.460%)  route 3.467ns (77.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.467     4.472    boundary                            inst_count/rst
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/S
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.004ns (22.460%)  route 3.467ns (77.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.467     4.472    boundary                            inst_count/rst
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[1]/S
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.004ns (22.460%)  route 3.467ns (77.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.467     4.472    boundary                            inst_count/rst
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[2]/S
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.004ns (22.460%)  route 3.467ns (77.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.467     4.472    boundary                            inst_count/rst
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[3]/S
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X14Y150        FDSE                                         r  reconfigurable pblock_count         inst_count/count_out_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.004ns (22.460%)  route 3.467ns (77.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.467     4.472    boundary                            inst_count/rst
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.004ns (22.460%)  route 3.467ns (77.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.467     4.472    boundary                            inst_count/rst
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.004ns (22.460%)  route 3.467ns (77.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.467     4.472    boundary                            inst_count/rst
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.004ns (22.460%)  route 3.467ns (77.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.467     4.472    boundary                            inst_count/rst
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X15Y150        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 1.004ns (24.951%)  route 3.021ns (75.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.021     4.025    boundary                            inst_count/rst
    SLICE_X15Y156        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[24]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.685     4.558    boundary                            inst_count/clk
    SLICE_X15Y156        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.928ns  (logic 1.004ns (25.570%)  route 2.924ns (74.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          2.924     3.928    boundary                            inst_count/rst
    SLICE_X15Y151        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.686     4.559    boundary                            inst_count/clk
    SLICE_X15Y151        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.161ns (12.355%)  route 1.143ns (87.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.143     1.304    boundary                            inst_count/rst
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.161ns (12.355%)  route 1.143ns (87.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.143     1.304    boundary                            inst_count/rst
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.161ns (12.355%)  route 1.143ns (87.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.143     1.304    boundary                            inst_count/rst
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[14]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.161ns (12.355%)  route 1.143ns (87.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.143     1.304    boundary                            inst_count/rst
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[15]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y153        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.161ns (11.783%)  route 1.206ns (88.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.206     1.367    boundary                            inst_count/rst
    SLICE_X15Y154        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y154        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.161ns (11.783%)  route 1.206ns (88.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.206     1.367    boundary                            inst_count/rst
    SLICE_X15Y154        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y154        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.161ns (11.783%)  route 1.206ns (88.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.206     1.367    boundary                            inst_count/rst
    SLICE_X15Y154        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y154        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.161ns (11.783%)  route 1.206ns (88.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.206     1.367    boundary                            inst_count/rst
    SLICE_X15Y154        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.926     2.038    boundary                            inst_count/clk
    SLICE_X15Y154        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.161ns (11.262%)  route 1.270ns (88.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.270     1.431    boundary                            inst_count/rst
    SLICE_X15Y151        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.927     2.039    boundary                            inst_count/clk
    SLICE_X15Y151        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.161ns (11.262%)  route 1.270ns (88.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.270     1.431    boundary                            inst_count/rst
    SLICE_X15Y151        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.927     2.039    boundary                            inst_count/clk
    SLICE_X15Y151        FDRE                                         r  reconfigurable pblock_count         inst_count/count_reg[5]/C





