// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1614\sampleModel1614_5_sub\Mysubsystem_2.v
// Created: 2024-08-13 05:02:00
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_2
// Source Path: sampleModel1614_5_sub/Subsystem/Mysubsystem_2
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_2
          (clk,
           reset,
           enb,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk202_out1;  // uint8
  reg [7:0] cfblk202_reg [0:1];  // ufix8 [2]
  wire [7:0] cfblk202_reg_next [0:1];  // ufix8 [2]


  always @(posedge clk or posedge reset)
    begin : cfblk202_process
      if (reset == 1'b1) begin
        cfblk202_reg[0] <= 8'b00000000;
        cfblk202_reg[1] <= 8'b00000000;
      end
      else begin
        if (enb) begin
          cfblk202_reg[0] <= cfblk202_reg_next[0];
          cfblk202_reg[1] <= cfblk202_reg_next[1];
        end
      end
    end

  assign cfblk202_out1 = cfblk202_reg[1];
  assign cfblk202_reg_next[0] = cfblk202_out1;
  assign cfblk202_reg_next[1] = cfblk202_reg[0];



  assign Out1 = cfblk202_out1;

  assign Out2 = cfblk202_out1;

endmodule  // Mysubsystem_2

