-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Mon Dec 22 15:42:39 2025
-- Host        : DESKTOP-OO0S615 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               d:/IEP/Day_2/Day_2.gen/sources_1/bd/design_1/ip/design_1_matrixmul_FLP_0_1/design_1_matrixmul_FLP_0_1_stub.vhdl
-- Design      : design_1_matrixmul_FLP_0_1
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity design_1_matrixmul_FLP_0_1 is
  Port ( 
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_AB_TVALID : in STD_LOGIC;
    in_AB_TREADY : out STD_LOGIC;
    in_AB_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_AB_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_AB_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_AB_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_C_TVALID : out STD_LOGIC;
    out_C_TREADY : in STD_LOGIC;
    out_C_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_C_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_C_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_C_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );

end design_1_matrixmul_FLP_0_1;

architecture stub of design_1_matrixmul_FLP_0_1 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "ap_clk,ap_rst_n,in_AB_TVALID,in_AB_TREADY,in_AB_TDATA[31:0],in_AB_TLAST[0:0],in_AB_TKEEP[3:0],in_AB_TSTRB[3:0],out_C_TVALID,out_C_TREADY,out_C_TDATA[31:0],out_C_TLAST[0:0],out_C_TKEEP[3:0],out_C_TSTRB[3:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "matrixmul_FLP,Vivado 2022.1";
begin
end;
