
---------- Begin Simulation Statistics ----------
final_tick                                46005812500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209327                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435516                       # Number of bytes of host memory used
host_op_rate                                   355323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.69                       # Real time elapsed on the host
host_tick_rate                              536899260                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17936832                       # Number of instructions simulated
sim_ops                                      30446934                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046006                       # Number of seconds simulated
sim_ticks                                 46005812500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    7936832                       # Number of instructions committed
system.cpu0.committedOps                     11530554                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.592991                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1532969                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1489485                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       289251                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5766771                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        22487                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       76127560                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086259                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1840610                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu0.numCycles                        92011625                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3987416     34.58%     34.60% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.60% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.61% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               861480      7.47%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.09% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.09% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     42.11% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.11% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.12% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.14% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.37%     42.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               310004      2.69%     45.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           863562      7.49%     52.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         5455991     47.32%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                11530554                       # Class of committed instruction
system.cpu0.tickCycles                       15884065                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              9.201163                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503787                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501854                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32888                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1829030                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1222                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       59500245                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.108682                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3357404                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          216                       # TLB misses on write requests
system.cpu1.numCycles                        92011625                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32511380                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       934018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1869078                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3005157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          255                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6010378                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            255                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             169007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       774747                       # Transaction distribution
system.membus.trans_dist::CleanEvict           159271                       # Transaction distribution
system.membus.trans_dist::ReadExReq            766053                       # Transaction distribution
system.membus.trans_dist::ReadExResp           766053                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        169007                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2804138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2804138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2804138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    109427648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    109427648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               109427648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            935060                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  935060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              935060                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5276385000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4917816750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1829424                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1829424                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1829424                       # number of overall hits
system.cpu0.icache.overall_hits::total        1829424                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11119                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11119                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11119                       # number of overall misses
system.cpu0.icache.overall_misses::total        11119                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    279724000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    279724000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    279724000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    279724000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1840543                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1840543                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1840543                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1840543                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006041                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25157.298318                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25157.298318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25157.298318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25157.298318                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11103                       # number of writebacks
system.cpu0.icache.writebacks::total            11103                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11119                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11119                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11119                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11119                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    268605000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    268605000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    268605000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    268605000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006041                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006041                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006041                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006041                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24157.298318                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24157.298318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24157.298318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24157.298318                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11103                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1829424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1829424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    279724000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    279724000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1840543                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1840543                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25157.298318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25157.298318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11119                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11119                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    268605000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    268605000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006041                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006041                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24157.298318                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24157.298318                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999703                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1840543                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11119                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           165.531343                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999703                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999981                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14735463                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14735463                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5794016                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5794016                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5794016                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5794016                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1160551                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1160551                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1160551                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1160551                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  78907354500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  78907354500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  78907354500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  78907354500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6954567                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6954567                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6954567                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6954567                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166876                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166876                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166876                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166876                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67991.285605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67991.285605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67991.285605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67991.285605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       721735                       # number of writebacks
system.cpu0.dcache.writebacks::total           721735                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       431732                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       431732                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       431732                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       431732                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       728819                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       728819                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       728819                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       728819                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  62365264500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  62365264500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  62365264500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  62365264500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104797                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104797                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104797                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104797                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85570.305522                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85570.305522                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85570.305522                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85570.305522                       # average overall mshr miss latency
system.cpu0.dcache.replacements                728803                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1190426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1190426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    332148500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    332148500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1199796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1199796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.007810                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007810                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35448.078975                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35448.078975                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    308524500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    308524500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.007533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34136.368666                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34136.368666                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4603590                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4603590                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1151181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1151181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78575206000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78575206000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5754771                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5754771                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200039                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200039                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68256.169968                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68256.169968                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       431400                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       431400                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       719781                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       719781                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62056740000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62056740000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86216.140743                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86216.140743                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999722                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6522835                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           728819                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.949870                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999722                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         56365355                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        56365355                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1729217                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1729217                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1729217                       # number of overall hits
system.cpu1.icache.overall_hits::total        1729217                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1628134                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1628134                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1628134                       # number of overall misses
system.cpu1.icache.overall_misses::total      1628134                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  32666423500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  32666423500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  32666423500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  32666423500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3357351                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3357351                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3357351                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3357351                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.484946                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.484946                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.484946                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.484946                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20063.719264                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20063.719264                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20063.719264                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20063.719264                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1628118                       # number of writebacks
system.cpu1.icache.writebacks::total          1628118                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1628134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1628134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1628134                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1628134                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  31038289500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  31038289500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  31038289500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  31038289500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.484946                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.484946                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.484946                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.484946                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19063.719264                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19063.719264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19063.719264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19063.719264                       # average overall mshr miss latency
system.cpu1.icache.replacements               1628118                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1729217                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1729217                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1628134                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1628134                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  32666423500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  32666423500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3357351                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3357351                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.484946                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.484946                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20063.719264                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20063.719264                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1628134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1628134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  31038289500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  31038289500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.484946                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.484946                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19063.719264                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19063.719264                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999690                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3357351                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1628134                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.062085                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999690                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28486942                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28486942                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401298                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401298                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401298                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401298                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       723001                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        723001                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       723001                       # number of overall misses
system.cpu1.dcache.overall_misses::total       723001                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  17395038000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17395038000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  17395038000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17395038000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124299                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124299                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124299                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124299                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175303                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175303                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175303                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175303                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 24059.493694                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24059.493694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 24059.493694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24059.493694                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       387668                       # number of writebacks
system.cpu1.dcache.writebacks::total           387668                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85852                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85852                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637149                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637149                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  13512960500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13512960500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  13512960500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13512960500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154487                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154487                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154487                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154487                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 21208.477923                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21208.477923                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 21208.477923                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21208.477923                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637133                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963320                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963320                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   8194985000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8194985000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2429914                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2429914                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 17563.417018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17563.417018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18099                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18099                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448495                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448495                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   7394891500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7394891500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 16488.236212                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16488.236212                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1437978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1437978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256407                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256407                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9200053000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9200053000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151327                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151327                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 35880.662384                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35880.662384                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67753                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67753                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6118069000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6118069000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 32430.104848                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32430.104848                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999709                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4038447                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637149                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338309                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999709                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33631541                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33631541                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9276                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1486100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              567139                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2070161                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9276                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7646                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1486100                       # number of overall hits
system.l2.overall_hits::.cpu1.data             567139                       # number of overall hits
system.l2.overall_hits::total                 2070161                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            721173                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            142034                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             70010                       # number of demand (read+write) misses
system.l2.demand_misses::total                 935060                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1843                       # number of overall misses
system.l2.overall_misses::.cpu0.data           721173                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           142034                       # number of overall misses
system.l2.overall_misses::.cpu1.data            70010                       # number of overall misses
system.l2.overall_misses::total                935060                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    149027500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  61150441500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  12912783500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6312179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80524432000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    149027500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  61150441500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  12912783500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6312179500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80524432000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          728819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1628134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637149                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3005221                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         728819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1628134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637149                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3005221                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.165752                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.989509                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.087237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.109880                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.311145                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.165752                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.989509                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.087237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.109880                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.311145                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80861.367336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84793.026777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90913.327091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90161.112698                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86116.860950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80861.367336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84793.026777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90913.327091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90161.112698                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86116.860950                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              774747                       # number of writebacks
system.l2.writebacks::total                    774747                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       721173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       142034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        70010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            935060                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       721173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       142034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        70010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           935060                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    130597500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53938711500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  11492443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5612079500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  71173832000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    130597500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53938711500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  11492443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5612079500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  71173832000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.165752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.989509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.087237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.109880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.311145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.165752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.989509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.087237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.109880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.311145                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70861.367336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74793.026777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80913.327091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80161.112698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76116.860950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70861.367336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74793.026777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80913.327091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80161.112698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76116.860950                       # average overall mshr miss latency
system.l2.replacements                         934219                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1109403                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1109403                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1109403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1109403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1639221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1639221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1639221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1639221                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           54                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            54                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           140980                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                142382                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         718379                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          47674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              766053                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  60922635000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4335084000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   65257719000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       719781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            908435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.252706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84805.701447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90931.828670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85186.950511                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       718379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        47674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         766053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  53738845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3858344000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  57597189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.252706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.843267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74805.701447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80931.828670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75186.950511                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1486100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1495376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       142034                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    149027500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  12912783500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13061811000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1628134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1639253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.165752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.087237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.087770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80861.367336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90913.327091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90784.565983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       142034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       143877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    130597500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  11492443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11623041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.165752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.087237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.087770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70861.367336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80913.327091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80784.565983                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       426159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            432403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        22336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           25130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    227806500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1977095500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2204902000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.309139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.049802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81534.180387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88516.095093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87739.832869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        22336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        25130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    199866500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1753735500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1953602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.309139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.049802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71534.180387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78516.095093                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77739.832869                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.490768                       # Cycle average of tags in use
system.l2.tags.total_refs                     6010324                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    935243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.426484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.081051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.001008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      627.577035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      149.900421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      233.931252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.612868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.146387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.228448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999503                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49018267                       # Number of tag accesses
system.l2.tags.data_accesses                 49018267                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        117952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      46155072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       9090176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4480640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59843840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       117952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      9090176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9208128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     49583808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49583808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         721173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         142034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          70010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              935060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       774747                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             774747                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2563850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1003244362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        197587555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97392911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1300788678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2563850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    197587555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        200151405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1077772684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1077772684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1077772684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2563850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1003244362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       197587555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97392911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2378561361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    774681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    721150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    142034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     61847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143993750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        48216                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        48216                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2499748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             727987                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      935060                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     774747                       # Number of write requests accepted
system.mem_ctrls.readBursts                    935060                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   774747                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             88559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             86402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             90602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             62172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            62334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            47942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            48440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47291                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15314641500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4634370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             32693529000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16522.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35272.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   776974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  687920                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                935060                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               774747                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  501931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  353233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   68070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  49138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  49041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  48960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  48337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       236637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.185956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   265.687332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.355764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62716     26.50%     26.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        53146     22.46%     48.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20807      8.79%     57.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9279      3.92%     61.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5485      2.32%     63.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4910      2.07%     66.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4064      1.72%     67.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4274      1.81%     69.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71956     30.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       236637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        48216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.223308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.946279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.403793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          48127     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            20      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            23      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           19      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         48216                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        48216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.066472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.060931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.449456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46970     97.42%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              327      0.68%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              215      0.45%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              406      0.84%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              261      0.54%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               36      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         48216                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59319936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  523904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                49578304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59843840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             49583808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1289.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1077.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1300.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1077.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46005790000                       # Total gap between requests
system.mem_ctrls.avgGap                      26907.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       117952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     46153600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      9090176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3958208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     49578304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2563849.948308161926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1003212365.828774333000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 197587554.833424568176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86037128.460670053959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1077653046.557975769043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       721173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       142034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        70010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       774747                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55017000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  24215979000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   5628470250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2794062750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1153873386000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29851.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33578.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39627.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39909.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1489355.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            663720120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            352775610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2991345840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1976850540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3631293120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19586569140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1172279040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30374833410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        660.239038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2827389250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1536080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41642343250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1025896620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            545261805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3626534520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2066879880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3631293120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20643266490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        282428640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        31821561075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        691.685666                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    528847750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1536080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43940884750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2096786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1884150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1639221                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          416005                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           908435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          908435                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1639253                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2186441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4884386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9015599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1422208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     92835456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    208400128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     65588288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              368246080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          934219                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49583808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3939440                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000065                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008045                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3939185     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    255      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3939440                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5753813000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955784877                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2442234932                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1102084752                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16692472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  46005812500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
