git clone --depth 1 --no-tags https://github.com/goduphi/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582129396
git clone --depth 1 --no-tags https://github.com/Priyanshu-1012/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582096742
git clone --depth 1 --no-tags https://github.com/Dara-O/triple-ported-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582926198
git clone --depth 1 --no-tags https://github.com/deepakmk7835/vlsi-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583719832
git clone --depth 1 --no-tags https://github.com/taeyoup/FPGA-High-Speed-Digital-Thermometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582910393
git clone --depth 1 --no-tags https://github.com/bsg-external/ee477-designs-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580569662
git clone --depth 1 --no-tags https://github.com/Stardusten/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578603174
git clone --depth 1 --no-tags https://github.com/celine-hsieh/VLSI-Testing-LAB-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578558412
git clone --depth 1 --no-tags https://github.com/VishalS-HK/DDCO-Lab-UE21CS251A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583045432
git clone --depth 1 --no-tags https://github.com/shihjimmy/NTUEE_IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578347238
git clone --depth 1 --no-tags https://github.com/DPhongUIT2021/Lane-detection-using-hough-transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578951721
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/pro_row_idct_folded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582977163
git clone --depth 1 --no-tags https://github.com/balister/verilog-hacking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580051325
git clone --depth 1 --no-tags https://github.com/DENGRENHAO/Verilog_Handwritten_Digit_Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581800324
git clone --depth 1 --no-tags https://github.com/carolxu369/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582779431
git clone --depth 1 --no-tags https://github.com/OguzKaanOselmis/IEEE-754-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581241190
git clone --depth 1 --no-tags https://github.com/lbthomsen/asap-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580975558
git clone --depth 1 --no-tags https://github.com/berrios96sean/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583781445
git clone --depth 1 --no-tags https://github.com/Ahmed-Khaled24/APB-UART-GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580385737
git clone --depth 1 --no-tags https://github.com/jphomenick/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579160416
git clone --depth 1 --no-tags https://github.com/Awesama-T/FPGA-based_FM_Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581296240
git clone --depth 1 --no-tags https://github.com/AKASHTHER/Newton_Raphson_reciprocal_multiplier_based_on_floating_point_number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580692152
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/UART_TX-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581158118
git clone --depth 1 --no-tags https://github.com/Aswin-Raj-K/RV32I-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583574015
git clone --depth 1 --no-tags https://github.com/ahmadeladawy2001/ECE-369-Competition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581366035
git clone --depth 1 --no-tags https://github.com/Rakson0209/baugh_wooley_8x6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581640189
git clone --depth 1 --no-tags https://github.com/kgl2001/Atom_Econet_AtoMMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580434748
git clone --depth 1 --no-tags https://github.com/ucb-ee290c/SPIglass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582017524
git clone --depth 1 --no-tags https://github.com/junjie1475/digital_logic_and_computer_organization_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583605508
git clone --depth 1 --no-tags https://github.com/noemiabril/ao486_MiSTer-DE10-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580067997
git clone --depth 1 --no-tags https://github.com/ftqtfff/TimingFunctionVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578473004
git clone --depth 1 --no-tags https://github.com/chsachinkumar/UART-Half-Duplex-Serial-Port-Module-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579375684
git clone --depth 1 --no-tags https://github.com/sanjeevskr/eyrc22_SB_2155.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581627763
git clone --depth 1 --no-tags https://github.com/Hiteshiitg123/psudo_8bit_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578949344
git clone --depth 1 --no-tags https://github.com/Nidhinchandran47/4-bit-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583245481
git clone --depth 1 --no-tags https://github.com/SnoozeLee/FunctionGeneratorDemo_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579556049
git clone --depth 1 --no-tags https://github.com/MingshanHe/AI-Hardware-System-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581018044
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Synchronous-FIFO-DESIGN-using-VERILOG-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580680597
git clone --depth 1 --no-tags https://github.com/mvsharikrishna/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578689366
git clone --depth 1 --no-tags https://github.com/Jimmy01240397/LittleDinosaur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580713365
git clone --depth 1 --no-tags https://github.com/RoiTang/axi_stream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578621397
git clone --depth 1 --no-tags https://github.com/XaiverTips/div64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580695637
git clone --depth 1 --no-tags https://github.com/MahmoudSublaban/Low-power-Content-Addressable-Memory-CAM-USING-9T-SRAM-Array-for-Mobile-Devices..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580718600
git clone --depth 1 --no-tags https://github.com/Qingqian-Wang/single-cycle-processor-and-tetrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581510896
git clone --depth 1 --no-tags https://github.com/hansfbaier/analog-asic-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583487801
git clone --depth 1 --no-tags https://github.com/Shawn-McSorley/optical-tf-dissemination-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582717877
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/asyncrounus_fifo_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582330794
git clone --depth 1 --no-tags https://github.com/Smallstorm/CYBERcobra3000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580950852
git clone --depth 1 --no-tags https://github.com/AhmedRadwan2000/GCD_Calculator_Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583579092
git clone --depth 1 --no-tags https://github.com/komalg27/IIT_Indore_Dadda_Multiplier_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583787742
git clone --depth 1 --no-tags https://github.com/Tanyabit/TanyaFpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582175622
git clone --depth 1 --no-tags https://github.com/komalg27/matrix_operation_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582885771
git clone --depth 1 --no-tags https://github.com/plutonh/Capstone-Design-Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581856722
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Matrix-Encoder-function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581840171
git clone --depth 1 --no-tags https://github.com/coolldude/SetAssociativeCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580888066
git clone --depth 1 --no-tags https://github.com/Thnorty/4_Way_FPGA_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581172962
git clone --depth 1 --no-tags https://github.com/SabrinaBruni28/Cifra_de_Cesar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582410163
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/VSD_CNN_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581998753
git clone --depth 1 --no-tags https://github.com/evd18i021/wave1d_con_ext.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581782548
git clone --depth 1 --no-tags https://github.com/ryhnAp/CAlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583447613
git clone --depth 1 --no-tags https://github.com/uw-acme/HLS4ML-StreetView.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581936431
git clone --depth 1 --no-tags https://github.com/mercurius-rl/RVCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581230431
git clone --depth 1 --no-tags https://github.com/Janavind/mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580874504
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/pro_row_idct_parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582990678
git clone --depth 1 --no-tags https://github.com/ParasVekariya/iiitb_sd_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578901304
git clone --depth 1 --no-tags https://github.com/amisha004/4-bit_Wallace_Tree_Multipler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578320234
git clone --depth 1 --no-tags https://github.com/adityan18/BW_mul_foundary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578630269
git clone --depth 1 --no-tags https://github.com/yachen0409/Computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578507787
git clone --depth 1 --no-tags https://github.com/MDlhhh/AXIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579370204
git clone --depth 1 --no-tags https://github.com/micr0dust/verilog-tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579660461
git clone --depth 1 --no-tags https://github.com/GalavilliRambabu/Ripple_Carry_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580067954
git clone --depth 1 --no-tags https://github.com/Thomas7991/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580166671
git clone --depth 1 --no-tags https://github.com/Cnrd2/Dance-Dance-Revolution-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580128895
git clone --depth 1 --no-tags https://github.com/songchangeun96/my_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580515792
git clone --depth 1 --no-tags https://github.com/bsg-external/ee477-designs-module0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580569471
git clone --depth 1 --no-tags https://github.com/Heejinee3/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580805887
git clone --depth 1 --no-tags https://github.com/swenbao/guess_number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582568094
git clone --depth 1 --no-tags https://github.com/mayarim/Processor_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581670766
git clone --depth 1 --no-tags https://github.com/arthurfreiman/teste.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580582233
git clone --depth 1 --no-tags https://github.com/Naman-Dharmani/DNNAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579288140
git clone --depth 1 --no-tags https://github.com/2020547-cpe/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579912857
git clone --depth 1 --no-tags https://github.com/ninQ1703/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581062337
git clone --depth 1 --no-tags https://github.com/2020474-cpe/HDL-Iverilog-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581142588
git clone --depth 1 --no-tags https://github.com/umarcis/neuralNetwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580349710
git clone --depth 1 --no-tags https://github.com/premilar/6111_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578839191
git clone --depth 1 --no-tags https://github.com/archiskhuspe/8-Bit-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579012625
git clone --depth 1 --no-tags https://github.com/Swagatika-Meher/Mod-8-Up-Down-Synchronous-Counter-using-130nm-CMOS-Technology-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578249292
git clone --depth 1 --no-tags https://github.com/Sud-ana/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581617958
git clone --depth 1 --no-tags https://github.com/amruth-sn/multimodal_digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581295476
git clone --depth 1 --no-tags https://github.com/ttdet/RISC-V-Multi-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581342753
git clone --depth 1 --no-tags https://github.com/nikhil9591/Modified_SPI_Protocol_Using_Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582891219
git clone --depth 1 --no-tags https://github.com/sigdox/mpw7-analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582495704
git clone --depth 1 --no-tags https://github.com/evd18i021/odd_even_parallel_complete.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583616423
git clone --depth 1 --no-tags https://github.com/QUATTROSAYISALTASARIM/32-bit-carry-look-ahead-adder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583644969
git clone --depth 1 --no-tags https://github.com/Onkar-Joshi/SPI-Controller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583209039
