INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADOPROJECTS/forTestTask/forTestTask.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module glbl
