<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='10_100m_ethernet-fifo_convertor.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: 10_100m_ethernet-fifo_convertor
    <br/>
    Created: Sep 17, 2009
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Feb 14, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Flow Summary Compiled in Quartus 9.0">
    <h2>
     
     
     Flow Summary Compiled in Quartus 9.0
    </h2>
    <p id="p_Flow Summary Compiled in Quartus 9.0">
     +-------------------------------------------------------------------------------+
     <br/>
     ; Flow Summary                                                                  ;
     <br/>
     +------------------------------------+------------------------------------------+
     <br/>
     ; Flow Status                        ; Successful - Sun Dec 13 21:49:10 2009    ;
     <br/>
     ; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
     <br/>
     ; Revision Name                      ; Ethernet                                 ;
     <br/>
     ; Top-level Entity Name              ; test_feedback                            ;
     <br/>
     ; Family                             ; Cyclone III                              ;
     <br/>
     ; Device                             ; EP3C40Q240C8                             ;
     <br/>
     ; Timing Models                      ; Final                                    ;
     <br/>
     ; Met timing requirements            ; N/A                                      ;
     <br/>
     ; Total logic elements               ; 1,026 / 39,600 ( 3 % )                   ;
     <br/>
     ;     Total combinational functions  ; 879 / 39,600 ( 2 % )                     ;
     <br/>
     ;     Dedicated logic registers      ; 622 / 39,600 ( 2 % )                     ;
     <br/>
     ; Total registers                    ; 622                                      ;
     <br/>
     ; Total pins                         ; 24 / 129 ( 19 % )                        ;
     <br/>
     ; Total virtual pins                 ; 0                                        ;
     <br/>
     ; Total memory bits                  ; 11,992 / 1,161,216 ( 1 % )               ;
     <br/>
     ; Embedded Multiplier 9-bit elements ; 0 / 252 ( 0 % )                          ;
     <br/>
     ; Total PLLs                         ; 1 / 4 ( 25 % )                           ;
     <br/>
     +------------------------------------+------------------------------------------+
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 03 June 2015 by freerangefactory.org</p>
