An example project showing the flow through Vivado and Vitis for RTL kernels.

Board used is the AMD Kria KV260 FPGA running 
