vhdl work "soc/easy_cores/uart16750/slib_clock_div.vhd"
vhdl work "soc/easy_cores/uart16750/slib_counter.vhd"
vhdl work "soc/easy_cores/uart16750/slib_edge_detect.vhd"
vhdl work "soc/easy_cores/uart16750/slib_fifo_cyclone2.vhd"
vhdl work "soc/easy_cores/uart16750/slib_fifo.vhd"
vhdl work "soc/easy_cores/uart16750/slib_input_filter.vhd"
vhdl work "soc/easy_cores/uart16750/slib_input_sync.vhd"
vhdl work "soc/easy_cores/uart16750/slib_mv_filter.vhd"
vhdl work "soc/easy_cores/uart16750/uart_baudgen.vhd"
vhdl work "soc/easy_cores/uart16750/uart_interrupt.vhd"
vhdl work "soc/easy_cores/uart16750/uart_receiver.vhd"
vhdl work "soc/easy_cores/uart16750/uart_transmitter.vhd"
vhdl work "soc/easy_cores/uart16750/uart_16750.vhd"
vhdl work "soc/easy_cores/uart16750/uart_16750_wb.vhd"