<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/system_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/system_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/system_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="system_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="system_i/NCO_0_q_o[11]"/>
        <net name="system_i/NCO_0_q_o[10]"/>
        <net name="system_i/NCO_0_q_o[9]"/>
        <net name="system_i/NCO_0_q_o[8]"/>
        <net name="system_i/NCO_0_q_o[7]"/>
        <net name="system_i/NCO_0_q_o[6]"/>
        <net name="system_i/NCO_0_q_o[5]"/>
        <net name="system_i/NCO_0_q_o[4]"/>
        <net name="system_i/NCO_0_q_o[3]"/>
        <net name="system_i/NCO_0_q_o[2]"/>
        <net name="system_i/NCO_0_q_o[1]"/>
        <net name="system_i/NCO_0_q_o[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="system_i/NCO_0_q_o[11]"/>
        <net name="system_i/NCO_0_q_o[10]"/>
        <net name="system_i/NCO_0_q_o[9]"/>
        <net name="system_i/NCO_0_q_o[8]"/>
        <net name="system_i/NCO_0_q_o[7]"/>
        <net name="system_i/NCO_0_q_o[6]"/>
        <net name="system_i/NCO_0_q_o[5]"/>
        <net name="system_i/NCO_0_q_o[4]"/>
        <net name="system_i/NCO_0_q_o[3]"/>
        <net name="system_i/NCO_0_q_o[2]"/>
        <net name="system_i/NCO_0_q_o[1]"/>
        <net name="system_i/NCO_0_q_o[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
