
fapo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002a  00800100  00002626  000026ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002626  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  0080012a  0080012a  000026e4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000026e4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002740  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e8  00000000  00000000  00002780  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000027e7  00000000  00000000  00002a68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000dd7  00000000  00000000  0000524f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000195a  00000000  00000000  00006026  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000754  00000000  00000000  00007980  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a3d  00000000  00000000  000080d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d23  00000000  00000000  00008b11  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f0  00000000  00000000  0000a834  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <__vector_3>
      10:	0c 94 14 05 	jmp	0xa28	; 0xa28 <__vector_4>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 68 05 	jmp	0xad0	; 0xad0 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 8f 04 	jmp	0x91e	; 0x91e <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      4c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	6e 61       	ori	r22, 0x1E	; 30
      6a:	6e 00       	.word	0x006e	; ????

0000006c <__c.2332>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d8 e0       	ldi	r29, 0x08	; 8
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e6 e2       	ldi	r30, 0x26	; 38
     17e:	f6 e2       	ldi	r31, 0x26	; 38
     180:	02 c0       	rjmp	.+4      	; 0x186 <__do_copy_data+0x10>
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0
     186:	aa 32       	cpi	r26, 0x2A	; 42
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <__do_copy_data+0xc>

0000018c <__do_clear_bss>:
     18c:	21 e0       	ldi	r18, 0x01	; 1
     18e:	aa e2       	ldi	r26, 0x2A	; 42
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a5 35       	cpi	r26, 0x55	; 85
     198:	b2 07       	cpc	r27, r18
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 3d 09 	call	0x127a	; 0x127a <main>
     1a0:	0c 94 11 13 	jmp	0x2622	; 0x2622 <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <keeloq_encrypt>:
	}
	*key = keybak;
}

void keeloq_encrypt(uint32_t* code, uint64_t* key)
{
     1a8:	2f 92       	push	r2
     1aa:	3f 92       	push	r3
     1ac:	4f 92       	push	r4
     1ae:	5f 92       	push	r5
     1b0:	6f 92       	push	r6
     1b2:	7f 92       	push	r7
     1b4:	8f 92       	push	r8
     1b6:	9f 92       	push	r9
     1b8:	af 92       	push	r10
     1ba:	bf 92       	push	r11
     1bc:	cf 92       	push	r12
     1be:	df 92       	push	r13
     1c0:	ef 92       	push	r14
     1c2:	ff 92       	push	r15
     1c4:	0f 93       	push	r16
     1c6:	1f 93       	push	r17
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	60 97       	sbiw	r28, 0x10	; 16
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
     1dc:	4c 01       	movw	r8, r24
     1de:	7d 87       	std	Y+13, r23	; 0x0d
     1e0:	6c 87       	std	Y+12, r22	; 0x0c
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
     1e2:	db 01       	movw	r26, r22
     1e4:	bc 91       	ld	r27, X
     1e6:	bc 83       	std	Y+4, r27	; 0x04
     1e8:	fb 01       	movw	r30, r22
     1ea:	f1 81       	ldd	r31, Z+1	; 0x01
     1ec:	fd 83       	std	Y+5, r31	; 0x05
     1ee:	db 01       	movw	r26, r22
     1f0:	12 96       	adiw	r26, 0x02	; 2
     1f2:	bc 91       	ld	r27, X
     1f4:	be 83       	std	Y+6, r27	; 0x06
     1f6:	fb 01       	movw	r30, r22
     1f8:	f3 81       	ldd	r31, Z+3	; 0x03
     1fa:	ff 83       	std	Y+7, r31	; 0x07
     1fc:	db 01       	movw	r26, r22
     1fe:	14 96       	adiw	r26, 0x04	; 4
     200:	bc 91       	ld	r27, X
     202:	b8 87       	std	Y+8, r27	; 0x08
     204:	fb 01       	movw	r30, r22
     206:	f5 81       	ldd	r31, Z+5	; 0x05
     208:	f9 87       	std	Y+9, r31	; 0x09
     20a:	db 01       	movw	r26, r22
     20c:	16 96       	adiw	r26, 0x06	; 6
     20e:	bc 91       	ld	r27, X
     210:	ba 87       	std	Y+10, r27	; 0x0a
     212:	fb 01       	movw	r30, r22
     214:	f7 81       	ldd	r31, Z+7	; 0x07
     216:	fb 87       	std	Y+11, r31	; 0x0b
     218:	2c 81       	ldd	r18, Y+4	; 0x04
     21a:	3d 81       	ldd	r19, Y+5	; 0x05
     21c:	4e 81       	ldd	r20, Y+6	; 0x06
     21e:	5f 81       	ldd	r21, Y+7	; 0x07
     220:	68 85       	ldd	r22, Y+8	; 0x08
     222:	79 85       	ldd	r23, Y+9	; 0x09
     224:	8b 2f       	mov	r24, r27
     226:	9f 2f       	mov	r25, r31
     228:	e0 e1       	ldi	r30, 0x10	; 16
     22a:	f0 e0       	ldi	r31, 0x00	; 0
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
     22c:	01 e0       	ldi	r16, 0x01	; 1
     22e:	0e 94 e8 10 	call	0x21d0	; 0x21d0 <__rotldi3>
     232:	31 97       	sbiw	r30, 0x01	; 1
void keeloq_encrypt(uint32_t* code, uint64_t* key)
{
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
	for (i = 0;i < 16;++i)
     234:	d9 f7       	brne	.-10     	; 0x22c <keeloq_encrypt+0x84>
     236:	ec 85       	ldd	r30, Y+12	; 0x0c
     238:	fd 85       	ldd	r31, Y+13	; 0x0d
     23a:	20 83       	st	Z, r18
     23c:	31 83       	std	Z+1, r19	; 0x01
     23e:	42 83       	std	Z+2, r20	; 0x02
     240:	53 83       	std	Z+3, r21	; 0x03
     242:	64 83       	std	Z+4, r22	; 0x04
     244:	75 83       	std	Z+5, r23	; 0x05
     246:	86 83       	std	Z+6, r24	; 0x06
     248:	97 83       	std	Z+7, r25	; 0x07
     24a:	68 94       	set
     24c:	22 24       	eor	r2, r2
     24e:	24 f8       	bld	r2, 4
     250:	33 24       	eor	r3, r3
     252:	31 f8       	bld	r3, 1
		if (*code & 512) nlfshift |= 2;
		if (*code & 0x100000) nlfshift |= 4;
		nlfind = (*code & 0x4000000) ? 1 : 0;
		if (*code & 0x80000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
		if (*key & 0x10000) r ^= 1;
     254:	aa 24       	eor	r10, r10
     256:	a3 94       	inc	r10
	}

	for (i = 0; i < 528; ++i)
	{
		uint8_t nlfshift, nlfind, tmp, r;
		nlfshift = *code & 2 ? 1 : 0;
     258:	d4 01       	movw	r26, r8
     25a:	cd 90       	ld	r12, X+
     25c:	dd 90       	ld	r13, X+
     25e:	ed 90       	ld	r14, X+
     260:	fc 90       	ld	r15, X
     262:	d7 01       	movw	r26, r14
     264:	c6 01       	movw	r24, r12
     266:	b6 95       	lsr	r27
     268:	a7 95       	ror	r26
     26a:	97 95       	ror	r25
     26c:	87 95       	ror	r24
     26e:	28 2f       	mov	r18, r24
     270:	21 70       	andi	r18, 0x01	; 1
		if (*code & 512) nlfshift |= 2;
     272:	d1 fc       	sbrc	r13, 1
     274:	22 60       	ori	r18, 0x02	; 2
		if (*code & 0x100000) nlfshift |= 4;
     276:	e4 fc       	sbrc	r14, 4
     278:	24 60       	ori	r18, 0x04	; 4
		nlfind = (*code & 0x4000000) ? 1 : 0;
     27a:	d7 01       	movw	r26, r14
     27c:	c6 01       	movw	r24, r12
     27e:	07 2e       	mov	r0, r23
     280:	7a e1       	ldi	r23, 0x1A	; 26
     282:	b6 95       	lsr	r27
     284:	a7 95       	ror	r26
     286:	97 95       	ror	r25
     288:	87 95       	ror	r24
     28a:	7a 95       	dec	r23
     28c:	d1 f7       	brne	.-12     	; 0x282 <keeloq_encrypt+0xda>
     28e:	70 2d       	mov	r23, r0
     290:	81 70       	andi	r24, 0x01	; 1
		if (*code & 0x80000000) nlfind |= 2;
     292:	ff 20       	and	r15, r15
     294:	0c f4       	brge	.+2      	; 0x298 <keeloq_encrypt+0xf0>
     296:	82 60       	ori	r24, 0x02	; 2
		r = (NLF[nlfind] >> nlfshift) & 1;
     298:	e8 2f       	mov	r30, r24
     29a:	f0 e0       	ldi	r31, 0x00	; 0
     29c:	e9 5f       	subi	r30, 0xF9	; 249
     29e:	fe 4f       	sbci	r31, 0xFE	; 254
     2a0:	80 81       	ld	r24, Z
     2a2:	90 e0       	ldi	r25, 0x00	; 0
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <keeloq_encrypt+0x102>
     2a6:	95 95       	asr	r25
     2a8:	87 95       	ror	r24
     2aa:	2a 95       	dec	r18
     2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <keeloq_encrypt+0xfe>
     2ae:	b8 2f       	mov	r27, r24
     2b0:	b1 70       	andi	r27, 0x01	; 1
     2b2:	be 87       	std	Y+14, r27	; 0x0e
		if (*key & 0x10000) r ^= 1;
     2b4:	ec 85       	ldd	r30, Y+12	; 0x0c
     2b6:	fd 85       	ldd	r31, Y+13	; 0x0d
     2b8:	10 81       	ld	r17, Z
     2ba:	e1 81       	ldd	r30, Z+1	; 0x01
     2bc:	ac 85       	ldd	r26, Y+12	; 0x0c
     2be:	bd 85       	ldd	r27, Y+13	; 0x0d
     2c0:	12 96       	adiw	r26, 0x02	; 2
     2c2:	bc 91       	ld	r27, X
     2c4:	bf 87       	std	Y+15, r27	; 0x0f
     2c6:	ac 85       	ldd	r26, Y+12	; 0x0c
     2c8:	bd 85       	ldd	r27, Y+13	; 0x0d
     2ca:	13 96       	adiw	r26, 0x03	; 3
     2cc:	4c 90       	ld	r4, X
     2ce:	13 97       	sbiw	r26, 0x03	; 3
     2d0:	14 96       	adiw	r26, 0x04	; 4
     2d2:	5c 90       	ld	r5, X
     2d4:	14 97       	sbiw	r26, 0x04	; 4
     2d6:	15 96       	adiw	r26, 0x05	; 5
     2d8:	6c 90       	ld	r6, X
     2da:	15 97       	sbiw	r26, 0x05	; 5
     2dc:	16 96       	adiw	r26, 0x06	; 6
     2de:	7c 90       	ld	r7, X
     2e0:	16 97       	sbiw	r26, 0x06	; 6
     2e2:	17 96       	adiw	r26, 0x07	; 7
     2e4:	bc 90       	ld	r11, X
     2e6:	4f 85       	ldd	r20, Y+15	; 0x0f
     2e8:	41 70       	andi	r20, 0x01	; 1
     2ea:	20 e0       	ldi	r18, 0x00	; 0
     2ec:	30 e0       	ldi	r19, 0x00	; 0
     2ee:	50 e0       	ldi	r21, 0x00	; 0
     2f0:	60 e0       	ldi	r22, 0x00	; 0
     2f2:	70 e0       	ldi	r23, 0x00	; 0
     2f4:	80 e0       	ldi	r24, 0x00	; 0
     2f6:	90 e0       	ldi	r25, 0x00	; 0
     2f8:	a0 e0       	ldi	r26, 0x00	; 0
     2fa:	0e 94 0c 11 	call	0x2218	; 0x2218 <__cmpdi2_s8>
     2fe:	19 f0       	breq	.+6      	; 0x306 <keeloq_encrypt+0x15e>
     300:	be 85       	ldd	r27, Y+14	; 0x0e
     302:	ba 25       	eor	r27, r10
     304:	be 87       	std	Y+14, r27	; 0x0e
		if (*code & 1) r ^= 1;
     306:	c0 fe       	sbrs	r12, 0
     308:	03 c0       	rjmp	.+6      	; 0x310 <keeloq_encrypt+0x168>
     30a:	fe 85       	ldd	r31, Y+14	; 0x0e
     30c:	fa 25       	eor	r31, r10
     30e:	fe 87       	std	Y+14, r31	; 0x0e
		if (*code & 0x10000) r ^= 1;
     310:	e0 fe       	sbrs	r14, 0
     312:	03 c0       	rjmp	.+6      	; 0x31a <keeloq_encrypt+0x172>
     314:	be 85       	ldd	r27, Y+14	; 0x0e
     316:	ba 25       	eor	r27, r10
     318:	be 87       	std	Y+14, r27	; 0x0e
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
     31a:	21 2f       	mov	r18, r17
     31c:	21 70       	andi	r18, 0x01	; 1
     31e:	30 e0       	ldi	r19, 0x00	; 0
     320:	40 e0       	ldi	r20, 0x00	; 0
     322:	50 e0       	ldi	r21, 0x00	; 0
     324:	60 e0       	ldi	r22, 0x00	; 0
     326:	70 e0       	ldi	r23, 0x00	; 0
     328:	80 e0       	ldi	r24, 0x00	; 0
     32a:	90 e0       	ldi	r25, 0x00	; 0
     32c:	0f e3       	ldi	r16, 0x3F	; 63
     32e:	0e 94 b1 10 	call	0x2162	; 0x2162 <__ashldi3>
     332:	a2 2f       	mov	r26, r18
     334:	3b 83       	std	Y+3, r19	; 0x03
     336:	c4 2e       	mov	r12, r20
     338:	d5 2e       	mov	r13, r21
     33a:	e6 2e       	mov	r14, r22
     33c:	f7 2e       	mov	r15, r23
     33e:	88 8b       	std	Y+16, r24	; 0x10
     340:	f9 2f       	mov	r31, r25
     342:	21 2f       	mov	r18, r17
     344:	3e 2f       	mov	r19, r30
     346:	4f 85       	ldd	r20, Y+15	; 0x0f
     348:	54 2d       	mov	r21, r4
     34a:	65 2d       	mov	r22, r5
     34c:	76 2d       	mov	r23, r6
     34e:	87 2d       	mov	r24, r7
     350:	9b 2d       	mov	r25, r11
     352:	0a 2d       	mov	r16, r10
     354:	0e 94 cc 10 	call	0x2198	; 0x2198 <__lshrdi3>
     358:	2a 2b       	or	r18, r26
     35a:	ac 85       	ldd	r26, Y+12	; 0x0c
     35c:	bd 85       	ldd	r27, Y+13	; 0x0d
     35e:	2c 93       	st	X, r18
     360:	bb 81       	ldd	r27, Y+3	; 0x03
     362:	3b 2b       	or	r19, r27
     364:	ac 85       	ldd	r26, Y+12	; 0x0c
     366:	bd 85       	ldd	r27, Y+13	; 0x0d
     368:	11 96       	adiw	r26, 0x01	; 1
     36a:	3c 93       	st	X, r19
     36c:	11 97       	sbiw	r26, 0x01	; 1
     36e:	4c 29       	or	r20, r12
     370:	12 96       	adiw	r26, 0x02	; 2
     372:	4c 93       	st	X, r20
     374:	12 97       	sbiw	r26, 0x02	; 2
     376:	5d 29       	or	r21, r13
     378:	13 96       	adiw	r26, 0x03	; 3
     37a:	5c 93       	st	X, r21
     37c:	13 97       	sbiw	r26, 0x03	; 3
     37e:	6e 29       	or	r22, r14
     380:	14 96       	adiw	r26, 0x04	; 4
     382:	6c 93       	st	X, r22
     384:	14 97       	sbiw	r26, 0x04	; 4
     386:	7f 29       	or	r23, r15
     388:	15 96       	adiw	r26, 0x05	; 5
     38a:	7c 93       	st	X, r23
     38c:	b8 89       	ldd	r27, Y+16	; 0x10
     38e:	8b 2b       	or	r24, r27
     390:	ac 85       	ldd	r26, Y+12	; 0x0c
     392:	bd 85       	ldd	r27, Y+13	; 0x0d
     394:	16 96       	adiw	r26, 0x06	; 6
     396:	8c 93       	st	X, r24
     398:	16 97       	sbiw	r26, 0x06	; 6
     39a:	9f 2b       	or	r25, r31
     39c:	17 96       	adiw	r26, 0x07	; 7
     39e:	9c 93       	st	X, r25
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
     3a0:	f4 01       	movw	r30, r8
     3a2:	80 81       	ld	r24, Z
     3a4:	91 81       	ldd	r25, Z+1	; 0x01
     3a6:	a2 81       	ldd	r26, Z+2	; 0x02
     3a8:	b3 81       	ldd	r27, Z+3	; 0x03
     3aa:	ac 01       	movw	r20, r24
     3ac:	bd 01       	movw	r22, r26
     3ae:	76 95       	lsr	r23
     3b0:	67 95       	ror	r22
     3b2:	57 95       	ror	r21
     3b4:	47 95       	ror	r20
     3b6:	fe 85       	ldd	r31, Y+14	; 0x0e
     3b8:	8f 2f       	mov	r24, r31
     3ba:	90 e0       	ldi	r25, 0x00	; 0
     3bc:	a0 e0       	ldi	r26, 0x00	; 0
     3be:	b0 e0       	ldi	r27, 0x00	; 0
     3c0:	bb 27       	eor	r27, r27
     3c2:	86 95       	lsr	r24
     3c4:	b7 95       	ror	r27
     3c6:	aa 27       	eor	r26, r26
     3c8:	99 27       	eor	r25, r25
     3ca:	88 27       	eor	r24, r24
     3cc:	84 2b       	or	r24, r20
     3ce:	95 2b       	or	r25, r21
     3d0:	a6 2b       	or	r26, r22
     3d2:	b7 2b       	or	r27, r23
     3d4:	f4 01       	movw	r30, r8
     3d6:	80 83       	st	Z, r24
     3d8:	91 83       	std	Z+1, r25	; 0x01
     3da:	a2 83       	std	Z+2, r26	; 0x02
     3dc:	b3 83       	std	Z+3, r27	; 0x03
     3de:	f1 e0       	ldi	r31, 0x01	; 1
     3e0:	2f 1a       	sub	r2, r31
     3e2:	31 08       	sbc	r3, r1
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
	}

	for (i = 0; i < 528; ++i)
     3e4:	09 f0       	breq	.+2      	; 0x3e8 <keeloq_encrypt+0x240>
     3e6:	38 cf       	rjmp	.-400    	; 0x258 <keeloq_encrypt+0xb0>
     3e8:	ec 85       	ldd	r30, Y+12	; 0x0c
     3ea:	fd 85       	ldd	r31, Y+13	; 0x0d
		if (*code & 1) r ^= 1;
		if (*code & 0x10000) r ^= 1;
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
	}
	*key = keybak;
     3ec:	bc 81       	ldd	r27, Y+4	; 0x04
     3ee:	b0 83       	st	Z, r27
     3f0:	bd 81       	ldd	r27, Y+5	; 0x05
     3f2:	b1 83       	std	Z+1, r27	; 0x01
     3f4:	be 81       	ldd	r27, Y+6	; 0x06
     3f6:	b2 83       	std	Z+2, r27	; 0x02
     3f8:	bf 81       	ldd	r27, Y+7	; 0x07
     3fa:	b3 83       	std	Z+3, r27	; 0x03
     3fc:	b8 85       	ldd	r27, Y+8	; 0x08
     3fe:	b4 83       	std	Z+4, r27	; 0x04
     400:	b9 85       	ldd	r27, Y+9	; 0x09
     402:	b5 83       	std	Z+5, r27	; 0x05
     404:	ba 85       	ldd	r27, Y+10	; 0x0a
     406:	b6 83       	std	Z+6, r27	; 0x06
     408:	bb 85       	ldd	r27, Y+11	; 0x0b
     40a:	b7 83       	std	Z+7, r27	; 0x07
}
     40c:	60 96       	adiw	r28, 0x10	; 16
     40e:	0f b6       	in	r0, 0x3f	; 63
     410:	f8 94       	cli
     412:	de bf       	out	0x3e, r29	; 62
     414:	0f be       	out	0x3f, r0	; 63
     416:	cd bf       	out	0x3d, r28	; 61
     418:	df 91       	pop	r29
     41a:	cf 91       	pop	r28
     41c:	1f 91       	pop	r17
     41e:	0f 91       	pop	r16
     420:	ff 90       	pop	r15
     422:	ef 90       	pop	r14
     424:	df 90       	pop	r13
     426:	cf 90       	pop	r12
     428:	bf 90       	pop	r11
     42a:	af 90       	pop	r10
     42c:	9f 90       	pop	r9
     42e:	8f 90       	pop	r8
     430:	7f 90       	pop	r7
     432:	6f 90       	pop	r6
     434:	5f 90       	pop	r5
     436:	4f 90       	pop	r4
     438:	3f 90       	pop	r3
     43a:	2f 90       	pop	r2
     43c:	08 95       	ret

0000043e <nrf24l01_readregister>:
}

//clear all interrupts in the status register
void nrf24l01_irq_clear_all()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, (NRF24L01_REG_RX_DR) | (NRF24L01_REG_TX_DS) | (NRF24L01_REG_MAX_RT)); // clear all interrupts
     43e:	5f 98       	cbi	0x0b, 7	; 11
     440:	8f 71       	andi	r24, 0x1F	; 31
     442:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     446:	8f ef       	ldi	r24, 0xFF	; 255
     448:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     44c:	5f 9a       	sbi	0x0b, 7	; 11
     44e:	08 95       	ret

00000450 <nrf24l01_writeregister>:
     450:	cf 93       	push	r28
     452:	c6 2f       	mov	r28, r22
     454:	5f 98       	cbi	0x0b, 7	; 11
     456:	8f 71       	andi	r24, 0x1F	; 31
     458:	80 62       	ori	r24, 0x20	; 32
     45a:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     45e:	8c 2f       	mov	r24, r28
     460:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     464:	5f 9a       	sbi	0x0b, 7	; 11
     466:	cf 91       	pop	r28
     468:	08 95       	ret

0000046a <nrf24l01_writeregisters>:
     46a:	ef 92       	push	r14
     46c:	ff 92       	push	r15
     46e:	0f 93       	push	r16
     470:	1f 93       	push	r17
     472:	cf 93       	push	r28
     474:	df 93       	push	r29
     476:	7b 01       	movw	r14, r22
     478:	14 2f       	mov	r17, r20
     47a:	5f 98       	cbi	0x0b, 7	; 11
     47c:	8f 71       	andi	r24, 0x1F	; 31
     47e:	80 62       	ori	r24, 0x20	; 32
     480:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     484:	11 23       	and	r17, r17
     486:	71 f0       	breq	.+28     	; 0x4a4 <nrf24l01_writeregisters+0x3a>
     488:	e7 01       	movw	r28, r14
     48a:	11 50       	subi	r17, 0x01	; 1
     48c:	01 2f       	mov	r16, r17
     48e:	10 e0       	ldi	r17, 0x00	; 0
     490:	0f 5f       	subi	r16, 0xFF	; 255
     492:	1f 4f       	sbci	r17, 0xFF	; 255
     494:	0e 0d       	add	r16, r14
     496:	1f 1d       	adc	r17, r15
     498:	89 91       	ld	r24, Y+
     49a:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     49e:	c0 17       	cp	r28, r16
     4a0:	d1 07       	cpc	r29, r17
     4a2:	d1 f7       	brne	.-12     	; 0x498 <nrf24l01_writeregisters+0x2e>
     4a4:	5f 9a       	sbi	0x0b, 7	; 11
     4a6:	df 91       	pop	r29
     4a8:	cf 91       	pop	r28
     4aa:	1f 91       	pop	r17
     4ac:	0f 91       	pop	r16
     4ae:	ff 90       	pop	r15
     4b0:	ef 90       	pop	r14
     4b2:	08 95       	ret

000004b4 <nrf24l01_setrxaddr0>:
     4b4:	45 e0       	ldi	r20, 0x05	; 5
     4b6:	bc 01       	movw	r22, r24
     4b8:	8a e0       	ldi	r24, 0x0A	; 10
     4ba:	0e 94 35 02 	call	0x46a	; 0x46a <nrf24l01_writeregisters>
     4be:	08 95       	ret

000004c0 <nrf24l01_settxaddr>:
     4c0:	cf 93       	push	r28
     4c2:	df 93       	push	r29
     4c4:	ec 01       	movw	r28, r24
     4c6:	45 e0       	ldi	r20, 0x05	; 5
     4c8:	bc 01       	movw	r22, r24
     4ca:	8a e0       	ldi	r24, 0x0A	; 10
     4cc:	0e 94 35 02 	call	0x46a	; 0x46a <nrf24l01_writeregisters>
     4d0:	45 e0       	ldi	r20, 0x05	; 5
     4d2:	be 01       	movw	r22, r28
     4d4:	80 e1       	ldi	r24, 0x10	; 16
     4d6:	0e 94 35 02 	call	0x46a	; 0x46a <nrf24l01_writeregisters>
     4da:	df 91       	pop	r29
     4dc:	cf 91       	pop	r28
     4de:	08 95       	ret

000004e0 <nrf24l01_flushRXfifo>:
     4e0:	5f 98       	cbi	0x0b, 7	; 11
     4e2:	82 ee       	ldi	r24, 0xE2	; 226
     4e4:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     4e8:	5f 9a       	sbi	0x0b, 7	; 11
     4ea:	08 95       	ret

000004ec <nrf24l01_flushTXfifo>:
     4ec:	5f 98       	cbi	0x0b, 7	; 11
     4ee:	81 ee       	ldi	r24, 0xE1	; 225
     4f0:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     4f4:	5f 9a       	sbi	0x0b, 7	; 11
     4f6:	08 95       	ret

000004f8 <nrf24l01_setRX>:
     4f8:	80 e0       	ldi	r24, 0x00	; 0
     4fa:	0e 94 1f 02 	call	0x43e	; 0x43e <nrf24l01_readregister>
     4fe:	68 2f       	mov	r22, r24
     500:	61 60       	ori	r22, 0x01	; 1
     502:	80 e0       	ldi	r24, 0x00	; 0
     504:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     508:	80 e0       	ldi	r24, 0x00	; 0
     50a:	0e 94 1f 02 	call	0x43e	; 0x43e <nrf24l01_readregister>
     50e:	68 2f       	mov	r22, r24
     510:	62 60       	ori	r22, 0x02	; 2
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     518:	60 e7       	ldi	r22, 0x70	; 112
     51a:	87 e0       	ldi	r24, 0x07	; 7
     51c:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	0e 94 1f 02 	call	0x43e	; 0x43e <nrf24l01_readregister>
     526:	68 2f       	mov	r22, r24
     528:	60 61       	ori	r22, 0x10	; 16
     52a:	80 e0       	ldi	r24, 0x00	; 0
     52c:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     530:	80 e0       	ldi	r24, 0x00	; 0
     532:	0e 94 1f 02 	call	0x43e	; 0x43e <nrf24l01_readregister>
     536:	68 2f       	mov	r22, r24
     538:	60 62       	ori	r22, 0x20	; 32
     53a:	80 e0       	ldi	r24, 0x00	; 0
     53c:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     540:	0e 94 70 02 	call	0x4e0	; 0x4e0 <nrf24l01_flushRXfifo>
     544:	0e 94 76 02 	call	0x4ec	; 0x4ec <nrf24l01_flushTXfifo>
     548:	28 9a       	sbi	0x05, 0	; 5
     54a:	8b e2       	ldi	r24, 0x2B	; 43
     54c:	91 e0       	ldi	r25, 0x01	; 1
     54e:	01 97       	sbiw	r24, 0x01	; 1
     550:	f1 f7       	brne	.-4      	; 0x54e <nrf24l01_setRX+0x56>
     552:	00 c0       	rjmp	.+0      	; 0x554 <nrf24l01_setRX+0x5c>
     554:	00 00       	nop
     556:	08 95       	ret

00000558 <nrf24l01_init>:
     558:	cf 93       	push	r28
     55a:	c8 2f       	mov	r28, r24
     55c:	20 9a       	sbi	0x04, 0	; 4
     55e:	57 9a       	sbi	0x0a, 7	; 10
     560:	28 98       	cbi	0x05, 0	; 5
     562:	5f 9a       	sbi	0x0b, 7	; 11
     564:	8f e0       	ldi	r24, 0x0F	; 15
     566:	97 e2       	ldi	r25, 0x27	; 39
     568:	01 97       	sbiw	r24, 0x01	; 1
     56a:	f1 f7       	brne	.-4      	; 0x568 <nrf24l01_init+0x10>
     56c:	00 c0       	rjmp	.+0      	; 0x56e <nrf24l01_init+0x16>
     56e:	00 00       	nop
     570:	6f e0       	ldi	r22, 0x0F	; 15
     572:	80 e0       	ldi	r24, 0x00	; 0
     574:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     578:	61 e0       	ldi	r22, 0x01	; 1
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     580:	61 e0       	ldi	r22, 0x01	; 1
     582:	82 e0       	ldi	r24, 0x02	; 2
     584:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     588:	63 e0       	ldi	r22, 0x03	; 3
     58a:	83 e0       	ldi	r24, 0x03	; 3
     58c:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     590:	6f ef       	ldi	r22, 0xFF	; 255
     592:	84 e0       	ldi	r24, 0x04	; 4
     594:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     598:	6c 2f       	mov	r22, r28
     59a:	85 e0       	ldi	r24, 0x05	; 5
     59c:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     5a0:	66 e2       	ldi	r22, 0x26	; 38
     5a2:	86 e0       	ldi	r24, 0x06	; 6
     5a4:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     5a8:	60 e2       	ldi	r22, 0x20	; 32
     5aa:	81 e1       	ldi	r24, 0x11	; 17
     5ac:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     5b0:	60 e0       	ldi	r22, 0x00	; 0
     5b2:	8c e1       	ldi	r24, 0x1C	; 28
     5b4:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     5b8:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <nrf24l01_setRX>
     5bc:	cf 91       	pop	r28
     5be:	08 95       	ret

000005c0 <nrf24l01_setTX>:
     5c0:	28 98       	cbi	0x05, 0	; 5
     5c2:	80 e0       	ldi	r24, 0x00	; 0
     5c4:	0e 94 1f 02 	call	0x43e	; 0x43e <nrf24l01_readregister>
     5c8:	68 2f       	mov	r22, r24
     5ca:	6e 7f       	andi	r22, 0xFE	; 254
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     5d2:	80 e0       	ldi	r24, 0x00	; 0
     5d4:	0e 94 1f 02 	call	0x43e	; 0x43e <nrf24l01_readregister>
     5d8:	68 2f       	mov	r22, r24
     5da:	62 60       	ori	r22, 0x02	; 2
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     5e2:	60 e3       	ldi	r22, 0x30	; 48
     5e4:	87 e0       	ldi	r24, 0x07	; 7
     5e6:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     5ea:	0e 94 76 02 	call	0x4ec	; 0x4ec <nrf24l01_flushTXfifo>
     5ee:	8b e2       	ldi	r24, 0x2B	; 43
     5f0:	91 e0       	ldi	r25, 0x01	; 1
     5f2:	01 97       	sbiw	r24, 0x01	; 1
     5f4:	f1 f7       	brne	.-4      	; 0x5f2 <nrf24l01_setTX+0x32>
     5f6:	00 c0       	rjmp	.+0      	; 0x5f8 <nrf24l01_setTX+0x38>
     5f8:	00 00       	nop
     5fa:	08 95       	ret

000005fc <nrf24l01_getstatus>:
     5fc:	5f 98       	cbi	0x0b, 7	; 11
     5fe:	8f ef       	ldi	r24, 0xFF	; 255
     600:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     604:	5f 9a       	sbi	0x0b, 7	; 11
     606:	08 95       	ret

00000608 <nrf24l01_read>:
     608:	0f 93       	push	r16
     60a:	1f 93       	push	r17
     60c:	cf 93       	push	r28
     60e:	df 93       	push	r29
     610:	8c 01       	movw	r16, r24
     612:	5f 98       	cbi	0x0b, 7	; 11
     614:	81 e6       	ldi	r24, 0x61	; 97
     616:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     61a:	e8 01       	movw	r28, r16
     61c:	00 5e       	subi	r16, 0xE0	; 224
     61e:	1f 4f       	sbci	r17, 0xFF	; 255
     620:	8f ef       	ldi	r24, 0xFF	; 255
     622:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     626:	89 93       	st	Y+, r24
     628:	c0 17       	cp	r28, r16
     62a:	d1 07       	cpc	r29, r17
     62c:	c9 f7       	brne	.-14     	; 0x620 <nrf24l01_read+0x18>
     62e:	5f 9a       	sbi	0x0b, 7	; 11
     630:	60 e4       	ldi	r22, 0x40	; 64
     632:	87 e0       	ldi	r24, 0x07	; 7
     634:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     638:	df 91       	pop	r29
     63a:	cf 91       	pop	r28
     63c:	1f 91       	pop	r17
     63e:	0f 91       	pop	r16
     640:	08 95       	ret

00000642 <nrf24l01_write>:
     642:	0f 93       	push	r16
     644:	1f 93       	push	r17
     646:	cf 93       	push	r28
     648:	df 93       	push	r29
     64a:	8c 01       	movw	r16, r24
     64c:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <nrf24l01_setTX>
     650:	5f 98       	cbi	0x0b, 7	; 11
     652:	80 ea       	ldi	r24, 0xA0	; 160
     654:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     658:	e8 01       	movw	r28, r16
     65a:	00 5e       	subi	r16, 0xE0	; 224
     65c:	1f 4f       	sbci	r17, 0xFF	; 255
     65e:	89 91       	ld	r24, Y+
     660:	0e 94 64 03 	call	0x6c8	; 0x6c8 <SPI_rw>
     664:	c0 17       	cp	r28, r16
     666:	d1 07       	cpc	r29, r17
     668:	d1 f7       	brne	.-12     	; 0x65e <nrf24l01_write+0x1c>
     66a:	5f 9a       	sbi	0x0b, 7	; 11
     66c:	28 9a       	sbi	0x05, 0	; 5
     66e:	85 e3       	ldi	r24, 0x35	; 53
     670:	8a 95       	dec	r24
     672:	f1 f7       	brne	.-4      	; 0x670 <nrf24l01_write+0x2e>
     674:	00 00       	nop
     676:	28 98       	cbi	0x05, 0	; 5
     678:	df 91       	pop	r29
     67a:	cf 91       	pop	r28
     67c:	1f 91       	pop	r17
     67e:	0f 91       	pop	r16
     680:	08 95       	ret

00000682 <nrf24l01_irq_rx_dr>:
     682:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_getstatus>
     686:	80 74       	andi	r24, 0x40	; 64
     688:	08 95       	ret

0000068a <nrf24l01_irq_tx_ds>:
     68a:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_getstatus>
     68e:	80 72       	andi	r24, 0x20	; 32
     690:	08 95       	ret

00000692 <nrf24l01_irq_max_rt>:
     692:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_getstatus>
     696:	80 71       	andi	r24, 0x10	; 16
     698:	08 95       	ret

0000069a <nrf24l01_irq_clear_rx_dr>:
}

//clears only the RX_DR interrupt
void nrf24l01_irq_clear_rx_dr()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, NRF24L01_REG_RX_DR);
     69a:	60 e4       	ldi	r22, 0x40	; 64
     69c:	87 e0       	ldi	r24, 0x07	; 7
     69e:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     6a2:	08 95       	ret

000006a4 <nrf24l01_irq_clear_tx_ds>:
}

//clears only the TX_DS interrupt
void nrf24l01_irq_clear_tx_ds()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, NRF24L01_REG_TX_DS);
     6a4:	60 e2       	ldi	r22, 0x20	; 32
     6a6:	87 e0       	ldi	r24, 0x07	; 7
     6a8:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     6ac:	08 95       	ret

000006ae <nrf24l01_irq_clear_max_rt>:
}

//clears only the MAX_RT interrupt
void nrf24l01_irq_clear_max_rt()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, NRF24L01_REG_MAX_RT);
     6ae:	60 e1       	ldi	r22, 0x10	; 16
     6b0:	87 e0       	ldi	r24, 0x07	; 7
     6b2:	0e 94 28 02 	call	0x450	; 0x450 <nrf24l01_writeregister>
     6b6:	08 95       	ret

000006b8 <SPI_init>:
#include "spi.h"

// Init the SPI port
void SPI_init()
{
    SPI_DDR &= (uint8_t)~_BV(SPI_MISO);		// MISO - input
     6b8:	24 98       	cbi	0x04, 4	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_MOSI);		// MOSI - output
     6ba:	23 9a       	sbi	0x04, 3	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SCK);		// SCK - output
     6bc:	25 9a       	sbi	0x04, 5	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SS);		// SS - output - must remain OUTPUT !
     6be:	22 9a       	sbi	0x04, 2	; 4

    SPCR = ((1<<SPE)|               		// SPI Enable
     6c0:	83 e5       	ldi	r24, 0x53	; 83
     6c2:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              		// Master/Slave select
            (1<<SPR1)|(1<<SPR0)|    		// SPI Clock Rate -------- SLOWEST
            (0<<CPOL)|              		// Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             		// Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR = (0<<SPI2X); 						// Double SPI Speed Bit ------- SLOWEST
     6c4:	1d bc       	out	0x2d, r1	; 45
     6c6:	08 95       	ret

000006c8 <SPI_rw>:
}

// SPI transfer
uint8_t SPI_rw(uint8_t data)
{
    SPDR = data;
     6c8:	8e bd       	out	0x2e, r24	; 46

    while( !(SPSR & (1<<SPIF)) );
     6ca:	0d b4       	in	r0, 0x2d	; 45
     6cc:	07 fe       	sbrs	r0, 7
     6ce:	fd cf       	rjmp	.-6      	; 0x6ca <SPI_rw+0x2>

    return SPDR;
     6d0:	8e b5       	in	r24, 0x2e	; 46
}
     6d2:	08 95       	ret

000006d4 <uart_init>:
#include "uart.h"

// init the UART registers
void uart_init(uint8_t baudrate)
{
	UBRR0 = baudrate;
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
     6da:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00);	// character size 8 bit
     6de:	86 e0       	ldi	r24, 0x06	; 6
     6e0:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);	// receiver and transmitter enabled
     6e4:	88 e1       	ldi	r24, 0x18	; 24
     6e6:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
     6ea:	08 95       	ret

000006ec <set_rtc_speed>:
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
		}
	}
}
     6ec:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <rtc_slow_mode>
     6f0:	88 23       	and	r24, r24
     6f2:	31 f0       	breq	.+12     	; 0x700 <set_rtc_speed+0x14>
     6f4:	e1 eb       	ldi	r30, 0xB1	; 177
     6f6:	f0 e0       	ldi	r31, 0x00	; 0
     6f8:	80 81       	ld	r24, Z
     6fa:	82 60       	ori	r24, 0x02	; 2
     6fc:	80 83       	st	Z, r24
     6fe:	08 95       	ret
     700:	e1 eb       	ldi	r30, 0xB1	; 177
     702:	f0 e0       	ldi	r31, 0x00	; 0
     704:	80 81       	ld	r24, Z
     706:	8d 7f       	andi	r24, 0xFD	; 253
     708:	80 83       	st	Z, r24
     70a:	08 95       	ret

0000070c <police_off>:
     70c:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <police_lights_busy>
     710:	81 11       	cpse	r24, r1
     712:	fc cf       	rjmp	.-8      	; 0x70c <police_off>
     714:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <police_lights_count>
     718:	08 95       	ret

0000071a <police_on>:
     71a:	cf 93       	push	r28
     71c:	c8 2f       	mov	r28, r24
     71e:	0e 94 86 03 	call	0x70c	; 0x70c <police_off>
     722:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <police_lights_stage>
     726:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <police_lights_stage_on_timer+0x1>
     72a:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <police_lights_stage_on_timer>
     72e:	85 e0       	ldi	r24, 0x05	; 5
     730:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
     734:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <police_lights_count>
     738:	cf 91       	pop	r28
     73a:	08 95       	ret

0000073c <update_kl_settings_to_eeprom>:
     73c:	48 e0       	ldi	r20, 0x08	; 8
     73e:	50 e0       	ldi	r21, 0x00	; 0
     740:	61 e0       	ldi	r22, 0x01	; 1
     742:	70 e0       	ldi	r23, 0x00	; 0
     744:	89 e4       	ldi	r24, 0x49	; 73
     746:	91 e0       	ldi	r25, 0x01	; 1
     748:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <eeprom_update_block>
     74c:	60 91 51 01 	lds	r22, 0x0151	; 0x800151 <kl_rx_counter>
     750:	70 91 52 01 	lds	r23, 0x0152	; 0x800152 <kl_rx_counter+0x1>
     754:	89 e0       	ldi	r24, 0x09	; 9
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	0e 94 0b 13 	call	0x2616	; 0x2616 <eeprom_update_word>
     75c:	60 91 53 01 	lds	r22, 0x0153	; 0x800153 <kl_tx_counter>
     760:	70 91 54 01 	lds	r23, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     764:	8b e0       	ldi	r24, 0x0B	; 11
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	0e 94 0b 13 	call	0x2616	; 0x2616 <eeprom_update_word>
     76c:	6a ea       	ldi	r22, 0xAA	; 170
     76e:	80 e0       	ldi	r24, 0x00	; 0
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <eeprom_update_byte>
     776:	08 95       	ret

00000778 <send_command>:
     778:	df 92       	push	r13
     77a:	ef 92       	push	r14
     77c:	ff 92       	push	r15
     77e:	0f 93       	push	r16
     780:	1f 93       	push	r17
     782:	cf 93       	push	r28
     784:	df 93       	push	r29
     786:	cd b7       	in	r28, 0x3d	; 61
     788:	de b7       	in	r29, 0x3e	; 62
     78a:	a4 97       	sbiw	r28, 0x24	; 36
     78c:	0f b6       	in	r0, 0x3f	; 63
     78e:	f8 94       	cli
     790:	de bf       	out	0x3e, r29	; 62
     792:	0f be       	out	0x3f, r0	; 63
     794:	cd bf       	out	0x3d, r28	; 61
     796:	8c 01       	movw	r16, r24
     798:	7b 01       	movw	r14, r22
     79a:	d4 2e       	mov	r13, r20
     79c:	40 91 53 01 	lds	r20, 0x0153	; 0x800153 <kl_tx_counter>
     7a0:	50 91 54 01 	lds	r21, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     7a4:	a0 e0       	ldi	r26, 0x00	; 0
     7a6:	b0 e0       	ldi	r27, 0x00	; 0
     7a8:	dc 01       	movw	r26, r24
     7aa:	99 27       	eor	r25, r25
     7ac:	88 27       	eor	r24, r24
     7ae:	60 e0       	ldi	r22, 0x00	; 0
     7b0:	70 e0       	ldi	r23, 0x00	; 0
     7b2:	84 2b       	or	r24, r20
     7b4:	95 2b       	or	r25, r21
     7b6:	a6 2b       	or	r26, r22
     7b8:	b7 2b       	or	r27, r23
     7ba:	89 83       	std	Y+1, r24	; 0x01
     7bc:	9a 83       	std	Y+2, r25	; 0x02
     7be:	ab 83       	std	Y+3, r26	; 0x03
     7c0:	bc 83       	std	Y+4, r27	; 0x04
     7c2:	69 e4       	ldi	r22, 0x49	; 73
     7c4:	71 e0       	ldi	r23, 0x01	; 1
     7c6:	ce 01       	movw	r24, r28
     7c8:	01 96       	adiw	r24, 0x01	; 1
     7ca:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <keeloq_encrypt>
     7ce:	89 81       	ldd	r24, Y+1	; 0x01
     7d0:	9a 81       	ldd	r25, Y+2	; 0x02
     7d2:	ab 81       	ldd	r26, Y+3	; 0x03
     7d4:	bc 81       	ldd	r27, Y+4	; 0x04
     7d6:	8d 83       	std	Y+5, r24	; 0x05
     7d8:	9e 83       	std	Y+6, r25	; 0x06
     7da:	af 83       	std	Y+7, r26	; 0x07
     7dc:	b8 87       	std	Y+8, r27	; 0x08
     7de:	1a 87       	std	Y+10, r17	; 0x0a
     7e0:	09 87       	std	Y+9, r16	; 0x09
     7e2:	4d 2d       	mov	r20, r13
     7e4:	50 e0       	ldi	r21, 0x00	; 0
     7e6:	b7 01       	movw	r22, r14
     7e8:	ce 01       	movw	r24, r28
     7ea:	0b 96       	adiw	r24, 0x0b	; 11
     7ec:	0e 94 fb 11 	call	0x23f6	; 0x23f6 <memcpy>
     7f0:	ce 01       	movw	r24, r28
     7f2:	05 96       	adiw	r24, 0x05	; 5
     7f4:	0e 94 21 03 	call	0x642	; 0x642 <nrf24l01_write>
     7f8:	06 c0       	rjmp	.+12     	; 0x806 <send_command+0x8e>
     7fa:	8f ec       	ldi	r24, 0xCF	; 207
     7fc:	97 e0       	ldi	r25, 0x07	; 7
     7fe:	01 97       	sbiw	r24, 0x01	; 1
     800:	f1 f7       	brne	.-4      	; 0x7fe <send_command+0x86>
     802:	00 c0       	rjmp	.+0      	; 0x804 <send_command+0x8c>
     804:	00 00       	nop
     806:	0e 94 49 03 	call	0x692	; 0x692 <nrf24l01_irq_max_rt>
     80a:	81 11       	cpse	r24, r1
     80c:	04 c0       	rjmp	.+8      	; 0x816 <send_command+0x9e>
     80e:	0e 94 45 03 	call	0x68a	; 0x68a <nrf24l01_irq_tx_ds>
     812:	88 23       	and	r24, r24
     814:	91 f3       	breq	.-28     	; 0x7fa <send_command+0x82>
     816:	0e 94 49 03 	call	0x692	; 0x692 <nrf24l01_irq_max_rt>
     81a:	88 23       	and	r24, r24
     81c:	19 f0       	breq	.+6      	; 0x824 <send_command+0xac>
     81e:	0e 94 57 03 	call	0x6ae	; 0x6ae <nrf24l01_irq_clear_max_rt>
     822:	0d c0       	rjmp	.+26     	; 0x83e <send_command+0xc6>
     824:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <kl_tx_counter>
     828:	90 91 54 01 	lds	r25, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     82c:	01 96       	adiw	r24, 0x01	; 1
     82e:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
     832:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>
     836:	0e 94 9e 03 	call	0x73c	; 0x73c <update_kl_settings_to_eeprom>
     83a:	0e 94 52 03 	call	0x6a4	; 0x6a4 <nrf24l01_irq_clear_tx_ds>
     83e:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <nrf24l01_setRX>
     842:	a4 96       	adiw	r28, 0x24	; 36
     844:	0f b6       	in	r0, 0x3f	; 63
     846:	f8 94       	cli
     848:	de bf       	out	0x3e, r29	; 62
     84a:	0f be       	out	0x3f, r0	; 63
     84c:	cd bf       	out	0x3d, r28	; 61
     84e:	df 91       	pop	r29
     850:	cf 91       	pop	r28
     852:	1f 91       	pop	r17
     854:	0f 91       	pop	r16
     856:	ff 90       	pop	r15
     858:	ef 90       	pop	r14
     85a:	df 90       	pop	r13
     85c:	08 95       	ret

0000085e <misc_hw_init>:
     85e:	21 98       	cbi	0x04, 1	; 4
     860:	29 9a       	sbi	0x05, 1	; 5
     862:	eb e6       	ldi	r30, 0x6B	; 107
     864:	f0 e0       	ldi	r31, 0x00	; 0
     866:	80 81       	ld	r24, Z
     868:	82 60       	ori	r24, 0x02	; 2
     86a:	80 83       	st	Z, r24
     86c:	e8 e6       	ldi	r30, 0x68	; 104
     86e:	f0 e0       	ldi	r31, 0x00	; 0
     870:	80 81       	ld	r24, Z
     872:	81 60       	ori	r24, 0x01	; 1
     874:	80 83       	st	Z, r24
     876:	3b 98       	cbi	0x07, 3	; 7
     878:	43 9a       	sbi	0x08, 3	; 8
     87a:	38 9a       	sbi	0x07, 0	; 7
     87c:	40 98       	cbi	0x08, 0	; 8
     87e:	55 9a       	sbi	0x0a, 5	; 10
     880:	5d 98       	cbi	0x0b, 5	; 11
     882:	56 9a       	sbi	0x0a, 6	; 10
     884:	5e 98       	cbi	0x0b, 6	; 11
     886:	3d 98       	cbi	0x07, 5	; 7
     888:	ee e7       	ldi	r30, 0x7E	; 126
     88a:	f0 e0       	ldi	r31, 0x00	; 0
     88c:	80 81       	ld	r24, Z
     88e:	80 62       	ori	r24, 0x20	; 32
     890:	80 83       	st	Z, r24
     892:	3c 98       	cbi	0x07, 4	; 7
     894:	80 81       	ld	r24, Z
     896:	80 62       	ori	r24, 0x20	; 32
     898:	80 83       	st	Z, r24
     89a:	3e 98       	cbi	0x07, 6	; 7
     89c:	80 81       	ld	r24, Z
     89e:	80 61       	ori	r24, 0x10	; 16
     8a0:	80 83       	st	Z, r24
     8a2:	3e 98       	cbi	0x07, 6	; 7
     8a4:	3a 98       	cbi	0x07, 2	; 7
     8a6:	80 81       	ld	r24, Z
     8a8:	84 60       	ori	r24, 0x04	; 4
     8aa:	80 83       	st	Z, r24
     8ac:	08 95       	ret

000008ae <delay_builtin_ms_>:
     8ae:	00 97       	sbiw	r24, 0x00	; 0
     8b0:	41 f0       	breq	.+16     	; 0x8c2 <delay_builtin_ms_+0x14>
     8b2:	ef ec       	ldi	r30, 0xCF	; 207
     8b4:	f7 e0       	ldi	r31, 0x07	; 7
     8b6:	31 97       	sbiw	r30, 0x01	; 1
     8b8:	f1 f7       	brne	.-4      	; 0x8b6 <delay_builtin_ms_+0x8>
     8ba:	00 c0       	rjmp	.+0      	; 0x8bc <delay_builtin_ms_+0xe>
     8bc:	00 00       	nop
     8be:	01 97       	sbiw	r24, 0x01	; 1
     8c0:	c1 f7       	brne	.-16     	; 0x8b2 <delay_builtin_ms_+0x4>
     8c2:	08 95       	ret

000008c4 <speed_camera>:
     8c4:	5d 9a       	sbi	0x0b, 5	; 11
     8c6:	8c e3       	ldi	r24, 0x3C	; 60
     8c8:	90 e0       	ldi	r25, 0x00	; 0
     8ca:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     8ce:	5d 98       	cbi	0x0b, 5	; 11
     8d0:	8c e3       	ldi	r24, 0x3C	; 60
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     8d8:	5d 9a       	sbi	0x0b, 5	; 11
     8da:	8c e3       	ldi	r24, 0x3C	; 60
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     8e2:	5d 98       	cbi	0x0b, 5	; 11
     8e4:	8c e3       	ldi	r24, 0x3C	; 60
     8e6:	90 e0       	ldi	r25, 0x00	; 0
     8e8:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     8ec:	84 ef       	ldi	r24, 0xF4	; 244
     8ee:	91 e0       	ldi	r25, 0x01	; 1
     8f0:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     8f4:	5d 9a       	sbi	0x0b, 5	; 11
     8f6:	8c e3       	ldi	r24, 0x3C	; 60
     8f8:	90 e0       	ldi	r25, 0x00	; 0
     8fa:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     8fe:	5d 98       	cbi	0x0b, 5	; 11
     900:	8c e3       	ldi	r24, 0x3C	; 60
     902:	90 e0       	ldi	r25, 0x00	; 0
     904:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     908:	5d 9a       	sbi	0x0b, 5	; 11
     90a:	8c e3       	ldi	r24, 0x3C	; 60
     90c:	90 e0       	ldi	r25, 0x00	; 0
     90e:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     912:	5d 98       	cbi	0x0b, 5	; 11
     914:	8c e3       	ldi	r24, 0x3C	; 60
     916:	90 e0       	ldi	r25, 0x00	; 0
     918:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
     91c:	08 95       	ret

0000091e <__vector_16>:
//##############################
// Interrupt: TIMER0 OVERFLOW //
//##############################
// set to overflow at 8.192ms milliseconds
ISR(TIMER0_OVF_vect, ISR_NOBLOCK)
{
     91e:	78 94       	sei
     920:	1f 92       	push	r1
     922:	0f 92       	push	r0
     924:	0f b6       	in	r0, 0x3f	; 63
     926:	0f 92       	push	r0
     928:	11 24       	eor	r1, r1
     92a:	8f 93       	push	r24
     92c:	9f 93       	push	r25
	police_lights_busy = 1; // for sync
     92e:	81 e0       	ldi	r24, 0x01	; 1
     930:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <police_lights_busy>

	// blinker ON?
	if(police_lights_count) {
     934:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     938:	88 23       	and	r24, r24
     93a:	09 f4       	brne	.+2      	; 0x93e <__vector_16+0x20>
     93c:	49 c0       	rjmp	.+146    	; 0x9d0 <__vector_16+0xb2>

		// time to toggle the pin?
		// nope
		if(police_lights_stage_on_timer) {
     93e:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_stage_on_timer>
     942:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <police_lights_stage_on_timer+0x1>
     946:	89 2b       	or	r24, r25
     948:	51 f0       	breq	.+20     	; 0x95e <__vector_16+0x40>
			police_lights_stage_on_timer--;
     94a:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_stage_on_timer>
     94e:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <police_lights_stage_on_timer+0x1>
     952:	01 97       	sbiw	r24, 0x01	; 1
     954:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <police_lights_stage_on_timer+0x1>
     958:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <police_lights_stage_on_timer>
     95c:	39 c0       	rjmp	.+114    	; 0x9d0 <__vector_16+0xb2>
		}
		// yep
		else {
			// time to change the stage?
			// nope
			if(police_lights_stage_counter) {
     95e:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <police_lights_stage_counter>
     962:	88 23       	and	r24, r24
     964:	31 f0       	breq	.+12     	; 0x972 <__vector_16+0x54>
				police_lights_stage_counter--;
     966:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <police_lights_stage_counter>
     96a:	81 50       	subi	r24, 0x01	; 1
     96c:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
     970:	13 c0       	rjmp	.+38     	; 0x998 <__vector_16+0x7a>
			}
			// yep
			else {
				// completed one full blink (both stages blinked at least once)
				if(police_lights_stage) {
     972:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <police_lights_stage>
     976:	88 23       	and	r24, r24
     978:	29 f0       	breq	.+10     	; 0x984 <__vector_16+0x66>
					police_lights_count--; // full sequence (RED+BLUE) completed
     97a:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     97e:	81 50       	subi	r24, 0x01	; 1
     980:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <police_lights_count>
				}

				police_lights_stage = !police_lights_stage; // change it
     984:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <police_lights_stage>
     988:	81 e0       	ldi	r24, 0x01	; 1
     98a:	91 11       	cpse	r25, r1
     98c:	80 e0       	ldi	r24, 0x00	; 0
     98e:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <police_lights_stage>
				police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT; // reload counter
     992:	85 e0       	ldi	r24, 0x05	; 5
     994:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
			}

			// toggle the pin according to the current stage, if there is more to do
			if(police_lights_count) {
     998:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     99c:	88 23       	and	r24, r24
     99e:	b1 f0       	breq	.+44     	; 0x9cc <__vector_16+0xae>
				if(police_lights_stage) {
     9a0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <police_lights_stage>
     9a4:	88 23       	and	r24, r24
     9a6:	31 f0       	breq	.+12     	; 0x9b4 <__vector_16+0x96>
					setLow(LED_BLUE_PORT, LED_BLUE_PIN); // keep this one off
     9a8:	5e 98       	cbi	0x0b, 6	; 11
					togglePin(LED_RED_PORT, LED_RED_PIN); // blink this one
     9aa:	9b b1       	in	r25, 0x0b	; 11
     9ac:	80 e2       	ldi	r24, 0x20	; 32
     9ae:	89 27       	eor	r24, r25
     9b0:	8b b9       	out	0x0b, r24	; 11
     9b2:	05 c0       	rjmp	.+10     	; 0x9be <__vector_16+0xa0>
				}
				else {
					setLow(LED_RED_PORT, LED_RED_PIN); // keep this one off
     9b4:	5d 98       	cbi	0x0b, 5	; 11
					togglePin(LED_BLUE_PORT, LED_BLUE_PIN); // blink this one
     9b6:	9b b1       	in	r25, 0x0b	; 11
     9b8:	80 e4       	ldi	r24, 0x40	; 64
     9ba:	89 27       	eor	r24, r25
     9bc:	8b b9       	out	0x0b, r24	; 11
				}

				police_lights_stage_on_timer = POLICE_LIGHTS_STAGE_ON_8MS; // reload timer
     9be:	85 e0       	ldi	r24, 0x05	; 5
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <police_lights_stage_on_timer+0x1>
     9c6:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <police_lights_stage_on_timer>
     9ca:	02 c0       	rjmp	.+4      	; 0x9d0 <__vector_16+0xb2>
			}
			// this was the last pass? - turn them off finally
			else {
				setLow(LED_RED_PORT, LED_RED_PIN);
     9cc:	5d 98       	cbi	0x0b, 5	; 11
				setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     9ce:	5e 98       	cbi	0x0b, 6	; 11
			}
		}

	}

	police_lights_busy = 0; // for sync
     9d0:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <police_lights_busy>
}
     9d4:	9f 91       	pop	r25
     9d6:	8f 91       	pop	r24
     9d8:	0f 90       	pop	r0
     9da:	0f be       	out	0x3f, r0	; 63
     9dc:	0f 90       	pop	r0
     9de:	1f 90       	pop	r1
     9e0:	18 95       	reti

000009e2 <__vector_3>:

// Interrupt: pin change interrupt
// This one is connected to nRF24L01 IRQ pin only
ISR(PCINT0_vect, ISR_NOBLOCK) {
     9e2:	78 94       	sei
     9e4:	1f 92       	push	r1
     9e6:	0f 92       	push	r0
     9e8:	0f b6       	in	r0, 0x3f	; 63
     9ea:	0f 92       	push	r0
     9ec:	11 24       	eor	r1, r1
     9ee:	8f 93       	push	r24
     9f0:	ef 93       	push	r30
     9f2:	ff 93       	push	r31
	sleep_disable();
     9f4:	83 b7       	in	r24, 0x33	; 51
     9f6:	8e 7f       	andi	r24, 0xFE	; 254
     9f8:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE0); 								// ..disable interrupts for the entire section
     9fa:	e8 e6       	ldi	r30, 0x68	; 104
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	80 81       	ld	r24, Z
     a00:	8e 7f       	andi	r24, 0xFE	; 254
     a02:	80 83       	st	Z, r24

	// event is only on LOW pulse
	if( !(nrf24l01_IRQ_PINREG & _BV(nrf24l01_IRQ_PIN)) ) {
     a04:	19 99       	sbic	0x03, 1	; 3
     a06:	03 c0       	rjmp	.+6      	; 0xa0e <__vector_3+0x2c>
		radio_event = 1;
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <radio_event>
	}

	PCICR |= _BV(PCIE0); 								// ..re-enable interrupts for the entire section
     a0e:	e8 e6       	ldi	r30, 0x68	; 104
     a10:	f0 e0       	ldi	r31, 0x00	; 0
     a12:	80 81       	ld	r24, Z
     a14:	81 60       	ori	r24, 0x01	; 1
     a16:	80 83       	st	Z, r24
}
     a18:	ff 91       	pop	r31
     a1a:	ef 91       	pop	r30
     a1c:	8f 91       	pop	r24
     a1e:	0f 90       	pop	r0
     a20:	0f be       	out	0x3f, r0	; 63
     a22:	0f 90       	pop	r0
     a24:	1f 90       	pop	r1
     a26:	18 95       	reti

00000a28 <__vector_4>:

// Interrupt: pin change interrupt
// This one is connected to Li+ battery charger CHARGE indicator
ISR(PCINT1_vect, ISR_NOBLOCK) {
     a28:	78 94       	sei
     a2a:	1f 92       	push	r1
     a2c:	0f 92       	push	r0
     a2e:	0f b6       	in	r0, 0x3f	; 63
     a30:	0f 92       	push	r0
     a32:	11 24       	eor	r1, r1
     a34:	8f 93       	push	r24
     a36:	ef 93       	push	r30
     a38:	ff 93       	push	r31
	sleep_disable();
     a3a:	83 b7       	in	r24, 0x33	; 51
     a3c:	8e 7f       	andi	r24, 0xFE	; 254
     a3e:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE1); 								// ..disable interrupts for the entire section
     a40:	e8 e6       	ldi	r30, 0x68	; 104
     a42:	f0 e0       	ldi	r31, 0x00	; 0
     a44:	80 81       	ld	r24, Z
     a46:	8d 7f       	andi	r24, 0xFD	; 253
     a48:	80 83       	st	Z, r24

	charge_event = 1;
     a4a:	81 e0       	ldi	r24, 0x01	; 1
     a4c:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <charge_event>

	PCICR |= _BV(PCIE1); 								// ..re-enable interrupts for the entire section
     a50:	80 81       	ld	r24, Z
     a52:	82 60       	ori	r24, 0x02	; 2
     a54:	80 83       	st	Z, r24
}
     a56:	ff 91       	pop	r31
     a58:	ef 91       	pop	r30
     a5a:	8f 91       	pop	r24
     a5c:	0f 90       	pop	r0
     a5e:	0f be       	out	0x3f, r0	; 63
     a60:	0f 90       	pop	r0
     a62:	1f 90       	pop	r1
     a64:	18 95       	reti

00000a66 <isleapyear>:

// calculate if given year is leap year
uint8_t isleapyear(uint16_t y)
{
     a66:	ac 01       	movw	r20, r24
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
     a68:	83 70       	andi	r24, 0x03	; 3
     a6a:	99 27       	eor	r25, r25
     a6c:	89 2b       	or	r24, r25
     a6e:	a1 f4       	brne	.+40     	; 0xa98 <isleapyear+0x32>
     a70:	9a 01       	movw	r18, r20
     a72:	36 95       	lsr	r19
     a74:	27 95       	ror	r18
     a76:	36 95       	lsr	r19
     a78:	27 95       	ror	r18
     a7a:	ab e7       	ldi	r26, 0x7B	; 123
     a7c:	b4 e1       	ldi	r27, 0x14	; 20
     a7e:	0e 94 0c 10 	call	0x2018	; 0x2018 <__umulhisi3>
     a82:	96 95       	lsr	r25
     a84:	87 95       	ror	r24
     a86:	64 e6       	ldi	r22, 0x64	; 100
     a88:	68 9f       	mul	r22, r24
     a8a:	90 01       	movw	r18, r0
     a8c:	69 9f       	mul	r22, r25
     a8e:	30 0d       	add	r19, r0
     a90:	11 24       	eor	r1, r1
     a92:	42 17       	cp	r20, r18
     a94:	53 07       	cpc	r21, r19
     a96:	d1 f4       	brne	.+52     	; 0xacc <isleapyear+0x66>
     a98:	9a 01       	movw	r18, r20
     a9a:	32 95       	swap	r19
     a9c:	22 95       	swap	r18
     a9e:	2f 70       	andi	r18, 0x0F	; 15
     aa0:	23 27       	eor	r18, r19
     aa2:	3f 70       	andi	r19, 0x0F	; 15
     aa4:	23 27       	eor	r18, r19
     aa6:	ae e3       	ldi	r26, 0x3E	; 62
     aa8:	ba e0       	ldi	r27, 0x0A	; 10
     aaa:	0e 94 0c 10 	call	0x2018	; 0x2018 <__umulhisi3>
     aae:	60 e9       	ldi	r22, 0x90	; 144
     ab0:	71 e0       	ldi	r23, 0x01	; 1
     ab2:	86 9f       	mul	r24, r22
     ab4:	90 01       	movw	r18, r0
     ab6:	87 9f       	mul	r24, r23
     ab8:	30 0d       	add	r19, r0
     aba:	96 9f       	mul	r25, r22
     abc:	30 0d       	add	r19, r0
     abe:	11 24       	eor	r1, r1
     ac0:	81 e0       	ldi	r24, 0x01	; 1
     ac2:	42 17       	cp	r20, r18
     ac4:	53 07       	cpc	r21, r19
     ac6:	19 f0       	breq	.+6      	; 0xace <isleapyear+0x68>
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	08 95       	ret
     acc:	81 e0       	ldi	r24, 0x01	; 1
}
     ace:	08 95       	ret

00000ad0 <__vector_9>:
//##############################
// Interrupt: TIMER2 OVERFLOW //
//##############################
// This interrupt can happen on every 1s or every 8s
ISR(TIMER2_OVF_vect, ISR_NOBLOCK)
{
     ad0:	78 94       	sei
     ad2:	1f 92       	push	r1
     ad4:	0f 92       	push	r0
     ad6:	0f b6       	in	r0, 0x3f	; 63
     ad8:	0f 92       	push	r0
     ada:	11 24       	eor	r1, r1
     adc:	af 92       	push	r10
     ade:	bf 92       	push	r11
     ae0:	cf 92       	push	r12
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	2f 93       	push	r18
     aee:	3f 93       	push	r19
     af0:	4f 93       	push	r20
     af2:	5f 93       	push	r21
     af4:	6f 93       	push	r22
     af6:	7f 93       	push	r23
     af8:	8f 93       	push	r24
     afa:	9f 93       	push	r25
     afc:	af 93       	push	r26
     afe:	bf 93       	push	r27
     b00:	ef 93       	push	r30
     b02:	ff 93       	push	r31
	rtc_busy = 1; // for sync
     b04:	81 e0       	ldi	r24, 0x01	; 1
     b06:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <__data_end>

	rtc_event = 1;
     b0a:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <rtc_event>

	uint8_t sec_step = 1;

	// RTC is normal, 1 second interval
	if(!rtc_slow_mode) {
     b0e:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
     b12:	88 23       	and	r24, r24
     b14:	11 f0       	breq	.+4      	; 0xb1a <__vector_9+0x4a>

		// TODO: do something every second?
	}
	// RTC advances on each 8 seconds
	else {
		sec_step = 8;
     b16:	e8 e0       	ldi	r30, 0x08	; 8
     b18:	01 c0       	rjmp	.+2      	; 0xb1c <__vector_9+0x4c>
{
	rtc_busy = 1; // for sync

	rtc_event = 1;

	uint8_t sec_step = 1;
     b1a:	e1 e0       	ldi	r30, 0x01	; 1
		sec_step = 8;

		// TODO: do something every 8 seconds?
	}

	RTC[TIME_S] += sec_step;
     b1c:	a0 e0       	ldi	r26, 0x00	; 0
     b1e:	b1 e0       	ldi	r27, 0x01	; 1
     b20:	15 96       	adiw	r26, 0x05	; 5
     b22:	8c 91       	ld	r24, X
     b24:	15 97       	sbiw	r26, 0x05	; 5
     b26:	8e 0f       	add	r24, r30
     b28:	15 96       	adiw	r26, 0x05	; 5
     b2a:	8c 93       	st	X, r24
	seconds_counter += sec_step; // seconds ticker, for global use
     b2c:	a0 90 2b 01 	lds	r10, 0x012B	; 0x80012b <seconds_counter>
     b30:	b0 90 2c 01 	lds	r11, 0x012C	; 0x80012c <seconds_counter+0x1>
     b34:	c0 90 2d 01 	lds	r12, 0x012D	; 0x80012d <seconds_counter+0x2>
     b38:	d0 90 2e 01 	lds	r13, 0x012E	; 0x80012e <seconds_counter+0x3>
     b3c:	e0 90 2f 01 	lds	r14, 0x012F	; 0x80012f <seconds_counter+0x4>
     b40:	f0 90 30 01 	lds	r15, 0x0130	; 0x800130 <seconds_counter+0x5>
     b44:	00 91 31 01 	lds	r16, 0x0131	; 0x800131 <seconds_counter+0x6>
     b48:	10 91 32 01 	lds	r17, 0x0132	; 0x800132 <seconds_counter+0x7>
     b4c:	2e 2f       	mov	r18, r30
     b4e:	30 e0       	ldi	r19, 0x00	; 0
     b50:	40 e0       	ldi	r20, 0x00	; 0
     b52:	50 e0       	ldi	r21, 0x00	; 0
     b54:	60 e0       	ldi	r22, 0x00	; 0
     b56:	70 e0       	ldi	r23, 0x00	; 0
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	90 e0       	ldi	r25, 0x00	; 0
     b5c:	0e 94 03 11 	call	0x2206	; 0x2206 <__adddi3>
     b60:	20 93 2b 01 	sts	0x012B, r18	; 0x80012b <seconds_counter>
     b64:	30 93 2c 01 	sts	0x012C, r19	; 0x80012c <seconds_counter+0x1>
     b68:	40 93 2d 01 	sts	0x012D, r20	; 0x80012d <seconds_counter+0x2>
     b6c:	50 93 2e 01 	sts	0x012E, r21	; 0x80012e <seconds_counter+0x3>
     b70:	60 93 2f 01 	sts	0x012F, r22	; 0x80012f <seconds_counter+0x4>
     b74:	70 93 30 01 	sts	0x0130, r23	; 0x800130 <seconds_counter+0x5>
     b78:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <seconds_counter+0x6>
     b7c:	90 93 32 01 	sts	0x0132, r25	; 0x800132 <seconds_counter+0x7>

	// measure charge time
	if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
     b80:	33 99       	sbic	0x06, 3	; 6
     b82:	14 c0       	rjmp	.+40     	; 0xbac <__vector_9+0xdc>
		charging_time_sec += sec_step;
     b84:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <charging_time_sec>
     b88:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <charging_time_sec+0x1>
     b8c:	a0 91 42 01 	lds	r26, 0x0142	; 0x800142 <charging_time_sec+0x2>
     b90:	b0 91 43 01 	lds	r27, 0x0143	; 0x800143 <charging_time_sec+0x3>
     b94:	8e 0f       	add	r24, r30
     b96:	91 1d       	adc	r25, r1
     b98:	a1 1d       	adc	r26, r1
     b9a:	b1 1d       	adc	r27, r1
     b9c:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <charging_time_sec>
     ba0:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <charging_time_sec+0x1>
     ba4:	a0 93 42 01 	sts	0x0142, r26	; 0x800142 <charging_time_sec+0x2>
     ba8:	b0 93 43 01 	sts	0x0143, r27	; 0x800143 <charging_time_sec+0x3>
	}

	// a minute!
	if(RTC[TIME_S] >= 60)
     bac:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <RTC+0x5>
     bb0:	8c 33       	cpi	r24, 0x3C	; 60
     bb2:	80 f1       	brcs	.+96     	; 0xc14 <__vector_9+0x144>
	{
		// correction if in slow mode
		if(rtc_slow_mode) {
     bb4:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
     bb8:	88 23       	and	r24, r24
     bba:	31 f0       	breq	.+12     	; 0xbc8 <__vector_9+0xf8>
			RTC[TIME_S] = RTC[TIME_S] - 60; // keep remainder!
     bbc:	e0 e0       	ldi	r30, 0x00	; 0
     bbe:	f1 e0       	ldi	r31, 0x01	; 1
     bc0:	85 81       	ldd	r24, Z+5	; 0x05
     bc2:	8c 53       	subi	r24, 0x3C	; 60
     bc4:	85 83       	std	Z+5, r24	; 0x05
     bc6:	02 c0       	rjmp	.+4      	; 0xbcc <__vector_9+0xfc>
		}
		// normal
		else {
			RTC[TIME_S] = 0;
     bc8:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <RTC+0x5>
		}

		RTC[TIME_M]++;
     bcc:	e0 e0       	ldi	r30, 0x00	; 0
     bce:	f1 e0       	ldi	r31, 0x01	; 1
     bd0:	84 81       	ldd	r24, Z+4	; 0x04
     bd2:	8f 5f       	subi	r24, 0xFF	; 255
     bd4:	84 83       	std	Z+4, r24	; 0x04

		// TODO: do something every minute?
		if(telemetry_timer_min) telemetry_timer_min--;
     bd6:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
     bda:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
     bde:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
     be2:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
     be6:	89 2b       	or	r24, r25
     be8:	8a 2b       	or	r24, r26
     bea:	8b 2b       	or	r24, r27
     bec:	99 f0       	breq	.+38     	; 0xc14 <__vector_9+0x144>
     bee:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
     bf2:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
     bf6:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
     bfa:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
     bfe:	01 97       	sbiw	r24, 0x01	; 1
     c00:	a1 09       	sbc	r26, r1
     c02:	b1 09       	sbc	r27, r1
     c04:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <telemetry_timer_min>
     c08:	90 93 35 01 	sts	0x0135, r25	; 0x800135 <telemetry_timer_min+0x1>
     c0c:	a0 93 36 01 	sts	0x0136, r26	; 0x800136 <telemetry_timer_min+0x2>
     c10:	b0 93 37 01 	sts	0x0137, r27	; 0x800137 <telemetry_timer_min+0x3>

	} // if(RTC[TIME_S] >= 60)

	// an hour...
	if(RTC[TIME_M] >= 60)
     c14:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <RTC+0x4>
     c18:	8c 33       	cpi	r24, 0x3C	; 60
     c1a:	30 f0       	brcs	.+12     	; 0xc28 <__vector_9+0x158>
	{
		RTC[TIME_M] = 0;
     c1c:	e0 e0       	ldi	r30, 0x00	; 0
     c1e:	f1 e0       	ldi	r31, 0x01	; 1
     c20:	14 82       	std	Z+4, r1	; 0x04
		RTC[TIME_H]++;
     c22:	83 81       	ldd	r24, Z+3	; 0x03
     c24:	8f 5f       	subi	r24, 0xFF	; 255
     c26:	83 83       	std	Z+3, r24	; 0x03

		// TODO: do something every hour
	}

	// a day....
	if(RTC[TIME_H] >= 24)
     c28:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <RTC+0x3>
     c2c:	88 31       	cpi	r24, 0x18	; 24
     c2e:	78 f0       	brcs	.+30     	; 0xc4e <__vector_9+0x17e>
	{
		RTC[TIME_H] = 0;
     c30:	e0 e0       	ldi	r30, 0x00	; 0
     c32:	f1 e0       	ldi	r31, 0x01	; 1
     c34:	13 82       	std	Z+3, r1	; 0x03
		RTC[DATE_D]++;
     c36:	82 81       	ldd	r24, Z+2	; 0x02
     c38:	8f 5f       	subi	r24, 0xFF	; 255
     c3a:	82 83       	std	Z+2, r24	; 0x02

		// advance weekday
		RTC[DATE_W]++;
     c3c:	86 81       	ldd	r24, Z+6	; 0x06
     c3e:	8f 5f       	subi	r24, 0xFF	; 255
     c40:	86 83       	std	Z+6, r24	; 0x06
		if(RTC[DATE_W] > 7)
     c42:	86 81       	ldd	r24, Z+6	; 0x06
     c44:	88 30       	cpi	r24, 0x08	; 8
     c46:	18 f0       	brcs	.+6      	; 0xc4e <__vector_9+0x17e>
		{
			RTC[DATE_W] = 1;
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <RTC+0x6>
		}
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
     c4e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
			RTC[DATE_W] = 1;
		}
	}

	// a full month with leap year checking!
	if(
     c52:	80 32       	cpi	r24, 0x20	; 32
     c54:	68 f5       	brcc	.+90     	; 0xcb0 <__vector_9+0x1e0>
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
     c56:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
     c5a:	8f 31       	cpi	r24, 0x1F	; 31
     c5c:	81 f4       	brne	.+32     	; 0xc7e <__vector_9+0x1ae>
			(RTC[DATE_D] == 31)
			&& (
				(RTC[DATE_M] == 4)
     c5e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
			&& (
     c62:	84 30       	cpi	r24, 0x04	; 4
     c64:	29 f1       	breq	.+74     	; 0xcb0 <__vector_9+0x1e0>
				(RTC[DATE_M] == 4)
				|| (RTC[DATE_M] == 6)
     c66:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     c6a:	86 30       	cpi	r24, 0x06	; 6
     c6c:	09 f1       	breq	.+66     	; 0xcb0 <__vector_9+0x1e0>
				|| (RTC[DATE_M] == 9)
     c6e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     c72:	89 30       	cpi	r24, 0x09	; 9
     c74:	e9 f0       	breq	.+58     	; 0xcb0 <__vector_9+0x1e0>
				|| (RTC[DATE_M] == 11)
     c76:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     c7a:	8b 30       	cpi	r24, 0x0B	; 11
     c7c:	c9 f0       	breq	.+50     	; 0xcb0 <__vector_9+0x1e0>
				)
		)
		|| (
			(RTC[DATE_D] == 30)
     c7e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
				|| (RTC[DATE_M] == 6)
				|| (RTC[DATE_M] == 9)
				|| (RTC[DATE_M] == 11)
				)
		)
		|| (
     c82:	8e 31       	cpi	r24, 0x1E	; 30
     c84:	21 f4       	brne	.+8      	; 0xc8e <__vector_9+0x1be>
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
     c86:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     c8a:	82 30       	cpi	r24, 0x02	; 2
     c8c:	89 f0       	breq	.+34     	; 0xcb0 <__vector_9+0x1e0>
		)
		|| (
			(RTC[DATE_D] == 29)
     c8e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
		)
		|| (
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
		)
		|| (
     c92:	8d 31       	cpi	r24, 0x1D	; 29
     c94:	a1 f4       	brne	.+40     	; 0xcbe <__vector_9+0x1ee>
			(RTC[DATE_D] == 29)
			&& (RTC[DATE_M] == 2)
     c96:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     c9a:	82 30       	cpi	r24, 0x02	; 2
     c9c:	81 f4       	brne	.+32     	; 0xcbe <__vector_9+0x1ee>
			&& !isleapyear(2000+RTC[DATE_Y])
     c9e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <RTC>
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	80 53       	subi	r24, 0x30	; 48
     ca6:	98 4f       	sbci	r25, 0xF8	; 248
     ca8:	0e 94 33 05 	call	0xa66	; 0xa66 <isleapyear>
     cac:	81 11       	cpse	r24, r1
     cae:	07 c0       	rjmp	.+14     	; 0xcbe <__vector_9+0x1ee>
		)
	)
	{
		RTC[DATE_D] = 1;
     cb0:	e0 e0       	ldi	r30, 0x00	; 0
     cb2:	f1 e0       	ldi	r31, 0x01	; 1
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	82 83       	std	Z+2, r24	; 0x02
		RTC[DATE_M]++;
     cb8:	81 81       	ldd	r24, Z+1	; 0x01
     cba:	8f 5f       	subi	r24, 0xFF	; 255
     cbc:	81 83       	std	Z+1, r24	; 0x01
	}

	// HAPPY NEW YEAR!
	if(RTC[DATE_M] >= 13)
     cbe:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     cc2:	8d 30       	cpi	r24, 0x0D	; 13
     cc4:	38 f0       	brcs	.+14     	; 0xcd4 <__vector_9+0x204>
	{
		RTC[DATE_Y]++;
     cc6:	e0 e0       	ldi	r30, 0x00	; 0
     cc8:	f1 e0       	ldi	r31, 0x01	; 1
     cca:	80 81       	ld	r24, Z
     ccc:	8f 5f       	subi	r24, 0xFF	; 255
     cce:	80 83       	st	Z, r24
		RTC[DATE_M] = 1;
     cd0:	81 e0       	ldi	r24, 0x01	; 1
     cd2:	81 83       	std	Z+1, r24	; 0x01
	}

	rtc_busy = 0; // for sync
     cd4:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <__data_end>
}
     cd8:	ff 91       	pop	r31
     cda:	ef 91       	pop	r30
     cdc:	bf 91       	pop	r27
     cde:	af 91       	pop	r26
     ce0:	9f 91       	pop	r25
     ce2:	8f 91       	pop	r24
     ce4:	7f 91       	pop	r23
     ce6:	6f 91       	pop	r22
     ce8:	5f 91       	pop	r21
     cea:	4f 91       	pop	r20
     cec:	3f 91       	pop	r19
     cee:	2f 91       	pop	r18
     cf0:	1f 91       	pop	r17
     cf2:	0f 91       	pop	r16
     cf4:	ff 90       	pop	r15
     cf6:	ef 90       	pop	r14
     cf8:	df 90       	pop	r13
     cfa:	cf 90       	pop	r12
     cfc:	bf 90       	pop	r11
     cfe:	af 90       	pop	r10
     d00:	0f 90       	pop	r0
     d02:	0f be       	out	0x3f, r0	; 63
     d04:	0f 90       	pop	r0
     d06:	1f 90       	pop	r1
     d08:	18 95       	reti

00000d0a <read_adc_mv>:
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, double Rup, double Rdn, uint8_t how_many)
{
     d0a:	2f 92       	push	r2
     d0c:	3f 92       	push	r3
     d0e:	4f 92       	push	r4
     d10:	5f 92       	push	r5
     d12:	6f 92       	push	r6
     d14:	7f 92       	push	r7
     d16:	8f 92       	push	r8
     d18:	9f 92       	push	r9
     d1a:	af 92       	push	r10
     d1c:	bf 92       	push	r11
     d1e:	cf 92       	push	r12
     d20:	df 92       	push	r13
     d22:	ef 92       	push	r14
     d24:	ff 92       	push	r15
     d26:	0f 93       	push	r16
     d28:	1f 93       	push	r17
     d2a:	cf 93       	push	r28
     d2c:	df 93       	push	r29
     d2e:	cd b7       	in	r28, 0x3d	; 61
     d30:	de b7       	in	r29, 0x3e	; 62
     d32:	2c 97       	sbiw	r28, 0x0c	; 12
     d34:	0f b6       	in	r0, 0x3f	; 63
     d36:	f8 94       	cli
     d38:	de bf       	out	0x3e, r29	; 62
     d3a:	0f be       	out	0x3f, r0	; 63
     d3c:	cd bf       	out	0x3d, r28	; 61
     d3e:	4d 83       	std	Y+5, r20	; 0x05
     d40:	5e 83       	std	Y+6, r21	; 0x06
     d42:	6f 83       	std	Y+7, r22	; 0x07
     d44:	78 87       	std	Y+8, r23	; 0x08
     d46:	09 83       	std	Y+1, r16	; 0x01
     d48:	1a 83       	std	Y+2, r17	; 0x02
     d4a:	2b 83       	std	Y+3, r18	; 0x03
     d4c:	3c 83       	std	Y+4, r19	; 0x04
     d4e:	4e 2c       	mov	r4, r14
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     d50:	e1 10       	cpse	r14, r1
     d52:	71 c0       	rjmp	.+226    	; 0xe36 <read_adc_mv+0x12c>
     d54:	44 24       	eor	r4, r4
     d56:	43 94       	inc	r4
     d58:	6e c0       	rjmp	.+220    	; 0xe36 <read_adc_mv+0x12c>

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     d5a:	80 81       	ld	r24, Z
     d5c:	80 64       	ori	r24, 0x40	; 64
     d5e:	80 83       	st	Z, r24
     d60:	9a 85       	ldd	r25, Y+10	; 0x0a
     d62:	29 85       	ldd	r18, Y+9	; 0x09
     d64:	bb 85       	ldd	r27, Y+11	; 0x0b
     d66:	ac 85       	ldd	r26, Y+12	; 0x0c

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));
     d68:	80 81       	ld	r24, Z
     d6a:	86 fd       	sbrc	r24, 6
     d6c:	fd cf       	rjmp	.-6      	; 0xd68 <read_adc_mv+0x5e>
     d6e:	9a 87       	std	Y+10, r25	; 0x0a
     d70:	29 87       	std	Y+9, r18	; 0x09
     d72:	bb 87       	std	Y+11, r27	; 0x0b
     d74:	ac 87       	std	Y+12, r26	; 0x0c

		// Sum the current voltage
		volt_sum += ADCW;
     d76:	d1 01       	movw	r26, r2
     d78:	8d 90       	ld	r8, X+
     d7a:	9c 90       	ld	r9, X
     d7c:	28 2d       	mov	r18, r8
     d7e:	39 2d       	mov	r19, r9
     d80:	40 e0       	ldi	r20, 0x00	; 0
     d82:	50 e0       	ldi	r21, 0x00	; 0
     d84:	60 e0       	ldi	r22, 0x00	; 0
     d86:	70 e0       	ldi	r23, 0x00	; 0
     d88:	80 e0       	ldi	r24, 0x00	; 0
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	a7 2c       	mov	r10, r7
     d8e:	b5 2c       	mov	r11, r5
     d90:	ca 84       	ldd	r12, Y+10	; 0x0a
     d92:	d9 84       	ldd	r13, Y+9	; 0x09
     d94:	eb 84       	ldd	r14, Y+11	; 0x0b
     d96:	fc 84       	ldd	r15, Y+12	; 0x0c
     d98:	0e 94 03 11 	call	0x2206	; 0x2206 <__adddi3>
     d9c:	72 2e       	mov	r7, r18
     d9e:	53 2e       	mov	r5, r19
     da0:	4a 87       	std	Y+10, r20	; 0x0a
     da2:	59 87       	std	Y+9, r21	; 0x09
     da4:	6b 87       	std	Y+11, r22	; 0x0b
     da6:	7c 87       	std	Y+12, r23	; 0x0c
     da8:	08 2f       	mov	r16, r24
     daa:	19 2f       	mov	r17, r25

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     dac:	63 94       	inc	r6
     dae:	64 14       	cp	r6, r4
     db0:	a0 f2       	brcs	.-88     	; 0xd5a <read_adc_mv+0x50>
		volt_sum += ADCW;
	}
	volt_sum /= how_many;

	// convert from 0..1023 to 0..Vref
	double adc_voltage = (3300.0f / 1024.0f) * (double)volt_sum;
     db2:	a4 2c       	mov	r10, r4
     db4:	b1 2c       	mov	r11, r1
     db6:	c1 2c       	mov	r12, r1
     db8:	d1 2c       	mov	r13, r1
     dba:	e1 2c       	mov	r14, r1
     dbc:	f1 2c       	mov	r15, r1
     dbe:	00 e0       	ldi	r16, 0x00	; 0
     dc0:	10 e0       	ldi	r17, 0x00	; 0
     dc2:	27 2d       	mov	r18, r7
     dc4:	0e 94 1d 10 	call	0x203a	; 0x203a <__udivdi3>
     dc8:	0e 94 48 0b 	call	0x1690	; 0x1690 <__floatundisf>
     dcc:	20 e0       	ldi	r18, 0x00	; 0
     dce:	30 e4       	ldi	r19, 0x40	; 64
     dd0:	4e e4       	ldi	r20, 0x4E	; 78
     dd2:	50 e4       	ldi	r21, 0x40	; 64
     dd4:	0e 94 00 0c 	call	0x1800	; 0x1800 <__mulsf3>
     dd8:	06 2f       	mov	r16, r22
     dda:	17 2f       	mov	r17, r23
     ddc:	8a 87       	std	Y+10, r24	; 0x0a
     dde:	99 87       	std	Y+9, r25	; 0x09

	// no voltage divider connected
	if(Rdn == 0) {
     de0:	20 e0       	ldi	r18, 0x00	; 0
     de2:	30 e0       	ldi	r19, 0x00	; 0
     de4:	a9 01       	movw	r20, r18
     de6:	69 81       	ldd	r22, Y+1	; 0x01
     de8:	7a 81       	ldd	r23, Y+2	; 0x02
     dea:	8b 81       	ldd	r24, Y+3	; 0x03
     dec:	9c 81       	ldd	r25, Y+4	; 0x04
     dee:	0e 94 d1 0a 	call	0x15a2	; 0x15a2 <__cmpsf2>
     df2:	88 23       	and	r24, r24
     df4:	d9 f0       	breq	.+54     	; 0xe2c <read_adc_mv+0x122>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return (adc_voltage * ((Rup + Rdn)/Rdn));
     df6:	2d 81       	ldd	r18, Y+5	; 0x05
     df8:	3e 81       	ldd	r19, Y+6	; 0x06
     dfa:	4f 81       	ldd	r20, Y+7	; 0x07
     dfc:	58 85       	ldd	r21, Y+8	; 0x08
     dfe:	69 81       	ldd	r22, Y+1	; 0x01
     e00:	7a 81       	ldd	r23, Y+2	; 0x02
     e02:	8b 81       	ldd	r24, Y+3	; 0x03
     e04:	9c 81       	ldd	r25, Y+4	; 0x04
     e06:	0e 94 65 0a 	call	0x14ca	; 0x14ca <__addsf3>
     e0a:	29 81       	ldd	r18, Y+1	; 0x01
     e0c:	3a 81       	ldd	r19, Y+2	; 0x02
     e0e:	4b 81       	ldd	r20, Y+3	; 0x03
     e10:	5c 81       	ldd	r21, Y+4	; 0x04
     e12:	0e 94 d6 0a 	call	0x15ac	; 0x15ac <__divsf3>
     e16:	20 2f       	mov	r18, r16
     e18:	31 2f       	mov	r19, r17
     e1a:	4a 85       	ldd	r20, Y+10	; 0x0a
     e1c:	59 85       	ldd	r21, Y+9	; 0x09
     e1e:	0e 94 00 0c 	call	0x1800	; 0x1800 <__mulsf3>
     e22:	06 2f       	mov	r16, r22
     e24:	17 2f       	mov	r17, r23
     e26:	8d 83       	std	Y+5, r24	; 0x05
     e28:	99 83       	std	Y+1, r25	; 0x01
     e2a:	21 c0       	rjmp	.+66     	; 0xe6e <read_adc_mv+0x164>
	// convert from 0..1023 to 0..Vref
	double adc_voltage = (3300.0f / 1024.0f) * (double)volt_sum;

	// no voltage divider connected
	if(Rdn == 0) {
		return adc_voltage;
     e2c:	ba 85       	ldd	r27, Y+10	; 0x0a
     e2e:	bd 83       	std	Y+5, r27	; 0x05
     e30:	89 85       	ldd	r24, Y+9	; 0x09
     e32:	89 83       	std	Y+1, r24	; 0x01
     e34:	1c c0       	rjmp	.+56     	; 0xe6e <read_adc_mv+0x164>
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;

	// set ADMUX channel and reference voltage
	ADMUX = admux_val;
     e36:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>

	// initialize the ADC circuit
	ADCSRA = _BV(ADEN) | _BV(ADPS2) | _BV(ADPS1); 		// enabled, division factor: 64
     e3a:	86 e8       	ldi	r24, 0x86	; 134
     e3c:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__DATA_REGION_ORIGIN__+0x1a>

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;
     e40:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>
     e44:	71 2c       	mov	r7, r1
     e46:	40 e0       	ldi	r20, 0x00	; 0
     e48:	50 e0       	ldi	r21, 0x00	; 0
     e4a:	b0 e0       	ldi	r27, 0x00	; 0
     e4c:	a0 e0       	ldi	r26, 0x00	; 0
     e4e:	51 2c       	mov	r5, r1
     e50:	61 2c       	mov	r6, r1

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     e52:	ea e7       	ldi	r30, 0x7A	; 122
     e54:	f0 e0       	ldi	r31, 0x00	; 0

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));

		// Sum the current voltage
		volt_sum += ADCW;
     e56:	0f 2e       	mov	r0, r31
     e58:	f8 e7       	ldi	r31, 0x78	; 120
     e5a:	2f 2e       	mov	r2, r31
     e5c:	31 2c       	mov	r3, r1
     e5e:	f0 2d       	mov	r31, r0
     e60:	4a 87       	std	Y+10, r20	; 0x0a
     e62:	59 87       	std	Y+9, r21	; 0x09
     e64:	bb 87       	std	Y+11, r27	; 0x0b
     e66:	ac 87       	std	Y+12, r26	; 0x0c
     e68:	05 2d       	mov	r16, r5
     e6a:	16 2d       	mov	r17, r6
     e6c:	76 cf       	rjmp	.-276    	; 0xd5a <read_adc_mv+0x50>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return (adc_voltage * ((Rup + Rdn)/Rdn));
}
     e6e:	60 2f       	mov	r22, r16
     e70:	71 2f       	mov	r23, r17
     e72:	8d 81       	ldd	r24, Y+5	; 0x05
     e74:	99 81       	ldd	r25, Y+1	; 0x01
     e76:	2c 96       	adiw	r28, 0x0c	; 12
     e78:	0f b6       	in	r0, 0x3f	; 63
     e7a:	f8 94       	cli
     e7c:	de bf       	out	0x3e, r29	; 62
     e7e:	0f be       	out	0x3f, r0	; 63
     e80:	cd bf       	out	0x3d, r28	; 61
     e82:	df 91       	pop	r29
     e84:	cf 91       	pop	r28
     e86:	1f 91       	pop	r17
     e88:	0f 91       	pop	r16
     e8a:	ff 90       	pop	r15
     e8c:	ef 90       	pop	r14
     e8e:	df 90       	pop	r13
     e90:	cf 90       	pop	r12
     e92:	bf 90       	pop	r11
     e94:	af 90       	pop	r10
     e96:	9f 90       	pop	r9
     e98:	8f 90       	pop	r8
     e9a:	7f 90       	pop	r7
     e9c:	6f 90       	pop	r6
     e9e:	5f 90       	pop	r5
     ea0:	4f 90       	pop	r4
     ea2:	3f 90       	pop	r3
     ea4:	2f 90       	pop	r2
     ea6:	08 95       	ret

00000ea8 <read_temperature>:
	else {
		TCCR2B &= ~(1<<CS21);
	}
}

double read_temperature() {
     ea8:	ef 92       	push	r14
     eaa:	0f 93       	push	r16
     eac:	1f 93       	push	r17
	setHigh(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     eae:	40 9a       	sbi	0x08, 0	; 8
	delay_builtin_ms_(5);
     eb0:	85 e0       	ldi	r24, 0x05	; 5
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>

	double adc = read_adc_mv(TEMP_C_ADMUX_VAL, 0, 0, 16);
     eb8:	68 94       	set
     eba:	ee 24       	eor	r14, r14
     ebc:	e4 f8       	bld	r14, 4
     ebe:	00 e0       	ldi	r16, 0x00	; 0
     ec0:	10 e0       	ldi	r17, 0x00	; 0
     ec2:	98 01       	movw	r18, r16
     ec4:	b9 01       	movw	r22, r18
     ec6:	a8 01       	movw	r20, r16
     ec8:	82 e0       	ldi	r24, 0x02	; 2
     eca:	0e 94 85 06 	call	0xd0a	; 0xd0a <read_adc_mv>

	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     ece:	40 98       	cbi	0x08, 0	; 8

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
     ed0:	20 e0       	ldi	r18, 0x00	; 0
     ed2:	30 e0       	ldi	r19, 0x00	; 0
     ed4:	48 ec       	ldi	r20, 0xC8	; 200
     ed6:	52 e4       	ldi	r21, 0x42	; 66
     ed8:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <__subsf3>
     edc:	20 e0       	ldi	r18, 0x00	; 0
     ede:	30 e0       	ldi	r19, 0x00	; 0
     ee0:	40 e2       	ldi	r20, 0x20	; 32
     ee2:	51 e4       	ldi	r21, 0x41	; 65
     ee4:	0e 94 d6 0a 	call	0x15ac	; 0x15ac <__divsf3>
     ee8:	20 e0       	ldi	r18, 0x00	; 0
     eea:	30 e0       	ldi	r19, 0x00	; 0
     eec:	40 e2       	ldi	r20, 0x20	; 32
     eee:	52 e4       	ldi	r21, 0x42	; 66
     ef0:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <__subsf3>
}
     ef4:	1f 91       	pop	r17
     ef6:	0f 91       	pop	r16
     ef8:	ef 90       	pop	r14
     efa:	08 95       	ret

00000efc <read_solar_volt>:

double read_solar_volt() {
     efc:	ef 92       	push	r14
     efe:	0f 93       	push	r16
     f00:	1f 93       	push	r17
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000.0, 47000.0, 16);
     f02:	68 94       	set
     f04:	ee 24       	eor	r14, r14
     f06:	e4 f8       	bld	r14, 4
     f08:	00 e0       	ldi	r16, 0x00	; 0
     f0a:	18 e9       	ldi	r17, 0x98	; 152
     f0c:	27 e3       	ldi	r18, 0x37	; 55
     f0e:	37 e4       	ldi	r19, 0x47	; 71
     f10:	b9 01       	movw	r22, r18
     f12:	a8 01       	movw	r20, r16
     f14:	85 e0       	ldi	r24, 0x05	; 5
     f16:	0e 94 85 06 	call	0xd0a	; 0xd0a <read_adc_mv>
}
     f1a:	1f 91       	pop	r17
     f1c:	0f 91       	pop	r16
     f1e:	ef 90       	pop	r14
     f20:	08 95       	ret

00000f22 <read_boost_volt>:

double read_boost_volt() {
     f22:	ef 92       	push	r14
     f24:	0f 93       	push	r16
     f26:	1f 93       	push	r17
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000.0, 47000.0, 16);
     f28:	68 94       	set
     f2a:	ee 24       	eor	r14, r14
     f2c:	e4 f8       	bld	r14, 4
     f2e:	00 e0       	ldi	r16, 0x00	; 0
     f30:	18 e9       	ldi	r17, 0x98	; 152
     f32:	27 e3       	ldi	r18, 0x37	; 55
     f34:	37 e4       	ldi	r19, 0x47	; 71
     f36:	b9 01       	movw	r22, r18
     f38:	a8 01       	movw	r20, r16
     f3a:	84 e0       	ldi	r24, 0x04	; 4
     f3c:	0e 94 85 06 	call	0xd0a	; 0xd0a <read_adc_mv>
}
     f40:	1f 91       	pop	r17
     f42:	0f 91       	pop	r16
     f44:	ef 90       	pop	r14
     f46:	08 95       	ret

00000f48 <read_batt_volt>:

double read_batt_volt() {
     f48:	ef 92       	push	r14
     f4a:	0f 93       	push	r16
     f4c:	1f 93       	push	r17
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000.0, 100000.0, 16);
     f4e:	68 94       	set
     f50:	ee 24       	eor	r14, r14
     f52:	e4 f8       	bld	r14, 4
     f54:	00 e0       	ldi	r16, 0x00	; 0
     f56:	10 e5       	ldi	r17, 0x50	; 80
     f58:	23 ec       	ldi	r18, 0xC3	; 195
     f5a:	37 e4       	ldi	r19, 0x47	; 71
     f5c:	40 e0       	ldi	r20, 0x00	; 0
     f5e:	58 e9       	ldi	r21, 0x98	; 152
     f60:	67 e3       	ldi	r22, 0x37	; 55
     f62:	77 e4       	ldi	r23, 0x47	; 71
     f64:	86 e0       	ldi	r24, 0x06	; 6
     f66:	0e 94 85 06 	call	0xd0a	; 0xd0a <read_adc_mv>
}
     f6a:	1f 91       	pop	r17
     f6c:	0f 91       	pop	r16
     f6e:	ef 90       	pop	r14
     f70:	08 95       	ret

00000f72 <send_telemetry>:
volatile uint8_t bools[BOOL_BANK_SIZE] = { 0, 0 }; 				// 8 global boolean values per BOOL_BANK_SIZE
volatile uint8_t rtc_slow_mode = 0;
volatile uint64_t seconds_counter = 0;
volatile uint8_t rtc_busy = 0;

void send_telemetry() {
     f72:	2f 92       	push	r2
     f74:	3f 92       	push	r3
     f76:	4f 92       	push	r4
     f78:	5f 92       	push	r5
     f7a:	6f 92       	push	r6
     f7c:	7f 92       	push	r7
     f7e:	8f 92       	push	r8
     f80:	9f 92       	push	r9
     f82:	af 92       	push	r10
     f84:	bf 92       	push	r11
     f86:	ff 92       	push	r15
     f88:	0f 93       	push	r16
     f8a:	1f 93       	push	r17
     f8c:	cf 93       	push	r28
     f8e:	df 93       	push	r29
     f90:	cd b7       	in	r28, 0x3d	; 61
     f92:	de b7       	in	r29, 0x3e	; 62
     f94:	6e 97       	sbiw	r28, 0x1e	; 30
     f96:	0f b6       	in	r0, 0x3f	; 63
     f98:	f8 94       	cli
     f9a:	de bf       	out	0x3e, r29	; 62
     f9c:	0f be       	out	0x3f, r0	; 63
     f9e:	cd bf       	out	0x3d, r28	; 61
	double solar_volt = read_solar_volt();
     fa0:	0e 94 7e 07 	call	0xefc	; 0xefc <read_solar_volt>
     fa4:	6b 8f       	std	Y+27, r22	; 0x1b
     fa6:	7c 8f       	std	Y+28, r23	; 0x1c
     fa8:	8d 8f       	std	Y+29, r24	; 0x1d
     faa:	9e 8f       	std	Y+30, r25	; 0x1e
	double boost_volt = read_boost_volt();
     fac:	0e 94 91 07 	call	0xf22	; 0xf22 <read_boost_volt>
     fb0:	4b 01       	movw	r8, r22
     fb2:	5c 01       	movw	r10, r24
	double batt_volt = read_batt_volt();
     fb4:	0e 94 a4 07 	call	0xf48	; 0xf48 <read_batt_volt>
     fb8:	2b 01       	movw	r4, r22
     fba:	3c 01       	movw	r6, r24
	double temperature = read_temperature();
     fbc:	0e 94 54 07 	call	0xea8	; 0xea8 <read_temperature>
     fc0:	f6 2e       	mov	r15, r22
     fc2:	07 2f       	mov	r16, r23
     fc4:	38 2e       	mov	r3, r24
     fc6:	29 2e       	mov	r2, r25
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
     fc8:	33 99       	sbic	0x06, 3	; 6
     fca:	02 c0       	rjmp	.+4      	; 0xfd0 <send_telemetry+0x5e>
     fcc:	13 e4       	ldi	r17, 0x43	; 67
     fce:	01 c0       	rjmp	.+2      	; 0xfd2 <send_telemetry+0x60>
	//		4.1=battery voltage
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
     fd0:	1e e4       	ldi	r17, 0x4E	; 78
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';

	uint16_t charging_time_min = charging_time_sec / 60;
     fd2:	60 91 40 01 	lds	r22, 0x0140	; 0x800140 <charging_time_sec>
     fd6:	70 91 41 01 	lds	r23, 0x0141	; 0x800141 <charging_time_sec+0x1>
     fda:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <charging_time_sec+0x2>
     fde:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <charging_time_sec+0x3>
     fe2:	2c e3       	ldi	r18, 0x3C	; 60
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	40 e0       	ldi	r20, 0x00	; 0
     fe8:	50 e0       	ldi	r21, 0x00	; 0
     fea:	0e 94 ea 0f 	call	0x1fd4	; 0x1fd4 <__udivmodsi4>
	if(charging_time_min > 999) charging_time_min = 999;

	uint8_t param[26];
	sprintf((char *)param, "%c#%.1f#%.1f#%.1f#%.0f#%d#%d#$", charging_or_not, solar_volt/1000.0, boost_volt/1000.0, batt_volt/1000.0, temperature, hacking_attempts_cnt, charging_time_min);
     fee:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <hacking_attempts_cnt>
     ff2:	28 3e       	cpi	r18, 0xE8	; 232
     ff4:	93 e0       	ldi	r25, 0x03	; 3
     ff6:	39 07       	cpc	r19, r25
     ff8:	10 f0       	brcs	.+4      	; 0xffe <send_telemetry+0x8c>
     ffa:	27 ee       	ldi	r18, 0xE7	; 231
     ffc:	33 e0       	ldi	r19, 0x03	; 3
     ffe:	3f 93       	push	r19
    1000:	2f 93       	push	r18
    1002:	1f 92       	push	r1
    1004:	8f 93       	push	r24
    1006:	2f 92       	push	r2
    1008:	3f 92       	push	r3
    100a:	0f 93       	push	r16
    100c:	ff 92       	push	r15
    100e:	20 e0       	ldi	r18, 0x00	; 0
    1010:	30 e0       	ldi	r19, 0x00	; 0
    1012:	4a e7       	ldi	r20, 0x7A	; 122
    1014:	54 e4       	ldi	r21, 0x44	; 68
    1016:	c3 01       	movw	r24, r6
    1018:	b2 01       	movw	r22, r4
    101a:	0e 94 d6 0a 	call	0x15ac	; 0x15ac <__divsf3>
    101e:	9f 93       	push	r25
    1020:	8f 93       	push	r24
    1022:	7f 93       	push	r23
    1024:	6f 93       	push	r22
    1026:	20 e0       	ldi	r18, 0x00	; 0
    1028:	30 e0       	ldi	r19, 0x00	; 0
    102a:	4a e7       	ldi	r20, 0x7A	; 122
    102c:	54 e4       	ldi	r21, 0x44	; 68
    102e:	c5 01       	movw	r24, r10
    1030:	b4 01       	movw	r22, r8
    1032:	0e 94 d6 0a 	call	0x15ac	; 0x15ac <__divsf3>
    1036:	9f 93       	push	r25
    1038:	8f 93       	push	r24
    103a:	7f 93       	push	r23
    103c:	6f 93       	push	r22
    103e:	20 e0       	ldi	r18, 0x00	; 0
    1040:	30 e0       	ldi	r19, 0x00	; 0
    1042:	4a e7       	ldi	r20, 0x7A	; 122
    1044:	54 e4       	ldi	r21, 0x44	; 68
    1046:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1048:	7c 8d       	ldd	r23, Y+28	; 0x1c
    104a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    104c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    104e:	0e 94 d6 0a 	call	0x15ac	; 0x15ac <__divsf3>
    1052:	9f 93       	push	r25
    1054:	8f 93       	push	r24
    1056:	7f 93       	push	r23
    1058:	6f 93       	push	r22
    105a:	1f 92       	push	r1
    105c:	1f 93       	push	r17
    105e:	8b e0       	ldi	r24, 0x0B	; 11
    1060:	91 e0       	ldi	r25, 0x01	; 1
    1062:	9f 93       	push	r25
    1064:	8f 93       	push	r24
    1066:	8e 01       	movw	r16, r28
    1068:	0f 5f       	subi	r16, 0xFF	; 255
    106a:	1f 4f       	sbci	r17, 0xFF	; 255
    106c:	1f 93       	push	r17
    106e:	0f 93       	push	r16
    1070:	0e 94 4b 12 	call	0x2496	; 0x2496 <sprintf>

	send_command(RF_CMD_TELEDATA, param, 26);
    1074:	4a e1       	ldi	r20, 0x1A	; 26
    1076:	b8 01       	movw	r22, r16
    1078:	86 e0       	ldi	r24, 0x06	; 6
    107a:	98 e7       	ldi	r25, 0x78	; 120
    107c:	0e 94 bc 03 	call	0x778	; 0x778 <send_command>

	hacking_attempts_cnt = 0; // we can clear this one now
    1080:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <hacking_attempts_cnt>
}
    1084:	0f b6       	in	r0, 0x3f	; 63
    1086:	f8 94       	cli
    1088:	de bf       	out	0x3e, r29	; 62
    108a:	0f be       	out	0x3f, r0	; 63
    108c:	cd bf       	out	0x3d, r28	; 61
    108e:	6e 96       	adiw	r28, 0x1e	; 30
    1090:	0f b6       	in	r0, 0x3f	; 63
    1092:	f8 94       	cli
    1094:	de bf       	out	0x3e, r29	; 62
    1096:	0f be       	out	0x3f, r0	; 63
    1098:	cd bf       	out	0x3d, r28	; 61
    109a:	df 91       	pop	r29
    109c:	cf 91       	pop	r28
    109e:	1f 91       	pop	r17
    10a0:	0f 91       	pop	r16
    10a2:	ff 90       	pop	r15
    10a4:	bf 90       	pop	r11
    10a6:	af 90       	pop	r10
    10a8:	9f 90       	pop	r9
    10aa:	8f 90       	pop	r8
    10ac:	7f 90       	pop	r7
    10ae:	6f 90       	pop	r6
    10b0:	5f 90       	pop	r5
    10b2:	4f 90       	pop	r4
    10b4:	3f 90       	pop	r3
    10b6:	2f 90       	pop	r2
    10b8:	08 95       	ret

000010ba <next_within_window>:
}

// this looks stupid
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
    10ba:	46 0f       	add	r20, r22
    10bc:	57 1f       	adc	r21, r23
    10be:	64 17       	cp	r22, r20
    10c0:	75 07       	cpc	r23, r21
    10c2:	48 f4       	brcc	.+18     	; 0x10d6 <next_within_window+0x1c>
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
    10c4:	68 17       	cp	r22, r24
    10c6:	79 07       	cpc	r23, r25
    10c8:	78 f4       	brcc	.+30     	; 0x10e8 <next_within_window+0x2e>
			return 1;
    10ca:	21 e0       	ldi	r18, 0x01	; 1
    10cc:	48 17       	cp	r20, r24
    10ce:	59 07       	cpc	r21, r25
    10d0:	70 f4       	brcc	.+28     	; 0x10ee <next_within_window+0x34>
    10d2:	20 e0       	ldi	r18, 0x00	; 0
    10d4:	0c c0       	rjmp	.+24     	; 0x10ee <next_within_window+0x34>
		}
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
    10d6:	68 17       	cp	r22, r24
    10d8:	79 07       	cpc	r23, r25
    10da:	40 f0       	brcs	.+16     	; 0x10ec <next_within_window+0x32>
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
			return 1;
    10dc:	21 e0       	ldi	r18, 0x01	; 1
    10de:	48 17       	cp	r20, r24
    10e0:	59 07       	cpc	r21, r25
    10e2:	28 f4       	brcc	.+10     	; 0x10ee <next_within_window+0x34>
    10e4:	20 e0       	ldi	r18, 0x00	; 0
    10e6:	03 c0       	rjmp	.+6      	; 0x10ee <next_within_window+0x34>
			if(next <= baseline + window) {
				return 1;
			}
		}
	}
	return 0;
    10e8:	20 e0       	ldi	r18, 0x00	; 0
    10ea:	01 c0       	rjmp	.+2      	; 0x10ee <next_within_window+0x34>
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
			return 1;
    10ec:	21 e0       	ldi	r18, 0x01	; 1
				return 1;
			}
		}
	}
	return 0;
}
    10ee:	82 2f       	mov	r24, r18
    10f0:	08 95       	ret

000010f2 <process_command>:

	// back to listening
	nrf24l01_setRX();
}

void process_command(uint8_t *rx_buff) {
    10f2:	cf 92       	push	r12
    10f4:	df 92       	push	r13
    10f6:	ef 92       	push	r14
    10f8:	ff 92       	push	r15
    10fa:	0f 93       	push	r16
    10fc:	1f 93       	push	r17
    10fe:	cf 93       	push	r28
    1100:	df 93       	push	r29
    1102:	ec 01       	movw	r28, r24
    1104:	8a 81       	ldd	r24, Y+2	; 0x02
    1106:	cb 80       	ldd	r12, Y+3	; 0x03
    1108:	d1 2c       	mov	r13, r1
    110a:	e1 2c       	mov	r14, r1
    110c:	f1 2c       	mov	r15, r1
    110e:	fc 2c       	mov	r15, r12
    1110:	ee 24       	eor	r14, r14
    1112:	dd 24       	eor	r13, r13
    1114:	cc 24       	eor	r12, r12
    1116:	e8 2a       	or	r14, r24
    1118:	88 81       	ld	r24, Y
    111a:	a7 01       	movw	r20, r14
    111c:	96 01       	movw	r18, r12
    111e:	28 2b       	or	r18, r24
    1120:	da 01       	movw	r26, r20
    1122:	c9 01       	movw	r24, r18

	// decrypt access code
	uint32_t encrypted = rx_buff[0];
	encrypted |= (uint16_t)(rx_buff[1]) << 8;
	encrypted |= (uint32_t)(rx_buff[2]) << 16;
	encrypted |= (uint32_t)(rx_buff[3]) << 24;
    1124:	c9 80       	ldd	r12, Y+1	; 0x01
    1126:	d1 2c       	mov	r13, r1
    1128:	dc 2c       	mov	r13, r12
    112a:	cc 24       	eor	r12, r12
    112c:	e1 2c       	mov	r14, r1
    112e:	f1 2c       	mov	r15, r1
    1130:	c8 2a       	or	r12, r24
    1132:	d9 2a       	or	r13, r25
    1134:	ea 2a       	or	r14, r26
    1136:	fb 2a       	or	r15, r27

	// extract command from the encrypted portion, it is at the upper 2 bytes
	uint16_t dec_command = encrypted >> 16;

	// extract command from non-encrypted (plaintext) portion
	uint16_t raw_command = rx_buff[4];
    1138:	8c 81       	ldd	r24, Y+4	; 0x04
	raw_command |= (uint16_t)(rx_buff[5]) << 8;

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
    113a:	2d 81       	ldd	r18, Y+5	; 0x05
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	92 2b       	or	r25, r18
    1140:	e8 16       	cp	r14, r24
    1142:	f9 06       	cpc	r15, r25
    1144:	09 f0       	breq	.+2      	; 0x1148 <process_command+0x56>
    1146:	66 c0       	rjmp	.+204    	; 0x1214 <process_command+0x122>
		dec_command == raw_command
		// && next_within_window(enc_rx_counter, kl_rx_counter, 64)
	)
	{
		kl_rx_counter = enc_rx_counter; // keep track of the sync counter
    1148:	d0 92 52 01 	sts	0x0152, r13	; 0x800152 <kl_rx_counter+0x1>
    114c:	c0 92 51 01 	sts	0x0151, r12	; 0x800151 <kl_rx_counter>
		kl_rx_counter_resync = enc_rx_counter; // follow this one always
    1150:	d0 92 48 01 	sts	0x0148, r13	; 0x800148 <kl_rx_counter_resync+0x1>
    1154:	c0 92 47 01 	sts	0x0147, r12	; 0x800147 <kl_rx_counter_resync>
		update_kl_settings_to_eeprom(); // save (everything every time)
    1158:	0e 94 9e 03 	call	0x73c	; 0x73c <update_kl_settings_to_eeprom>

		// optional parameter pointer
		uint8_t *param = rx_buff + 6; // processed 6 bytes so far, so skip them. (Note: we are left with 32-6 = 26 for the parameter. 32 because nRF24L01 packet is 32 bytes long max)

		switch(dec_command) {
    115c:	39 e1       	ldi	r19, 0x19	; 25
    115e:	e3 16       	cp	r14, r19
    1160:	35 e5       	ldi	r19, 0x55	; 85
    1162:	f3 06       	cpc	r15, r19
    1164:	41 f1       	breq	.+80     	; 0x11b6 <process_command+0xc4>
    1166:	58 f4       	brcc	.+22     	; 0x117e <process_command+0x8c>
    1168:	56 e9       	ldi	r21, 0x96	; 150
    116a:	e5 16       	cp	r14, r21
    116c:	54 e2       	ldi	r21, 0x24	; 36
    116e:	f5 06       	cpc	r15, r21
    1170:	c1 f0       	breq	.+48     	; 0x11a2 <process_command+0xb0>
    1172:	86 e0       	ldi	r24, 0x06	; 6
    1174:	e8 16       	cp	r14, r24
    1176:	87 e4       	ldi	r24, 0x47	; 71
    1178:	f8 06       	cpc	r15, r24
    117a:	a1 f1       	breq	.+104    	; 0x11e4 <process_command+0xf2>
    117c:	75 c0       	rjmp	.+234    	; 0x1268 <process_command+0x176>
    117e:	27 e8       	ldi	r18, 0x87	; 135
    1180:	e2 16       	cp	r14, r18
    1182:	20 e6       	ldi	r18, 0x60	; 96
    1184:	f2 06       	cpc	r15, r18
    1186:	09 f4       	brne	.+2      	; 0x118a <process_command+0x98>
    1188:	42 c0       	rjmp	.+132    	; 0x120e <process_command+0x11c>
    118a:	33 e8       	ldi	r19, 0x83	; 131
    118c:	e3 16       	cp	r14, r19
    118e:	36 e7       	ldi	r19, 0x76	; 118
    1190:	f3 06       	cpc	r15, r19
    1192:	51 f0       	breq	.+20     	; 0x11a8 <process_command+0xb6>
    1194:	48 e2       	ldi	r20, 0x28	; 40
    1196:	e4 16       	cp	r14, r20
    1198:	46 e5       	ldi	r20, 0x56	; 86
    119a:	f4 06       	cpc	r15, r20
    119c:	09 f0       	breq	.+2      	; 0x11a0 <process_command+0xae>
    119e:	64 c0       	rjmp	.+200    	; 0x1268 <process_command+0x176>
    11a0:	07 c0       	rjmp	.+14     	; 0x11b0 <process_command+0xbe>
			case RF_CMD_ABORT:
				police_off();
    11a2:	0e 94 86 03 	call	0x70c	; 0x70c <police_off>
			break;
    11a6:	60 c0       	rjmp	.+192    	; 0x1268 <process_command+0x176>

			case RF_CMD_POLICE:
			{
				uint8_t times = param[0];
				police_on(times);
    11a8:	8e 81       	ldd	r24, Y+6	; 0x06
    11aa:	0e 94 8d 03 	call	0x71a	; 0x71a <police_on>
			}
			break;
    11ae:	5c c0       	rjmp	.+184    	; 0x1268 <process_command+0x176>

			case RF_CMD_CAMERA:
				speed_camera();
    11b0:	0e 94 62 04 	call	0x8c4	; 0x8c4 <speed_camera>
			break;
    11b4:	59 c0       	rjmp	.+178    	; 0x1268 <process_command+0x176>

			case RF_CMD_SETRTC:
			{
				while(rtc_busy); // sync
    11b6:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <__data_end>
    11ba:	81 11       	cpse	r24, r1
    11bc:	fc cf       	rjmp	.-8      	; 0x11b6 <process_command+0xc4>

				TCCR2B = 0; // pause RTC...
    11be:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>

				// get RTC from param 7 bytes - mind the byteorder
				memcpy((uint8_t *)&RTC, param, 7);
    11c2:	87 e0       	ldi	r24, 0x07	; 7
    11c4:	fe 01       	movw	r30, r28
    11c6:	36 96       	adiw	r30, 0x06	; 6
    11c8:	a0 e0       	ldi	r26, 0x00	; 0
    11ca:	b1 e0       	ldi	r27, 0x01	; 1
    11cc:	01 90       	ld	r0, Z+
    11ce:	0d 92       	st	X+, r0
    11d0:	8a 95       	dec	r24
    11d2:	e1 f7       	brne	.-8      	; 0x11cc <process_command+0xda>

				set_rtc_speed(rtc_slow_mode); // resume RTC
    11d4:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
    11d8:	0e 94 76 03 	call	0x6ec	; 0x6ec <set_rtc_speed>

				rtc_ok = 1;
    11dc:	81 e0       	ldi	r24, 0x01	; 1
    11de:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <rtc_ok>
			}
			break;
    11e2:	42 c0       	rjmp	.+132    	; 0x1268 <process_command+0x176>

			case RF_CMD_NEWKEY:
			{
				// get new key from param 8 bytes - mind the byteorder
				memcpy((uint8_t *)&kl_master_crypt_key, param, 8);
    11e4:	7e 81       	ldd	r23, Y+6	; 0x06
    11e6:	6f 81       	ldd	r22, Y+7	; 0x07
    11e8:	58 85       	ldd	r21, Y+8	; 0x08
    11ea:	49 85       	ldd	r20, Y+9	; 0x09
    11ec:	3a 85       	ldd	r19, Y+10	; 0x0a
    11ee:	2b 85       	ldd	r18, Y+11	; 0x0b
    11f0:	9c 85       	ldd	r25, Y+12	; 0x0c
    11f2:	8d 85       	ldd	r24, Y+13	; 0x0d
    11f4:	e9 e4       	ldi	r30, 0x49	; 73
    11f6:	f1 e0       	ldi	r31, 0x01	; 1
    11f8:	70 83       	st	Z, r23
    11fa:	61 83       	std	Z+1, r22	; 0x01
    11fc:	52 83       	std	Z+2, r21	; 0x02
    11fe:	43 83       	std	Z+3, r20	; 0x03
    1200:	34 83       	std	Z+4, r19	; 0x04
    1202:	25 83       	std	Z+5, r18	; 0x05
    1204:	96 83       	std	Z+6, r25	; 0x06
    1206:	87 83       	std	Z+7, r24	; 0x07

				update_kl_settings_to_eeprom();
    1208:	0e 94 9e 03 	call	0x73c	; 0x73c <update_kl_settings_to_eeprom>
			}
			break;
    120c:	2d c0       	rjmp	.+90     	; 0x1268 <process_command+0x176>

			case RF_CMD_GETTELE:
				send_telemetry();
    120e:	0e 94 b9 07 	call	0xf72	; 0xf72 <send_telemetry>
			break;
    1212:	2a c0       	rjmp	.+84     	; 0x1268 <process_command+0x176>
			}
		}
	}
	else {
		// maybe it is within the larger re-sync window?
		if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 32767)) {
    1214:	60 91 47 01 	lds	r22, 0x0147	; 0x800147 <kl_rx_counter_resync>
    1218:	70 91 48 01 	lds	r23, 0x0148	; 0x800148 <kl_rx_counter_resync+0x1>
    121c:	4f ef       	ldi	r20, 0xFF	; 255
    121e:	5f e7       	ldi	r21, 0x7F	; 127
    1220:	c6 01       	movw	r24, r12
    1222:	0e 94 5d 08 	call	0x10ba	; 0x10ba <next_within_window>
    1226:	88 23       	and	r24, r24
    1228:	a1 f0       	breq	.+40     	; 0x1252 <process_command+0x160>
			// caught up?
			if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 1)) {
    122a:	60 91 47 01 	lds	r22, 0x0147	; 0x800147 <kl_rx_counter_resync>
    122e:	70 91 48 01 	lds	r23, 0x0148	; 0x800148 <kl_rx_counter_resync+0x1>
    1232:	41 e0       	ldi	r20, 0x01	; 1
    1234:	50 e0       	ldi	r21, 0x00	; 0
    1236:	c6 01       	movw	r24, r12
    1238:	0e 94 5d 08 	call	0x10ba	; 0x10ba <next_within_window>
    123c:	88 23       	and	r24, r24
    123e:	21 f0       	breq	.+8      	; 0x1248 <process_command+0x156>
				kl_rx_counter = enc_rx_counter;
    1240:	d0 92 52 01 	sts	0x0152, r13	; 0x800152 <kl_rx_counter+0x1>
    1244:	c0 92 51 01 	sts	0x0151, r12	; 0x800151 <kl_rx_counter>
			}
			kl_rx_counter_resync = enc_rx_counter;
    1248:	d0 92 48 01 	sts	0x0148, r13	; 0x800148 <kl_rx_counter_resync+0x1>
    124c:	c0 92 47 01 	sts	0x0147, r12	; 0x800147 <kl_rx_counter_resync>
    1250:	05 c0       	rjmp	.+10     	; 0x125c <process_command+0x16a>
		}
		else {
			hacking_attempts_cnt++;
    1252:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <hacking_attempts_cnt>
    1256:	8f 5f       	subi	r24, 0xFF	; 255
    1258:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <hacking_attempts_cnt>
		}

		// DEBUG
		setHigh(LED_RED_PORT, LED_RED_PIN);
    125c:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(500);
    125e:	84 ef       	ldi	r24, 0xF4	; 244
    1260:	91 e0       	ldi	r25, 0x01	; 1
    1262:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
    1266:	5d 98       	cbi	0x0b, 5	; 11
	}

}
    1268:	df 91       	pop	r29
    126a:	cf 91       	pop	r28
    126c:	1f 91       	pop	r17
    126e:	0f 91       	pop	r16
    1270:	ff 90       	pop	r15
    1272:	ef 90       	pop	r14
    1274:	df 90       	pop	r13
    1276:	cf 90       	pop	r12
    1278:	08 95       	ret

0000127a <main>:
	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
}

int main(void)
{
    127a:	cf 93       	push	r28
    127c:	df 93       	push	r29
    127e:	cd b7       	in	r28, 0x3d	; 61
    1280:	de b7       	in	r29, 0x3e	; 62
    1282:	a5 97       	sbiw	r28, 0x25	; 37
    1284:	0f b6       	in	r0, 0x3f	; 63
    1286:	f8 94       	cli
    1288:	de bf       	out	0x3e, r29	; 62
    128a:	0f be       	out	0x3f, r0	; 63
    128c:	cd bf       	out	0x3d, r28	; 61
	// Misc hardware init
	// this turns off all outputs & leds
	misc_hw_init();
    128e:	0e 94 2f 04 	call	0x85e	; 0x85e <misc_hw_init>

	// UART init
	setInput(DDRD, 0);
    1292:	50 98       	cbi	0x0a, 0	; 10
	setOutput(DDRD, 1);
    1294:	51 9a       	sbi	0x0a, 1	; 10
	uart_init(calc_UBRR(19200));
    1296:	89 e1       	ldi	r24, 0x19	; 25
    1298:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <uart_init>

	// read KEELOQ stuff from EEPROM
	// eeprom has some settings?
    if( eeprom_read_byte((uint8_t *)EEPROM_MAGIC) == EEPROM_MAGIC_VALUE) {
    129c:	80 e0       	ldi	r24, 0x00	; 0
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	0e 94 db 12 	call	0x25b6	; 0x25b6 <eeprom_read_byte>
    12a4:	8a 3a       	cpi	r24, 0xAA	; 170
    12a6:	c9 f4       	brne	.+50     	; 0x12da <main+0x60>
		eeprom_read_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
    12a8:	48 e0       	ldi	r20, 0x08	; 8
    12aa:	50 e0       	ldi	r21, 0x00	; 0
    12ac:	61 e0       	ldi	r22, 0x01	; 1
    12ae:	70 e0       	ldi	r23, 0x00	; 0
    12b0:	89 e4       	ldi	r24, 0x49	; 73
    12b2:	91 e0       	ldi	r25, 0x01	; 1
    12b4:	0e 94 cb 12 	call	0x2596	; 0x2596 <eeprom_read_block>
		kl_rx_counter = eeprom_read_word((uint16_t *)EEPROM_RX_COUNTER);
    12b8:	89 e0       	ldi	r24, 0x09	; 9
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	0e 94 e3 12 	call	0x25c6	; 0x25c6 <eeprom_read_word>
    12c0:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <kl_rx_counter+0x1>
    12c4:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <kl_rx_counter>
		kl_tx_counter = eeprom_read_word((uint16_t *)EEPROM_TX_COUNTER);
    12c8:	8b e0       	ldi	r24, 0x0B	; 11
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	0e 94 e3 12 	call	0x25c6	; 0x25c6 <eeprom_read_word>
    12d0:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
    12d4:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>
    12d8:	24 c0       	rjmp	.+72     	; 0x1322 <main+0xa8>
	}
	// nope, use defaults
	else {
		kl_master_crypt_key = DEFAULT_KEELOQ_CRYPT_KEY;
    12da:	80 e9       	ldi	r24, 0x90	; 144
    12dc:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <kl_master_crypt_key>
    12e0:	89 e8       	ldi	r24, 0x89	; 137
    12e2:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <kl_master_crypt_key+0x1>
    12e6:	88 e7       	ldi	r24, 0x78	; 120
    12e8:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <kl_master_crypt_key+0x2>
    12ec:	86 e5       	ldi	r24, 0x56	; 86
    12ee:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <kl_master_crypt_key+0x3>
    12f2:	85 e4       	ldi	r24, 0x45	; 69
    12f4:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <kl_master_crypt_key+0x4>
    12f8:	84 e3       	ldi	r24, 0x34	; 52
    12fa:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <kl_master_crypt_key+0x5>
    12fe:	83 e2       	ldi	r24, 0x23	; 35
    1300:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_master_crypt_key+0x6>
    1304:	82 e1       	ldi	r24, 0x12	; 18
    1306:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <kl_master_crypt_key+0x7>
		kl_rx_counter = DEFAULT_KEELOQ_COUNTER;
    130a:	88 ee       	ldi	r24, 0xE8	; 232
    130c:	93 e0       	ldi	r25, 0x03	; 3
    130e:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <kl_rx_counter+0x1>
    1312:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <kl_rx_counter>
		kl_tx_counter = DEFAULT_KEELOQ_COUNTER;
    1316:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
    131a:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>

		update_kl_settings_to_eeprom();
    131e:	0e 94 9e 03 	call	0x73c	; 0x73c <update_kl_settings_to_eeprom>
	}
	kl_rx_counter_resync = kl_rx_counter; // follow
    1322:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <kl_rx_counter>
    1326:	90 91 52 01 	lds	r25, 0x0152	; 0x800152 <kl_rx_counter+0x1>
    132a:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <kl_rx_counter_resync+0x1>
    132e:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <kl_rx_counter_resync>

	// Init the SPI port
	SPI_init();
    1332:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <SPI_init>

	// nRF24L01 Init
	uint8_t my_rx_addr[5];
	my_rx_addr[0] = 77;
    1336:	8d e4       	ldi	r24, 0x4D	; 77
    1338:	89 83       	std	Y+1, r24	; 0x01
	my_rx_addr[1] = 66;
    133a:	82 e4       	ldi	r24, 0x42	; 66
    133c:	8a 83       	std	Y+2, r24	; 0x02
	my_rx_addr[2] = 44;
    133e:	8c e2       	ldi	r24, 0x2C	; 44
    1340:	8b 83       	std	Y+3, r24	; 0x03
	my_rx_addr[3] = 33;
    1342:	81 e2       	ldi	r24, 0x21	; 33
    1344:	8c 83       	std	Y+4, r24	; 0x04
	my_rx_addr[4] = 88;
    1346:	88 e5       	ldi	r24, 0x58	; 88
    1348:	8d 83       	std	Y+5, r24	; 0x05
	nrf24l01_init(DEFAULT_RF_CHANNEL);
    134a:	8e e0       	ldi	r24, 0x0E	; 14
    134c:	0e 94 ac 02 	call	0x558	; 0x558 <nrf24l01_init>
	nrf24l01_setrxaddr0(my_rx_addr);
    1350:	ce 01       	movw	r24, r28
    1352:	01 96       	adiw	r24, 0x01	; 1
    1354:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <nrf24l01_setrxaddr0>
	nrf24l01_settxaddr(my_rx_addr);
    1358:	ce 01       	movw	r24, r28
    135a:	01 96       	adiw	r24, 0x01	; 1
    135c:	0e 94 60 02 	call	0x4c0	; 0x4c0 <nrf24l01_settxaddr>
	nrf24l01_setRX();
    1360:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <nrf24l01_setRX>

	// Initialize Timer0 overflow ISR for 8.192ms interval, no need to go faster
	TCCR0A = 0;
    1364:	14 bc       	out	0x24, r1	; 36
	TCCR0B = _BV(CS12); // 1:256 prescaled, timer started!
    1366:	84 e0       	ldi	r24, 0x04	; 4
    1368:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= _BV(TOIE0); // for ISR(TIMER0_OVF_vect)
    136a:	ee e6       	ldi	r30, 0x6E	; 110
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 81       	ld	r24, Z
    1370:	81 60       	ori	r24, 0x01	; 1
    1372:	80 83       	st	Z, r24

	// Initialize Timer2 as async RTC counter @ 1Hz with 32.768kHz crystal
	TCNT2 = 0;
    1374:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
    TCCR2B |= (1<<CS22)|(1<<CS00); // 1 second by default
    1378:	e1 eb       	ldi	r30, 0xB1	; 177
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	85 60       	ori	r24, 0x05	; 5
    1380:	80 83       	st	Z, r24
    //Enable asynchronous mode
    ASSR  = (1<<AS2);
    1382:	80 e2       	ldi	r24, 0x20	; 32
    1384:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <__DATA_REGION_ORIGIN__+0x56>
    //wait for registers update
    // while (ASSR & ((1<<TCN2UB)|(1<<TCR2BUB)));
    // enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);
    1388:	e0 e7       	ldi	r30, 0x70	; 112
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	80 81       	ld	r24, Z
    138e:	81 60       	ori	r24, 0x01	; 1
    1390:	80 83       	st	Z, r24

	// Interrupts ON
	sei();
    1392:	78 94       	sei

	delay_builtin_ms_(50);
    1394:	82 e3       	ldi	r24, 0x32	; 50
    1396:	90 e0       	ldi	r25, 0x00	; 0
    1398:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
    139c:	13 e0       	ldi	r17, 0x03	; 3

	// DEBUGGING
	#ifdef DEBUG
	for(uint8_t i=0; i<3; i++) {
		setHigh(LED_BLUE_PORT, LED_BLUE_PIN);
    139e:	5e 9a       	sbi	0x0b, 6	; 11
		setHigh(LED_RED_PORT, LED_RED_PIN);
    13a0:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(100);
    13a2:	84 e6       	ldi	r24, 0x64	; 100
    13a4:	90 e0       	ldi	r25, 0x00	; 0
    13a6:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
		setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    13aa:	5e 98       	cbi	0x0b, 6	; 11
		setLow(LED_RED_PORT, LED_RED_PIN);
    13ac:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(100);
    13ae:	84 e6       	ldi	r24, 0x64	; 100
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
    13b6:	11 50       	subi	r17, 0x01	; 1

	delay_builtin_ms_(50);

	// DEBUGGING
	#ifdef DEBUG
	for(uint8_t i=0; i<3; i++) {
    13b8:	91 f7       	brne	.-28     	; 0x139e <main+0x124>
		delay_builtin_ms_(100);
		setLow(LED_BLUE_PORT, LED_BLUE_PIN);
		setLow(LED_RED_PORT, LED_RED_PIN);
		delay_builtin_ms_(100);
	}
	delay_builtin_ms_(200);
    13ba:	88 ec       	ldi	r24, 0xC8	; 200
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
	#endif

	// I figured that there is no point in waking up every 1s
	// so I am fixing it to 8 sec wakeup interval
	set_rtc_speed(1); // 8-sec RTC
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	0e 94 76 03 	call	0x6ec	; 0x6ec <set_rtc_speed>
				}
				else {
					//set_rtc_speed(1); // 8-sec RTC
				}
				
				telemetry_timer_min = TELEMETRY_MINUTES; // reload for next time
    13c8:	0f 2e       	mov	r0, r31
    13ca:	f3 e0       	ldi	r31, 0x03	; 3
    13cc:	cf 2e       	mov	r12, r31
    13ce:	d1 2c       	mov	r13, r1
    13d0:	e1 2c       	mov	r14, r1
    13d2:	f1 2c       	mov	r15, r1
    13d4:	f0 2d       	mov	r31, r0
		- Battery charge indicator = send telemetry and go back to 1.
		- IRQ from nRF radio = process command and go back to 1.
		*/

		// OK to sleep?
		if(!police_lights_count) {
    13d6:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
    13da:	81 11       	cpse	r24, r1
    13dc:	21 c0       	rjmp	.+66     	; 0x1420 <main+0x1a6>
			// make sure these are OFF during sleep so that we don't end up dead
			setLow(LED_RED_PORT, LED_RED_PIN);
    13de:	5d 98       	cbi	0x0b, 5	; 11
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    13e0:	5e 98       	cbi	0x0b, 6	; 11

			#ifdef DEBUG
			setHigh(LED_BLUE_PORT, LED_BLUE_PIN);
    13e2:	5e 9a       	sbi	0x0b, 6	; 11
			delay_builtin_ms_(50);
    13e4:	82 e3       	ldi	r24, 0x32	; 50
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    13ec:	5e 98       	cbi	0x0b, 6	; 11
			delay_builtin_ms_(50);
    13ee:	82 e3       	ldi	r24, 0x32	; 50
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
			#endif

			// configure sleep mode
			set_sleep_mode(SLEEP_MODE_PWR_SAVE);
    13f6:	83 b7       	in	r24, 0x33	; 51
    13f8:	81 7f       	andi	r24, 0xF1	; 241
    13fa:	86 60       	ori	r24, 0x06	; 6
    13fc:	83 bf       	out	0x33, r24	; 51

			// go to sleep
			sleep_mode(); // zzzZZZzzzZZZzzzZZZzzz
    13fe:	83 b7       	in	r24, 0x33	; 51
    1400:	81 60       	ori	r24, 0x01	; 1
    1402:	83 bf       	out	0x33, r24	; 51
    1404:	88 95       	sleep
    1406:	83 b7       	in	r24, 0x33	; 51
    1408:	8e 7f       	andi	r24, 0xFE	; 254
    140a:	83 bf       	out	0x33, r24	; 51

			// WOKEN UP!

			#ifdef DEBUG
			setHigh(LED_BLUE_PORT, LED_BLUE_PIN);
    140c:	5e 9a       	sbi	0x0b, 6	; 11
			delay_builtin_ms_(50);
    140e:	82 e3       	ldi	r24, 0x32	; 50
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    1416:	5e 98       	cbi	0x0b, 6	; 11
			delay_builtin_ms_(50);
    1418:	82 e3       	ldi	r24, 0x32	; 50
    141a:	90 e0       	ldi	r25, 0x00	; 0
    141c:	0e 94 57 04 	call	0x8ae	; 0x8ae <delay_builtin_ms_>
		}

		// (some interrupt happens) and we get into the ISR() of it... after it finishes, we continue here:

		// did charge event happen?
		if(charge_event) {
    1420:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <charge_event>
    1424:	88 23       	and	r24, r24
    1426:	71 f0       	breq	.+28     	; 0x1444 <main+0x1ca>

			// NOTE: THIS HAS BEEN DISABLED IN MCU INITIALIZATION
			// THIS EVENT WILL NEVER HAPPEN

			// charging
			if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
    1428:	33 9b       	sbis	0x06, 3	; 6
    142a:	08 c0       	rjmp	.+16     	; 0x143c <main+0x1c2>
				//set_rtc_speed(0); // 1-sec RTC
			}
			// not charging (anymore)
			else {
				charging_time_sec = 0;
    142c:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <charging_time_sec>
    1430:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <charging_time_sec+0x1>
    1434:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <charging_time_sec+0x2>
    1438:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <charging_time_sec+0x3>
			}

			send_telemetry();
    143c:	0e 94 b9 07 	call	0xf72	; 0xf72 <send_telemetry>

			charge_event = 0;  // handled
    1440:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <charge_event>
		}

		// did radio packet arrive?
		if(radio_event) {
    1444:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <radio_event>
    1448:	88 23       	and	r24, r24
    144a:	b1 f0       	breq	.+44     	; 0x1478 <main+0x1fe>

			// verify that RF packet arrived and process it
			if( nrf24l01_irq_rx_dr() )
    144c:	0e 94 41 03 	call	0x682	; 0x682 <nrf24l01_irq_rx_dr>
    1450:	81 11       	cpse	r24, r1
    1452:	0b c0       	rjmp	.+22     	; 0x146a <main+0x1f0>
    1454:	0f c0       	rjmp	.+30     	; 0x1474 <main+0x1fa>
			{
				while( !( nrf24l01_readregister(NRF24L01_REG_FIFO_STATUS) & NRF24L01_REG_RX_EMPTY) )
				{
					uint8_t rx_buff[32];

					nrf24l01_read(rx_buff);
    1456:	ce 01       	movw	r24, r28
    1458:	06 96       	adiw	r24, 0x06	; 6
    145a:	0e 94 04 03 	call	0x608	; 0x608 <nrf24l01_read>
					nrf24l01_irq_clear_rx_dr();
    145e:	0e 94 4d 03 	call	0x69a	; 0x69a <nrf24l01_irq_clear_rx_dr>

					process_command(rx_buff);
    1462:	ce 01       	movw	r24, r28
    1464:	06 96       	adiw	r24, 0x06	; 6
    1466:	0e 94 79 08 	call	0x10f2	; 0x10f2 <process_command>
		if(radio_event) {

			// verify that RF packet arrived and process it
			if( nrf24l01_irq_rx_dr() )
			{
				while( !( nrf24l01_readregister(NRF24L01_REG_FIFO_STATUS) & NRF24L01_REG_RX_EMPTY) )
    146a:	87 e1       	ldi	r24, 0x17	; 23
    146c:	0e 94 1f 02 	call	0x43e	; 0x43e <nrf24l01_readregister>
    1470:	80 ff       	sbrs	r24, 0
    1472:	f1 cf       	rjmp	.-30     	; 0x1456 <main+0x1dc>

					process_command(rx_buff);
				}
			}

			radio_event = 0; // handled
    1474:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <radio_event>
		}

		// RTC has woken us up? every 1 or 8 seconds depending on situation
		if(rtc_event) {
    1478:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <rtc_event>
    147c:	88 23       	and	r24, r24
    147e:	09 f4       	brne	.+2      	; 0x1482 <main+0x208>
    1480:	aa cf       	rjmp	.-172    	; 0x13d6 <main+0x15c>
			/*setHigh(LED_RED_PORT, LED_RED_PIN);
			delay_builtin_ms_(60);
			setLow(LED_RED_PORT, LED_RED_PIN);*/

			// send telemetry if it is time and if solar voltage is good
			if(!telemetry_timer_min) {
    1482:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
    1486:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
    148a:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
    148e:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
    1492:	89 2b       	or	r24, r25
    1494:	8a 2b       	or	r24, r26
    1496:	8b 2b       	or	r24, r27
    1498:	a1 f4       	brne	.+40     	; 0x14c2 <main+0x248>
				if(read_solar_volt() >= LOWEST_SOLVOLT_GOOD) {
    149a:	0e 94 7e 07 	call	0xefc	; 0xefc <read_solar_volt>
    149e:	20 e0       	ldi	r18, 0x00	; 0
    14a0:	30 e4       	ldi	r19, 0x40	; 64
    14a2:	4c e1       	ldi	r20, 0x1C	; 28
    14a4:	55 e4       	ldi	r21, 0x45	; 69
    14a6:	0e 94 fb 0b 	call	0x17f6	; 0x17f6 <__gesf2>
    14aa:	88 23       	and	r24, r24
    14ac:	14 f0       	brlt	.+4      	; 0x14b2 <main+0x238>
					send_telemetry();
    14ae:	0e 94 b9 07 	call	0xf72	; 0xf72 <send_telemetry>
				}
				else {
					//set_rtc_speed(1); // 8-sec RTC
				}
				
				telemetry_timer_min = TELEMETRY_MINUTES; // reload for next time
    14b2:	c0 92 34 01 	sts	0x0134, r12	; 0x800134 <telemetry_timer_min>
    14b6:	d0 92 35 01 	sts	0x0135, r13	; 0x800135 <telemetry_timer_min+0x1>
    14ba:	e0 92 36 01 	sts	0x0136, r14	; 0x800136 <telemetry_timer_min+0x2>
    14be:	f0 92 37 01 	sts	0x0137, r15	; 0x800137 <telemetry_timer_min+0x3>
			}

			rtc_event = 0; // handled
    14c2:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <rtc_event>
    14c6:	87 cf       	rjmp	.-242    	; 0x13d6 <main+0x15c>

000014c8 <__subsf3>:
    14c8:	50 58       	subi	r21, 0x80	; 128

000014ca <__addsf3>:
    14ca:	bb 27       	eor	r27, r27
    14cc:	aa 27       	eor	r26, r26
    14ce:	0e 94 7c 0a 	call	0x14f8	; 0x14f8 <__addsf3x>
    14d2:	0c 94 c1 0b 	jmp	0x1782	; 0x1782 <__fp_round>
    14d6:	0e 94 b3 0b 	call	0x1766	; 0x1766 <__fp_pscA>
    14da:	38 f0       	brcs	.+14     	; 0x14ea <__addsf3+0x20>
    14dc:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__fp_pscB>
    14e0:	20 f0       	brcs	.+8      	; 0x14ea <__addsf3+0x20>
    14e2:	39 f4       	brne	.+14     	; 0x14f2 <__addsf3+0x28>
    14e4:	9f 3f       	cpi	r25, 0xFF	; 255
    14e6:	19 f4       	brne	.+6      	; 0x14ee <__addsf3+0x24>
    14e8:	26 f4       	brtc	.+8      	; 0x14f2 <__addsf3+0x28>
    14ea:	0c 94 b0 0b 	jmp	0x1760	; 0x1760 <__fp_nan>
    14ee:	0e f4       	brtc	.+2      	; 0x14f2 <__addsf3+0x28>
    14f0:	e0 95       	com	r30
    14f2:	e7 fb       	bst	r30, 7
    14f4:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__fp_inf>

000014f8 <__addsf3x>:
    14f8:	e9 2f       	mov	r30, r25
    14fa:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <__fp_split3>
    14fe:	58 f3       	brcs	.-42     	; 0x14d6 <__addsf3+0xc>
    1500:	ba 17       	cp	r27, r26
    1502:	62 07       	cpc	r22, r18
    1504:	73 07       	cpc	r23, r19
    1506:	84 07       	cpc	r24, r20
    1508:	95 07       	cpc	r25, r21
    150a:	20 f0       	brcs	.+8      	; 0x1514 <__addsf3x+0x1c>
    150c:	79 f4       	brne	.+30     	; 0x152c <__addsf3x+0x34>
    150e:	a6 f5       	brtc	.+104    	; 0x1578 <__addsf3x+0x80>
    1510:	0c 94 f4 0b 	jmp	0x17e8	; 0x17e8 <__fp_zero>
    1514:	0e f4       	brtc	.+2      	; 0x1518 <__addsf3x+0x20>
    1516:	e0 95       	com	r30
    1518:	0b 2e       	mov	r0, r27
    151a:	ba 2f       	mov	r27, r26
    151c:	a0 2d       	mov	r26, r0
    151e:	0b 01       	movw	r0, r22
    1520:	b9 01       	movw	r22, r18
    1522:	90 01       	movw	r18, r0
    1524:	0c 01       	movw	r0, r24
    1526:	ca 01       	movw	r24, r20
    1528:	a0 01       	movw	r20, r0
    152a:	11 24       	eor	r1, r1
    152c:	ff 27       	eor	r31, r31
    152e:	59 1b       	sub	r21, r25
    1530:	99 f0       	breq	.+38     	; 0x1558 <__addsf3x+0x60>
    1532:	59 3f       	cpi	r21, 0xF9	; 249
    1534:	50 f4       	brcc	.+20     	; 0x154a <__addsf3x+0x52>
    1536:	50 3e       	cpi	r21, 0xE0	; 224
    1538:	68 f1       	brcs	.+90     	; 0x1594 <__addsf3x+0x9c>
    153a:	1a 16       	cp	r1, r26
    153c:	f0 40       	sbci	r31, 0x00	; 0
    153e:	a2 2f       	mov	r26, r18
    1540:	23 2f       	mov	r18, r19
    1542:	34 2f       	mov	r19, r20
    1544:	44 27       	eor	r20, r20
    1546:	58 5f       	subi	r21, 0xF8	; 248
    1548:	f3 cf       	rjmp	.-26     	; 0x1530 <__addsf3x+0x38>
    154a:	46 95       	lsr	r20
    154c:	37 95       	ror	r19
    154e:	27 95       	ror	r18
    1550:	a7 95       	ror	r26
    1552:	f0 40       	sbci	r31, 0x00	; 0
    1554:	53 95       	inc	r21
    1556:	c9 f7       	brne	.-14     	; 0x154a <__addsf3x+0x52>
    1558:	7e f4       	brtc	.+30     	; 0x1578 <__addsf3x+0x80>
    155a:	1f 16       	cp	r1, r31
    155c:	ba 0b       	sbc	r27, r26
    155e:	62 0b       	sbc	r22, r18
    1560:	73 0b       	sbc	r23, r19
    1562:	84 0b       	sbc	r24, r20
    1564:	ba f0       	brmi	.+46     	; 0x1594 <__addsf3x+0x9c>
    1566:	91 50       	subi	r25, 0x01	; 1
    1568:	a1 f0       	breq	.+40     	; 0x1592 <__addsf3x+0x9a>
    156a:	ff 0f       	add	r31, r31
    156c:	bb 1f       	adc	r27, r27
    156e:	66 1f       	adc	r22, r22
    1570:	77 1f       	adc	r23, r23
    1572:	88 1f       	adc	r24, r24
    1574:	c2 f7       	brpl	.-16     	; 0x1566 <__addsf3x+0x6e>
    1576:	0e c0       	rjmp	.+28     	; 0x1594 <__addsf3x+0x9c>
    1578:	ba 0f       	add	r27, r26
    157a:	62 1f       	adc	r22, r18
    157c:	73 1f       	adc	r23, r19
    157e:	84 1f       	adc	r24, r20
    1580:	48 f4       	brcc	.+18     	; 0x1594 <__addsf3x+0x9c>
    1582:	87 95       	ror	r24
    1584:	77 95       	ror	r23
    1586:	67 95       	ror	r22
    1588:	b7 95       	ror	r27
    158a:	f7 95       	ror	r31
    158c:	9e 3f       	cpi	r25, 0xFE	; 254
    158e:	08 f0       	brcs	.+2      	; 0x1592 <__addsf3x+0x9a>
    1590:	b0 cf       	rjmp	.-160    	; 0x14f2 <__addsf3+0x28>
    1592:	93 95       	inc	r25
    1594:	88 0f       	add	r24, r24
    1596:	08 f0       	brcs	.+2      	; 0x159a <__addsf3x+0xa2>
    1598:	99 27       	eor	r25, r25
    159a:	ee 0f       	add	r30, r30
    159c:	97 95       	ror	r25
    159e:	87 95       	ror	r24
    15a0:	08 95       	ret

000015a2 <__cmpsf2>:
    15a2:	0e 94 86 0b 	call	0x170c	; 0x170c <__fp_cmp>
    15a6:	08 f4       	brcc	.+2      	; 0x15aa <__cmpsf2+0x8>
    15a8:	81 e0       	ldi	r24, 0x01	; 1
    15aa:	08 95       	ret

000015ac <__divsf3>:
    15ac:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__divsf3x>
    15b0:	0c 94 c1 0b 	jmp	0x1782	; 0x1782 <__fp_round>
    15b4:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__fp_pscB>
    15b8:	58 f0       	brcs	.+22     	; 0x15d0 <__divsf3+0x24>
    15ba:	0e 94 b3 0b 	call	0x1766	; 0x1766 <__fp_pscA>
    15be:	40 f0       	brcs	.+16     	; 0x15d0 <__divsf3+0x24>
    15c0:	29 f4       	brne	.+10     	; 0x15cc <__divsf3+0x20>
    15c2:	5f 3f       	cpi	r21, 0xFF	; 255
    15c4:	29 f0       	breq	.+10     	; 0x15d0 <__divsf3+0x24>
    15c6:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__fp_inf>
    15ca:	51 11       	cpse	r21, r1
    15cc:	0c 94 f5 0b 	jmp	0x17ea	; 0x17ea <__fp_szero>
    15d0:	0c 94 b0 0b 	jmp	0x1760	; 0x1760 <__fp_nan>

000015d4 <__divsf3x>:
    15d4:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <__fp_split3>
    15d8:	68 f3       	brcs	.-38     	; 0x15b4 <__divsf3+0x8>

000015da <__divsf3_pse>:
    15da:	99 23       	and	r25, r25
    15dc:	b1 f3       	breq	.-20     	; 0x15ca <__divsf3+0x1e>
    15de:	55 23       	and	r21, r21
    15e0:	91 f3       	breq	.-28     	; 0x15c6 <__divsf3+0x1a>
    15e2:	95 1b       	sub	r25, r21
    15e4:	55 0b       	sbc	r21, r21
    15e6:	bb 27       	eor	r27, r27
    15e8:	aa 27       	eor	r26, r26
    15ea:	62 17       	cp	r22, r18
    15ec:	73 07       	cpc	r23, r19
    15ee:	84 07       	cpc	r24, r20
    15f0:	38 f0       	brcs	.+14     	; 0x1600 <__divsf3_pse+0x26>
    15f2:	9f 5f       	subi	r25, 0xFF	; 255
    15f4:	5f 4f       	sbci	r21, 0xFF	; 255
    15f6:	22 0f       	add	r18, r18
    15f8:	33 1f       	adc	r19, r19
    15fa:	44 1f       	adc	r20, r20
    15fc:	aa 1f       	adc	r26, r26
    15fe:	a9 f3       	breq	.-22     	; 0x15ea <__divsf3_pse+0x10>
    1600:	35 d0       	rcall	.+106    	; 0x166c <__divsf3_pse+0x92>
    1602:	0e 2e       	mov	r0, r30
    1604:	3a f0       	brmi	.+14     	; 0x1614 <__divsf3_pse+0x3a>
    1606:	e0 e8       	ldi	r30, 0x80	; 128
    1608:	32 d0       	rcall	.+100    	; 0x166e <__divsf3_pse+0x94>
    160a:	91 50       	subi	r25, 0x01	; 1
    160c:	50 40       	sbci	r21, 0x00	; 0
    160e:	e6 95       	lsr	r30
    1610:	00 1c       	adc	r0, r0
    1612:	ca f7       	brpl	.-14     	; 0x1606 <__divsf3_pse+0x2c>
    1614:	2b d0       	rcall	.+86     	; 0x166c <__divsf3_pse+0x92>
    1616:	fe 2f       	mov	r31, r30
    1618:	29 d0       	rcall	.+82     	; 0x166c <__divsf3_pse+0x92>
    161a:	66 0f       	add	r22, r22
    161c:	77 1f       	adc	r23, r23
    161e:	88 1f       	adc	r24, r24
    1620:	bb 1f       	adc	r27, r27
    1622:	26 17       	cp	r18, r22
    1624:	37 07       	cpc	r19, r23
    1626:	48 07       	cpc	r20, r24
    1628:	ab 07       	cpc	r26, r27
    162a:	b0 e8       	ldi	r27, 0x80	; 128
    162c:	09 f0       	breq	.+2      	; 0x1630 <__divsf3_pse+0x56>
    162e:	bb 0b       	sbc	r27, r27
    1630:	80 2d       	mov	r24, r0
    1632:	bf 01       	movw	r22, r30
    1634:	ff 27       	eor	r31, r31
    1636:	93 58       	subi	r25, 0x83	; 131
    1638:	5f 4f       	sbci	r21, 0xFF	; 255
    163a:	3a f0       	brmi	.+14     	; 0x164a <__divsf3_pse+0x70>
    163c:	9e 3f       	cpi	r25, 0xFE	; 254
    163e:	51 05       	cpc	r21, r1
    1640:	78 f0       	brcs	.+30     	; 0x1660 <__divsf3_pse+0x86>
    1642:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__fp_inf>
    1646:	0c 94 f5 0b 	jmp	0x17ea	; 0x17ea <__fp_szero>
    164a:	5f 3f       	cpi	r21, 0xFF	; 255
    164c:	e4 f3       	brlt	.-8      	; 0x1646 <__divsf3_pse+0x6c>
    164e:	98 3e       	cpi	r25, 0xE8	; 232
    1650:	d4 f3       	brlt	.-12     	; 0x1646 <__divsf3_pse+0x6c>
    1652:	86 95       	lsr	r24
    1654:	77 95       	ror	r23
    1656:	67 95       	ror	r22
    1658:	b7 95       	ror	r27
    165a:	f7 95       	ror	r31
    165c:	9f 5f       	subi	r25, 0xFF	; 255
    165e:	c9 f7       	brne	.-14     	; 0x1652 <__divsf3_pse+0x78>
    1660:	88 0f       	add	r24, r24
    1662:	91 1d       	adc	r25, r1
    1664:	96 95       	lsr	r25
    1666:	87 95       	ror	r24
    1668:	97 f9       	bld	r25, 7
    166a:	08 95       	ret
    166c:	e1 e0       	ldi	r30, 0x01	; 1
    166e:	66 0f       	add	r22, r22
    1670:	77 1f       	adc	r23, r23
    1672:	88 1f       	adc	r24, r24
    1674:	bb 1f       	adc	r27, r27
    1676:	62 17       	cp	r22, r18
    1678:	73 07       	cpc	r23, r19
    167a:	84 07       	cpc	r24, r20
    167c:	ba 07       	cpc	r27, r26
    167e:	20 f0       	brcs	.+8      	; 0x1688 <__divsf3_pse+0xae>
    1680:	62 1b       	sub	r22, r18
    1682:	73 0b       	sbc	r23, r19
    1684:	84 0b       	sbc	r24, r20
    1686:	ba 0b       	sbc	r27, r26
    1688:	ee 1f       	adc	r30, r30
    168a:	88 f7       	brcc	.-30     	; 0x166e <__divsf3_pse+0x94>
    168c:	e0 95       	com	r30
    168e:	08 95       	ret

00001690 <__floatundisf>:
    1690:	e8 94       	clt

00001692 <__fp_di2sf>:
    1692:	f9 2f       	mov	r31, r25
    1694:	96 eb       	ldi	r25, 0xB6	; 182
    1696:	ff 23       	and	r31, r31
    1698:	81 f0       	breq	.+32     	; 0x16ba <__fp_di2sf+0x28>
    169a:	12 16       	cp	r1, r18
    169c:	13 06       	cpc	r1, r19
    169e:	14 06       	cpc	r1, r20
    16a0:	44 0b       	sbc	r20, r20
    16a2:	93 95       	inc	r25
    16a4:	f6 95       	lsr	r31
    16a6:	87 95       	ror	r24
    16a8:	77 95       	ror	r23
    16aa:	67 95       	ror	r22
    16ac:	57 95       	ror	r21
    16ae:	40 40       	sbci	r20, 0x00	; 0
    16b0:	ff 23       	and	r31, r31
    16b2:	b9 f7       	brne	.-18     	; 0x16a2 <__fp_di2sf+0x10>
    16b4:	1b c0       	rjmp	.+54     	; 0x16ec <__fp_di2sf+0x5a>
    16b6:	99 27       	eor	r25, r25
    16b8:	08 95       	ret
    16ba:	88 23       	and	r24, r24
    16bc:	51 f4       	brne	.+20     	; 0x16d2 <__fp_di2sf+0x40>
    16be:	98 50       	subi	r25, 0x08	; 8
    16c0:	d2 f7       	brpl	.-12     	; 0x16b6 <__fp_di2sf+0x24>
    16c2:	87 2b       	or	r24, r23
    16c4:	76 2f       	mov	r23, r22
    16c6:	65 2f       	mov	r22, r21
    16c8:	54 2f       	mov	r21, r20
    16ca:	43 2f       	mov	r20, r19
    16cc:	32 2f       	mov	r19, r18
    16ce:	20 e0       	ldi	r18, 0x00	; 0
    16d0:	b1 f3       	breq	.-20     	; 0x16be <__fp_di2sf+0x2c>
    16d2:	12 16       	cp	r1, r18
    16d4:	13 06       	cpc	r1, r19
    16d6:	14 06       	cpc	r1, r20
    16d8:	44 0b       	sbc	r20, r20
    16da:	88 23       	and	r24, r24
    16dc:	3a f0       	brmi	.+14     	; 0x16ec <__fp_di2sf+0x5a>
    16de:	9a 95       	dec	r25
    16e0:	44 0f       	add	r20, r20
    16e2:	55 1f       	adc	r21, r21
    16e4:	66 1f       	adc	r22, r22
    16e6:	77 1f       	adc	r23, r23
    16e8:	88 1f       	adc	r24, r24
    16ea:	ca f7       	brpl	.-14     	; 0x16de <__fp_di2sf+0x4c>
    16ec:	55 23       	and	r21, r21
    16ee:	4a f4       	brpl	.+18     	; 0x1702 <__fp_di2sf+0x70>
    16f0:	44 0f       	add	r20, r20
    16f2:	55 1f       	adc	r21, r21
    16f4:	11 f4       	brne	.+4      	; 0x16fa <__fp_di2sf+0x68>
    16f6:	60 ff       	sbrs	r22, 0
    16f8:	04 c0       	rjmp	.+8      	; 0x1702 <__fp_di2sf+0x70>
    16fa:	6f 5f       	subi	r22, 0xFF	; 255
    16fc:	7f 4f       	sbci	r23, 0xFF	; 255
    16fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1700:	9f 4f       	sbci	r25, 0xFF	; 255
    1702:	88 0f       	add	r24, r24
    1704:	96 95       	lsr	r25
    1706:	87 95       	ror	r24
    1708:	97 f9       	bld	r25, 7
    170a:	08 95       	ret

0000170c <__fp_cmp>:
    170c:	99 0f       	add	r25, r25
    170e:	00 08       	sbc	r0, r0
    1710:	55 0f       	add	r21, r21
    1712:	aa 0b       	sbc	r26, r26
    1714:	e0 e8       	ldi	r30, 0x80	; 128
    1716:	fe ef       	ldi	r31, 0xFE	; 254
    1718:	16 16       	cp	r1, r22
    171a:	17 06       	cpc	r1, r23
    171c:	e8 07       	cpc	r30, r24
    171e:	f9 07       	cpc	r31, r25
    1720:	c0 f0       	brcs	.+48     	; 0x1752 <__fp_cmp+0x46>
    1722:	12 16       	cp	r1, r18
    1724:	13 06       	cpc	r1, r19
    1726:	e4 07       	cpc	r30, r20
    1728:	f5 07       	cpc	r31, r21
    172a:	98 f0       	brcs	.+38     	; 0x1752 <__fp_cmp+0x46>
    172c:	62 1b       	sub	r22, r18
    172e:	73 0b       	sbc	r23, r19
    1730:	84 0b       	sbc	r24, r20
    1732:	95 0b       	sbc	r25, r21
    1734:	39 f4       	brne	.+14     	; 0x1744 <__fp_cmp+0x38>
    1736:	0a 26       	eor	r0, r26
    1738:	61 f0       	breq	.+24     	; 0x1752 <__fp_cmp+0x46>
    173a:	23 2b       	or	r18, r19
    173c:	24 2b       	or	r18, r20
    173e:	25 2b       	or	r18, r21
    1740:	21 f4       	brne	.+8      	; 0x174a <__fp_cmp+0x3e>
    1742:	08 95       	ret
    1744:	0a 26       	eor	r0, r26
    1746:	09 f4       	brne	.+2      	; 0x174a <__fp_cmp+0x3e>
    1748:	a1 40       	sbci	r26, 0x01	; 1
    174a:	a6 95       	lsr	r26
    174c:	8f ef       	ldi	r24, 0xFF	; 255
    174e:	81 1d       	adc	r24, r1
    1750:	81 1d       	adc	r24, r1
    1752:	08 95       	ret

00001754 <__fp_inf>:
    1754:	97 f9       	bld	r25, 7
    1756:	9f 67       	ori	r25, 0x7F	; 127
    1758:	80 e8       	ldi	r24, 0x80	; 128
    175a:	70 e0       	ldi	r23, 0x00	; 0
    175c:	60 e0       	ldi	r22, 0x00	; 0
    175e:	08 95       	ret

00001760 <__fp_nan>:
    1760:	9f ef       	ldi	r25, 0xFF	; 255
    1762:	80 ec       	ldi	r24, 0xC0	; 192
    1764:	08 95       	ret

00001766 <__fp_pscA>:
    1766:	00 24       	eor	r0, r0
    1768:	0a 94       	dec	r0
    176a:	16 16       	cp	r1, r22
    176c:	17 06       	cpc	r1, r23
    176e:	18 06       	cpc	r1, r24
    1770:	09 06       	cpc	r0, r25
    1772:	08 95       	ret

00001774 <__fp_pscB>:
    1774:	00 24       	eor	r0, r0
    1776:	0a 94       	dec	r0
    1778:	12 16       	cp	r1, r18
    177a:	13 06       	cpc	r1, r19
    177c:	14 06       	cpc	r1, r20
    177e:	05 06       	cpc	r0, r21
    1780:	08 95       	ret

00001782 <__fp_round>:
    1782:	09 2e       	mov	r0, r25
    1784:	03 94       	inc	r0
    1786:	00 0c       	add	r0, r0
    1788:	11 f4       	brne	.+4      	; 0x178e <__fp_round+0xc>
    178a:	88 23       	and	r24, r24
    178c:	52 f0       	brmi	.+20     	; 0x17a2 <__fp_round+0x20>
    178e:	bb 0f       	add	r27, r27
    1790:	40 f4       	brcc	.+16     	; 0x17a2 <__fp_round+0x20>
    1792:	bf 2b       	or	r27, r31
    1794:	11 f4       	brne	.+4      	; 0x179a <__fp_round+0x18>
    1796:	60 ff       	sbrs	r22, 0
    1798:	04 c0       	rjmp	.+8      	; 0x17a2 <__fp_round+0x20>
    179a:	6f 5f       	subi	r22, 0xFF	; 255
    179c:	7f 4f       	sbci	r23, 0xFF	; 255
    179e:	8f 4f       	sbci	r24, 0xFF	; 255
    17a0:	9f 4f       	sbci	r25, 0xFF	; 255
    17a2:	08 95       	ret

000017a4 <__fp_split3>:
    17a4:	57 fd       	sbrc	r21, 7
    17a6:	90 58       	subi	r25, 0x80	; 128
    17a8:	44 0f       	add	r20, r20
    17aa:	55 1f       	adc	r21, r21
    17ac:	59 f0       	breq	.+22     	; 0x17c4 <__fp_splitA+0x10>
    17ae:	5f 3f       	cpi	r21, 0xFF	; 255
    17b0:	71 f0       	breq	.+28     	; 0x17ce <__fp_splitA+0x1a>
    17b2:	47 95       	ror	r20

000017b4 <__fp_splitA>:
    17b4:	88 0f       	add	r24, r24
    17b6:	97 fb       	bst	r25, 7
    17b8:	99 1f       	adc	r25, r25
    17ba:	61 f0       	breq	.+24     	; 0x17d4 <__fp_splitA+0x20>
    17bc:	9f 3f       	cpi	r25, 0xFF	; 255
    17be:	79 f0       	breq	.+30     	; 0x17de <__fp_splitA+0x2a>
    17c0:	87 95       	ror	r24
    17c2:	08 95       	ret
    17c4:	12 16       	cp	r1, r18
    17c6:	13 06       	cpc	r1, r19
    17c8:	14 06       	cpc	r1, r20
    17ca:	55 1f       	adc	r21, r21
    17cc:	f2 cf       	rjmp	.-28     	; 0x17b2 <__fp_split3+0xe>
    17ce:	46 95       	lsr	r20
    17d0:	f1 df       	rcall	.-30     	; 0x17b4 <__fp_splitA>
    17d2:	08 c0       	rjmp	.+16     	; 0x17e4 <__fp_splitA+0x30>
    17d4:	16 16       	cp	r1, r22
    17d6:	17 06       	cpc	r1, r23
    17d8:	18 06       	cpc	r1, r24
    17da:	99 1f       	adc	r25, r25
    17dc:	f1 cf       	rjmp	.-30     	; 0x17c0 <__fp_splitA+0xc>
    17de:	86 95       	lsr	r24
    17e0:	71 05       	cpc	r23, r1
    17e2:	61 05       	cpc	r22, r1
    17e4:	08 94       	sec
    17e6:	08 95       	ret

000017e8 <__fp_zero>:
    17e8:	e8 94       	clt

000017ea <__fp_szero>:
    17ea:	bb 27       	eor	r27, r27
    17ec:	66 27       	eor	r22, r22
    17ee:	77 27       	eor	r23, r23
    17f0:	cb 01       	movw	r24, r22
    17f2:	97 f9       	bld	r25, 7
    17f4:	08 95       	ret

000017f6 <__gesf2>:
    17f6:	0e 94 86 0b 	call	0x170c	; 0x170c <__fp_cmp>
    17fa:	08 f4       	brcc	.+2      	; 0x17fe <__gesf2+0x8>
    17fc:	8f ef       	ldi	r24, 0xFF	; 255
    17fe:	08 95       	ret

00001800 <__mulsf3>:
    1800:	0e 94 13 0c 	call	0x1826	; 0x1826 <__mulsf3x>
    1804:	0c 94 c1 0b 	jmp	0x1782	; 0x1782 <__fp_round>
    1808:	0e 94 b3 0b 	call	0x1766	; 0x1766 <__fp_pscA>
    180c:	38 f0       	brcs	.+14     	; 0x181c <__mulsf3+0x1c>
    180e:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__fp_pscB>
    1812:	20 f0       	brcs	.+8      	; 0x181c <__mulsf3+0x1c>
    1814:	95 23       	and	r25, r21
    1816:	11 f0       	breq	.+4      	; 0x181c <__mulsf3+0x1c>
    1818:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__fp_inf>
    181c:	0c 94 b0 0b 	jmp	0x1760	; 0x1760 <__fp_nan>
    1820:	11 24       	eor	r1, r1
    1822:	0c 94 f5 0b 	jmp	0x17ea	; 0x17ea <__fp_szero>

00001826 <__mulsf3x>:
    1826:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <__fp_split3>
    182a:	70 f3       	brcs	.-36     	; 0x1808 <__mulsf3+0x8>

0000182c <__mulsf3_pse>:
    182c:	95 9f       	mul	r25, r21
    182e:	c1 f3       	breq	.-16     	; 0x1820 <__mulsf3+0x20>
    1830:	95 0f       	add	r25, r21
    1832:	50 e0       	ldi	r21, 0x00	; 0
    1834:	55 1f       	adc	r21, r21
    1836:	62 9f       	mul	r22, r18
    1838:	f0 01       	movw	r30, r0
    183a:	72 9f       	mul	r23, r18
    183c:	bb 27       	eor	r27, r27
    183e:	f0 0d       	add	r31, r0
    1840:	b1 1d       	adc	r27, r1
    1842:	63 9f       	mul	r22, r19
    1844:	aa 27       	eor	r26, r26
    1846:	f0 0d       	add	r31, r0
    1848:	b1 1d       	adc	r27, r1
    184a:	aa 1f       	adc	r26, r26
    184c:	64 9f       	mul	r22, r20
    184e:	66 27       	eor	r22, r22
    1850:	b0 0d       	add	r27, r0
    1852:	a1 1d       	adc	r26, r1
    1854:	66 1f       	adc	r22, r22
    1856:	82 9f       	mul	r24, r18
    1858:	22 27       	eor	r18, r18
    185a:	b0 0d       	add	r27, r0
    185c:	a1 1d       	adc	r26, r1
    185e:	62 1f       	adc	r22, r18
    1860:	73 9f       	mul	r23, r19
    1862:	b0 0d       	add	r27, r0
    1864:	a1 1d       	adc	r26, r1
    1866:	62 1f       	adc	r22, r18
    1868:	83 9f       	mul	r24, r19
    186a:	a0 0d       	add	r26, r0
    186c:	61 1d       	adc	r22, r1
    186e:	22 1f       	adc	r18, r18
    1870:	74 9f       	mul	r23, r20
    1872:	33 27       	eor	r19, r19
    1874:	a0 0d       	add	r26, r0
    1876:	61 1d       	adc	r22, r1
    1878:	23 1f       	adc	r18, r19
    187a:	84 9f       	mul	r24, r20
    187c:	60 0d       	add	r22, r0
    187e:	21 1d       	adc	r18, r1
    1880:	82 2f       	mov	r24, r18
    1882:	76 2f       	mov	r23, r22
    1884:	6a 2f       	mov	r22, r26
    1886:	11 24       	eor	r1, r1
    1888:	9f 57       	subi	r25, 0x7F	; 127
    188a:	50 40       	sbci	r21, 0x00	; 0
    188c:	9a f0       	brmi	.+38     	; 0x18b4 <__mulsf3_pse+0x88>
    188e:	f1 f0       	breq	.+60     	; 0x18cc <__mulsf3_pse+0xa0>
    1890:	88 23       	and	r24, r24
    1892:	4a f0       	brmi	.+18     	; 0x18a6 <__mulsf3_pse+0x7a>
    1894:	ee 0f       	add	r30, r30
    1896:	ff 1f       	adc	r31, r31
    1898:	bb 1f       	adc	r27, r27
    189a:	66 1f       	adc	r22, r22
    189c:	77 1f       	adc	r23, r23
    189e:	88 1f       	adc	r24, r24
    18a0:	91 50       	subi	r25, 0x01	; 1
    18a2:	50 40       	sbci	r21, 0x00	; 0
    18a4:	a9 f7       	brne	.-22     	; 0x1890 <__mulsf3_pse+0x64>
    18a6:	9e 3f       	cpi	r25, 0xFE	; 254
    18a8:	51 05       	cpc	r21, r1
    18aa:	80 f0       	brcs	.+32     	; 0x18cc <__mulsf3_pse+0xa0>
    18ac:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__fp_inf>
    18b0:	0c 94 f5 0b 	jmp	0x17ea	; 0x17ea <__fp_szero>
    18b4:	5f 3f       	cpi	r21, 0xFF	; 255
    18b6:	e4 f3       	brlt	.-8      	; 0x18b0 <__mulsf3_pse+0x84>
    18b8:	98 3e       	cpi	r25, 0xE8	; 232
    18ba:	d4 f3       	brlt	.-12     	; 0x18b0 <__mulsf3_pse+0x84>
    18bc:	86 95       	lsr	r24
    18be:	77 95       	ror	r23
    18c0:	67 95       	ror	r22
    18c2:	b7 95       	ror	r27
    18c4:	f7 95       	ror	r31
    18c6:	e7 95       	ror	r30
    18c8:	9f 5f       	subi	r25, 0xFF	; 255
    18ca:	c1 f7       	brne	.-16     	; 0x18bc <__mulsf3_pse+0x90>
    18cc:	fe 2b       	or	r31, r30
    18ce:	88 0f       	add	r24, r24
    18d0:	91 1d       	adc	r25, r1
    18d2:	96 95       	lsr	r25
    18d4:	87 95       	ror	r24
    18d6:	97 f9       	bld	r25, 7
    18d8:	08 95       	ret

000018da <vfprintf>:
    18da:	a0 e1       	ldi	r26, 0x10	; 16
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	e3 e7       	ldi	r30, 0x73	; 115
    18e0:	fc e0       	ldi	r31, 0x0C	; 12
    18e2:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__prologue_saves__>
    18e6:	7c 01       	movw	r14, r24
    18e8:	1b 01       	movw	r2, r22
    18ea:	6a 01       	movw	r12, r20
    18ec:	fc 01       	movw	r30, r24
    18ee:	17 82       	std	Z+7, r1	; 0x07
    18f0:	16 82       	std	Z+6, r1	; 0x06
    18f2:	83 81       	ldd	r24, Z+3	; 0x03
    18f4:	81 ff       	sbrs	r24, 1
    18f6:	44 c3       	rjmp	.+1672   	; 0x1f80 <vfprintf+0x6a6>
    18f8:	9e 01       	movw	r18, r28
    18fa:	2f 5f       	subi	r18, 0xFF	; 255
    18fc:	3f 4f       	sbci	r19, 0xFF	; 255
    18fe:	39 01       	movw	r6, r18
    1900:	f7 01       	movw	r30, r14
    1902:	93 81       	ldd	r25, Z+3	; 0x03
    1904:	f1 01       	movw	r30, r2
    1906:	93 fd       	sbrc	r25, 3
    1908:	85 91       	lpm	r24, Z+
    190a:	93 ff       	sbrs	r25, 3
    190c:	81 91       	ld	r24, Z+
    190e:	1f 01       	movw	r2, r30
    1910:	88 23       	and	r24, r24
    1912:	09 f4       	brne	.+2      	; 0x1916 <vfprintf+0x3c>
    1914:	31 c3       	rjmp	.+1634   	; 0x1f78 <vfprintf+0x69e>
    1916:	85 32       	cpi	r24, 0x25	; 37
    1918:	39 f4       	brne	.+14     	; 0x1928 <vfprintf+0x4e>
    191a:	93 fd       	sbrc	r25, 3
    191c:	85 91       	lpm	r24, Z+
    191e:	93 ff       	sbrs	r25, 3
    1920:	81 91       	ld	r24, Z+
    1922:	1f 01       	movw	r2, r30
    1924:	85 32       	cpi	r24, 0x25	; 37
    1926:	39 f4       	brne	.+14     	; 0x1936 <vfprintf+0x5c>
    1928:	b7 01       	movw	r22, r14
    192a:	90 e0       	ldi	r25, 0x00	; 0
    192c:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1930:	56 01       	movw	r10, r12
    1932:	65 01       	movw	r12, r10
    1934:	e5 cf       	rjmp	.-54     	; 0x1900 <vfprintf+0x26>
    1936:	10 e0       	ldi	r17, 0x00	; 0
    1938:	51 2c       	mov	r5, r1
    193a:	91 2c       	mov	r9, r1
    193c:	ff e1       	ldi	r31, 0x1F	; 31
    193e:	f9 15       	cp	r31, r9
    1940:	d8 f0       	brcs	.+54     	; 0x1978 <vfprintf+0x9e>
    1942:	8b 32       	cpi	r24, 0x2B	; 43
    1944:	79 f0       	breq	.+30     	; 0x1964 <vfprintf+0x8a>
    1946:	38 f4       	brcc	.+14     	; 0x1956 <vfprintf+0x7c>
    1948:	80 32       	cpi	r24, 0x20	; 32
    194a:	79 f0       	breq	.+30     	; 0x196a <vfprintf+0x90>
    194c:	83 32       	cpi	r24, 0x23	; 35
    194e:	a1 f4       	brne	.+40     	; 0x1978 <vfprintf+0x9e>
    1950:	f9 2d       	mov	r31, r9
    1952:	f0 61       	ori	r31, 0x10	; 16
    1954:	2e c0       	rjmp	.+92     	; 0x19b2 <vfprintf+0xd8>
    1956:	8d 32       	cpi	r24, 0x2D	; 45
    1958:	61 f0       	breq	.+24     	; 0x1972 <vfprintf+0x98>
    195a:	80 33       	cpi	r24, 0x30	; 48
    195c:	69 f4       	brne	.+26     	; 0x1978 <vfprintf+0x9e>
    195e:	29 2d       	mov	r18, r9
    1960:	21 60       	ori	r18, 0x01	; 1
    1962:	2d c0       	rjmp	.+90     	; 0x19be <vfprintf+0xe4>
    1964:	39 2d       	mov	r19, r9
    1966:	32 60       	ori	r19, 0x02	; 2
    1968:	93 2e       	mov	r9, r19
    196a:	89 2d       	mov	r24, r9
    196c:	84 60       	ori	r24, 0x04	; 4
    196e:	98 2e       	mov	r9, r24
    1970:	2a c0       	rjmp	.+84     	; 0x19c6 <vfprintf+0xec>
    1972:	e9 2d       	mov	r30, r9
    1974:	e8 60       	ori	r30, 0x08	; 8
    1976:	15 c0       	rjmp	.+42     	; 0x19a2 <vfprintf+0xc8>
    1978:	97 fc       	sbrc	r9, 7
    197a:	2d c0       	rjmp	.+90     	; 0x19d6 <vfprintf+0xfc>
    197c:	20 ed       	ldi	r18, 0xD0	; 208
    197e:	28 0f       	add	r18, r24
    1980:	2a 30       	cpi	r18, 0x0A	; 10
    1982:	88 f4       	brcc	.+34     	; 0x19a6 <vfprintf+0xcc>
    1984:	96 fe       	sbrs	r9, 6
    1986:	06 c0       	rjmp	.+12     	; 0x1994 <vfprintf+0xba>
    1988:	3a e0       	ldi	r19, 0x0A	; 10
    198a:	13 9f       	mul	r17, r19
    198c:	20 0d       	add	r18, r0
    198e:	11 24       	eor	r1, r1
    1990:	12 2f       	mov	r17, r18
    1992:	19 c0       	rjmp	.+50     	; 0x19c6 <vfprintf+0xec>
    1994:	8a e0       	ldi	r24, 0x0A	; 10
    1996:	58 9e       	mul	r5, r24
    1998:	20 0d       	add	r18, r0
    199a:	11 24       	eor	r1, r1
    199c:	52 2e       	mov	r5, r18
    199e:	e9 2d       	mov	r30, r9
    19a0:	e0 62       	ori	r30, 0x20	; 32
    19a2:	9e 2e       	mov	r9, r30
    19a4:	10 c0       	rjmp	.+32     	; 0x19c6 <vfprintf+0xec>
    19a6:	8e 32       	cpi	r24, 0x2E	; 46
    19a8:	31 f4       	brne	.+12     	; 0x19b6 <vfprintf+0xdc>
    19aa:	96 fc       	sbrc	r9, 6
    19ac:	e5 c2       	rjmp	.+1482   	; 0x1f78 <vfprintf+0x69e>
    19ae:	f9 2d       	mov	r31, r9
    19b0:	f0 64       	ori	r31, 0x40	; 64
    19b2:	9f 2e       	mov	r9, r31
    19b4:	08 c0       	rjmp	.+16     	; 0x19c6 <vfprintf+0xec>
    19b6:	8c 36       	cpi	r24, 0x6C	; 108
    19b8:	21 f4       	brne	.+8      	; 0x19c2 <vfprintf+0xe8>
    19ba:	29 2d       	mov	r18, r9
    19bc:	20 68       	ori	r18, 0x80	; 128
    19be:	92 2e       	mov	r9, r18
    19c0:	02 c0       	rjmp	.+4      	; 0x19c6 <vfprintf+0xec>
    19c2:	88 36       	cpi	r24, 0x68	; 104
    19c4:	41 f4       	brne	.+16     	; 0x19d6 <vfprintf+0xfc>
    19c6:	f1 01       	movw	r30, r2
    19c8:	93 fd       	sbrc	r25, 3
    19ca:	85 91       	lpm	r24, Z+
    19cc:	93 ff       	sbrs	r25, 3
    19ce:	81 91       	ld	r24, Z+
    19d0:	1f 01       	movw	r2, r30
    19d2:	81 11       	cpse	r24, r1
    19d4:	b3 cf       	rjmp	.-154    	; 0x193c <vfprintf+0x62>
    19d6:	9b eb       	ldi	r25, 0xBB	; 187
    19d8:	98 0f       	add	r25, r24
    19da:	93 30       	cpi	r25, 0x03	; 3
    19dc:	20 f4       	brcc	.+8      	; 0x19e6 <vfprintf+0x10c>
    19de:	99 2d       	mov	r25, r9
    19e0:	90 61       	ori	r25, 0x10	; 16
    19e2:	80 5e       	subi	r24, 0xE0	; 224
    19e4:	07 c0       	rjmp	.+14     	; 0x19f4 <vfprintf+0x11a>
    19e6:	9b e9       	ldi	r25, 0x9B	; 155
    19e8:	98 0f       	add	r25, r24
    19ea:	93 30       	cpi	r25, 0x03	; 3
    19ec:	08 f0       	brcs	.+2      	; 0x19f0 <vfprintf+0x116>
    19ee:	66 c1       	rjmp	.+716    	; 0x1cbc <vfprintf+0x3e2>
    19f0:	99 2d       	mov	r25, r9
    19f2:	9f 7e       	andi	r25, 0xEF	; 239
    19f4:	96 ff       	sbrs	r25, 6
    19f6:	16 e0       	ldi	r17, 0x06	; 6
    19f8:	9f 73       	andi	r25, 0x3F	; 63
    19fa:	99 2e       	mov	r9, r25
    19fc:	85 36       	cpi	r24, 0x65	; 101
    19fe:	19 f4       	brne	.+6      	; 0x1a06 <vfprintf+0x12c>
    1a00:	90 64       	ori	r25, 0x40	; 64
    1a02:	99 2e       	mov	r9, r25
    1a04:	08 c0       	rjmp	.+16     	; 0x1a16 <vfprintf+0x13c>
    1a06:	86 36       	cpi	r24, 0x66	; 102
    1a08:	21 f4       	brne	.+8      	; 0x1a12 <vfprintf+0x138>
    1a0a:	39 2f       	mov	r19, r25
    1a0c:	30 68       	ori	r19, 0x80	; 128
    1a0e:	93 2e       	mov	r9, r19
    1a10:	02 c0       	rjmp	.+4      	; 0x1a16 <vfprintf+0x13c>
    1a12:	11 11       	cpse	r17, r1
    1a14:	11 50       	subi	r17, 0x01	; 1
    1a16:	97 fe       	sbrs	r9, 7
    1a18:	07 c0       	rjmp	.+14     	; 0x1a28 <vfprintf+0x14e>
    1a1a:	1c 33       	cpi	r17, 0x3C	; 60
    1a1c:	50 f4       	brcc	.+20     	; 0x1a32 <vfprintf+0x158>
    1a1e:	44 24       	eor	r4, r4
    1a20:	43 94       	inc	r4
    1a22:	41 0e       	add	r4, r17
    1a24:	27 e0       	ldi	r18, 0x07	; 7
    1a26:	0b c0       	rjmp	.+22     	; 0x1a3e <vfprintf+0x164>
    1a28:	18 30       	cpi	r17, 0x08	; 8
    1a2a:	38 f0       	brcs	.+14     	; 0x1a3a <vfprintf+0x160>
    1a2c:	27 e0       	ldi	r18, 0x07	; 7
    1a2e:	17 e0       	ldi	r17, 0x07	; 7
    1a30:	05 c0       	rjmp	.+10     	; 0x1a3c <vfprintf+0x162>
    1a32:	27 e0       	ldi	r18, 0x07	; 7
    1a34:	9c e3       	ldi	r25, 0x3C	; 60
    1a36:	49 2e       	mov	r4, r25
    1a38:	02 c0       	rjmp	.+4      	; 0x1a3e <vfprintf+0x164>
    1a3a:	21 2f       	mov	r18, r17
    1a3c:	41 2c       	mov	r4, r1
    1a3e:	56 01       	movw	r10, r12
    1a40:	84 e0       	ldi	r24, 0x04	; 4
    1a42:	a8 0e       	add	r10, r24
    1a44:	b1 1c       	adc	r11, r1
    1a46:	f6 01       	movw	r30, r12
    1a48:	60 81       	ld	r22, Z
    1a4a:	71 81       	ldd	r23, Z+1	; 0x01
    1a4c:	82 81       	ldd	r24, Z+2	; 0x02
    1a4e:	93 81       	ldd	r25, Z+3	; 0x03
    1a50:	04 2d       	mov	r16, r4
    1a52:	a3 01       	movw	r20, r6
    1a54:	0e 94 18 11 	call	0x2230	; 0x2230 <__ftoa_engine>
    1a58:	6c 01       	movw	r12, r24
    1a5a:	f9 81       	ldd	r31, Y+1	; 0x01
    1a5c:	fc 87       	std	Y+12, r31	; 0x0c
    1a5e:	f0 ff       	sbrs	r31, 0
    1a60:	02 c0       	rjmp	.+4      	; 0x1a66 <vfprintf+0x18c>
    1a62:	f3 ff       	sbrs	r31, 3
    1a64:	06 c0       	rjmp	.+12     	; 0x1a72 <vfprintf+0x198>
    1a66:	91 fc       	sbrc	r9, 1
    1a68:	06 c0       	rjmp	.+12     	; 0x1a76 <vfprintf+0x19c>
    1a6a:	92 fe       	sbrs	r9, 2
    1a6c:	06 c0       	rjmp	.+12     	; 0x1a7a <vfprintf+0x1a0>
    1a6e:	00 e2       	ldi	r16, 0x20	; 32
    1a70:	05 c0       	rjmp	.+10     	; 0x1a7c <vfprintf+0x1a2>
    1a72:	0d e2       	ldi	r16, 0x2D	; 45
    1a74:	03 c0       	rjmp	.+6      	; 0x1a7c <vfprintf+0x1a2>
    1a76:	0b e2       	ldi	r16, 0x2B	; 43
    1a78:	01 c0       	rjmp	.+2      	; 0x1a7c <vfprintf+0x1a2>
    1a7a:	00 e0       	ldi	r16, 0x00	; 0
    1a7c:	8c 85       	ldd	r24, Y+12	; 0x0c
    1a7e:	8c 70       	andi	r24, 0x0C	; 12
    1a80:	19 f0       	breq	.+6      	; 0x1a88 <vfprintf+0x1ae>
    1a82:	01 11       	cpse	r16, r1
    1a84:	5a c2       	rjmp	.+1204   	; 0x1f3a <vfprintf+0x660>
    1a86:	9b c2       	rjmp	.+1334   	; 0x1fbe <vfprintf+0x6e4>
    1a88:	97 fe       	sbrs	r9, 7
    1a8a:	10 c0       	rjmp	.+32     	; 0x1aac <vfprintf+0x1d2>
    1a8c:	4c 0c       	add	r4, r12
    1a8e:	fc 85       	ldd	r31, Y+12	; 0x0c
    1a90:	f4 ff       	sbrs	r31, 4
    1a92:	04 c0       	rjmp	.+8      	; 0x1a9c <vfprintf+0x1c2>
    1a94:	8a 81       	ldd	r24, Y+2	; 0x02
    1a96:	81 33       	cpi	r24, 0x31	; 49
    1a98:	09 f4       	brne	.+2      	; 0x1a9c <vfprintf+0x1c2>
    1a9a:	4a 94       	dec	r4
    1a9c:	14 14       	cp	r1, r4
    1a9e:	74 f5       	brge	.+92     	; 0x1afc <vfprintf+0x222>
    1aa0:	28 e0       	ldi	r18, 0x08	; 8
    1aa2:	24 15       	cp	r18, r4
    1aa4:	78 f5       	brcc	.+94     	; 0x1b04 <vfprintf+0x22a>
    1aa6:	88 e0       	ldi	r24, 0x08	; 8
    1aa8:	48 2e       	mov	r4, r24
    1aaa:	2c c0       	rjmp	.+88     	; 0x1b04 <vfprintf+0x22a>
    1aac:	96 fc       	sbrc	r9, 6
    1aae:	2a c0       	rjmp	.+84     	; 0x1b04 <vfprintf+0x22a>
    1ab0:	81 2f       	mov	r24, r17
    1ab2:	90 e0       	ldi	r25, 0x00	; 0
    1ab4:	8c 15       	cp	r24, r12
    1ab6:	9d 05       	cpc	r25, r13
    1ab8:	9c f0       	brlt	.+38     	; 0x1ae0 <vfprintf+0x206>
    1aba:	3c ef       	ldi	r19, 0xFC	; 252
    1abc:	c3 16       	cp	r12, r19
    1abe:	3f ef       	ldi	r19, 0xFF	; 255
    1ac0:	d3 06       	cpc	r13, r19
    1ac2:	74 f0       	brlt	.+28     	; 0x1ae0 <vfprintf+0x206>
    1ac4:	89 2d       	mov	r24, r9
    1ac6:	80 68       	ori	r24, 0x80	; 128
    1ac8:	98 2e       	mov	r9, r24
    1aca:	0a c0       	rjmp	.+20     	; 0x1ae0 <vfprintf+0x206>
    1acc:	e2 e0       	ldi	r30, 0x02	; 2
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	ec 0f       	add	r30, r28
    1ad2:	fd 1f       	adc	r31, r29
    1ad4:	e1 0f       	add	r30, r17
    1ad6:	f1 1d       	adc	r31, r1
    1ad8:	80 81       	ld	r24, Z
    1ada:	80 33       	cpi	r24, 0x30	; 48
    1adc:	19 f4       	brne	.+6      	; 0x1ae4 <vfprintf+0x20a>
    1ade:	11 50       	subi	r17, 0x01	; 1
    1ae0:	11 11       	cpse	r17, r1
    1ae2:	f4 cf       	rjmp	.-24     	; 0x1acc <vfprintf+0x1f2>
    1ae4:	97 fe       	sbrs	r9, 7
    1ae6:	0e c0       	rjmp	.+28     	; 0x1b04 <vfprintf+0x22a>
    1ae8:	44 24       	eor	r4, r4
    1aea:	43 94       	inc	r4
    1aec:	41 0e       	add	r4, r17
    1aee:	81 2f       	mov	r24, r17
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	c8 16       	cp	r12, r24
    1af4:	d9 06       	cpc	r13, r25
    1af6:	2c f4       	brge	.+10     	; 0x1b02 <vfprintf+0x228>
    1af8:	1c 19       	sub	r17, r12
    1afa:	04 c0       	rjmp	.+8      	; 0x1b04 <vfprintf+0x22a>
    1afc:	44 24       	eor	r4, r4
    1afe:	43 94       	inc	r4
    1b00:	01 c0       	rjmp	.+2      	; 0x1b04 <vfprintf+0x22a>
    1b02:	10 e0       	ldi	r17, 0x00	; 0
    1b04:	97 fe       	sbrs	r9, 7
    1b06:	06 c0       	rjmp	.+12     	; 0x1b14 <vfprintf+0x23a>
    1b08:	1c 14       	cp	r1, r12
    1b0a:	1d 04       	cpc	r1, r13
    1b0c:	34 f4       	brge	.+12     	; 0x1b1a <vfprintf+0x240>
    1b0e:	c6 01       	movw	r24, r12
    1b10:	01 96       	adiw	r24, 0x01	; 1
    1b12:	05 c0       	rjmp	.+10     	; 0x1b1e <vfprintf+0x244>
    1b14:	85 e0       	ldi	r24, 0x05	; 5
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	02 c0       	rjmp	.+4      	; 0x1b1e <vfprintf+0x244>
    1b1a:	81 e0       	ldi	r24, 0x01	; 1
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	01 11       	cpse	r16, r1
    1b20:	01 96       	adiw	r24, 0x01	; 1
    1b22:	11 23       	and	r17, r17
    1b24:	31 f0       	breq	.+12     	; 0x1b32 <vfprintf+0x258>
    1b26:	21 2f       	mov	r18, r17
    1b28:	30 e0       	ldi	r19, 0x00	; 0
    1b2a:	2f 5f       	subi	r18, 0xFF	; 255
    1b2c:	3f 4f       	sbci	r19, 0xFF	; 255
    1b2e:	82 0f       	add	r24, r18
    1b30:	93 1f       	adc	r25, r19
    1b32:	25 2d       	mov	r18, r5
    1b34:	30 e0       	ldi	r19, 0x00	; 0
    1b36:	82 17       	cp	r24, r18
    1b38:	93 07       	cpc	r25, r19
    1b3a:	14 f4       	brge	.+4      	; 0x1b40 <vfprintf+0x266>
    1b3c:	58 1a       	sub	r5, r24
    1b3e:	01 c0       	rjmp	.+2      	; 0x1b42 <vfprintf+0x268>
    1b40:	51 2c       	mov	r5, r1
    1b42:	89 2d       	mov	r24, r9
    1b44:	89 70       	andi	r24, 0x09	; 9
    1b46:	49 f4       	brne	.+18     	; 0x1b5a <vfprintf+0x280>
    1b48:	55 20       	and	r5, r5
    1b4a:	39 f0       	breq	.+14     	; 0x1b5a <vfprintf+0x280>
    1b4c:	b7 01       	movw	r22, r14
    1b4e:	80 e2       	ldi	r24, 0x20	; 32
    1b50:	90 e0       	ldi	r25, 0x00	; 0
    1b52:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1b56:	5a 94       	dec	r5
    1b58:	f7 cf       	rjmp	.-18     	; 0x1b48 <vfprintf+0x26e>
    1b5a:	00 23       	and	r16, r16
    1b5c:	29 f0       	breq	.+10     	; 0x1b68 <vfprintf+0x28e>
    1b5e:	b7 01       	movw	r22, r14
    1b60:	80 2f       	mov	r24, r16
    1b62:	90 e0       	ldi	r25, 0x00	; 0
    1b64:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1b68:	93 fc       	sbrc	r9, 3
    1b6a:	09 c0       	rjmp	.+18     	; 0x1b7e <vfprintf+0x2a4>
    1b6c:	55 20       	and	r5, r5
    1b6e:	39 f0       	breq	.+14     	; 0x1b7e <vfprintf+0x2a4>
    1b70:	b7 01       	movw	r22, r14
    1b72:	80 e3       	ldi	r24, 0x30	; 48
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1b7a:	5a 94       	dec	r5
    1b7c:	f7 cf       	rjmp	.-18     	; 0x1b6c <vfprintf+0x292>
    1b7e:	97 fe       	sbrs	r9, 7
    1b80:	4c c0       	rjmp	.+152    	; 0x1c1a <vfprintf+0x340>
    1b82:	46 01       	movw	r8, r12
    1b84:	d7 fe       	sbrs	r13, 7
    1b86:	02 c0       	rjmp	.+4      	; 0x1b8c <vfprintf+0x2b2>
    1b88:	81 2c       	mov	r8, r1
    1b8a:	91 2c       	mov	r9, r1
    1b8c:	c6 01       	movw	r24, r12
    1b8e:	88 19       	sub	r24, r8
    1b90:	99 09       	sbc	r25, r9
    1b92:	f3 01       	movw	r30, r6
    1b94:	e8 0f       	add	r30, r24
    1b96:	f9 1f       	adc	r31, r25
    1b98:	fe 87       	std	Y+14, r31	; 0x0e
    1b9a:	ed 87       	std	Y+13, r30	; 0x0d
    1b9c:	96 01       	movw	r18, r12
    1b9e:	24 19       	sub	r18, r4
    1ba0:	31 09       	sbc	r19, r1
    1ba2:	38 8b       	std	Y+16, r19	; 0x10
    1ba4:	2f 87       	std	Y+15, r18	; 0x0f
    1ba6:	01 2f       	mov	r16, r17
    1ba8:	10 e0       	ldi	r17, 0x00	; 0
    1baa:	11 95       	neg	r17
    1bac:	01 95       	neg	r16
    1bae:	11 09       	sbc	r17, r1
    1bb0:	3f ef       	ldi	r19, 0xFF	; 255
    1bb2:	83 16       	cp	r8, r19
    1bb4:	93 06       	cpc	r9, r19
    1bb6:	29 f4       	brne	.+10     	; 0x1bc2 <vfprintf+0x2e8>
    1bb8:	b7 01       	movw	r22, r14
    1bba:	8e e2       	ldi	r24, 0x2E	; 46
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1bc2:	c8 14       	cp	r12, r8
    1bc4:	d9 04       	cpc	r13, r9
    1bc6:	4c f0       	brlt	.+18     	; 0x1bda <vfprintf+0x300>
    1bc8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bca:	98 89       	ldd	r25, Y+16	; 0x10
    1bcc:	88 15       	cp	r24, r8
    1bce:	99 05       	cpc	r25, r9
    1bd0:	24 f4       	brge	.+8      	; 0x1bda <vfprintf+0x300>
    1bd2:	ed 85       	ldd	r30, Y+13	; 0x0d
    1bd4:	fe 85       	ldd	r31, Y+14	; 0x0e
    1bd6:	81 81       	ldd	r24, Z+1	; 0x01
    1bd8:	01 c0       	rjmp	.+2      	; 0x1bdc <vfprintf+0x302>
    1bda:	80 e3       	ldi	r24, 0x30	; 48
    1bdc:	f1 e0       	ldi	r31, 0x01	; 1
    1bde:	8f 1a       	sub	r8, r31
    1be0:	91 08       	sbc	r9, r1
    1be2:	2d 85       	ldd	r18, Y+13	; 0x0d
    1be4:	3e 85       	ldd	r19, Y+14	; 0x0e
    1be6:	2f 5f       	subi	r18, 0xFF	; 255
    1be8:	3f 4f       	sbci	r19, 0xFF	; 255
    1bea:	3e 87       	std	Y+14, r19	; 0x0e
    1bec:	2d 87       	std	Y+13, r18	; 0x0d
    1bee:	80 16       	cp	r8, r16
    1bf0:	91 06       	cpc	r9, r17
    1bf2:	2c f0       	brlt	.+10     	; 0x1bfe <vfprintf+0x324>
    1bf4:	b7 01       	movw	r22, r14
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1bfc:	d9 cf       	rjmp	.-78     	; 0x1bb0 <vfprintf+0x2d6>
    1bfe:	c8 14       	cp	r12, r8
    1c00:	d9 04       	cpc	r13, r9
    1c02:	41 f4       	brne	.+16     	; 0x1c14 <vfprintf+0x33a>
    1c04:	9a 81       	ldd	r25, Y+2	; 0x02
    1c06:	96 33       	cpi	r25, 0x36	; 54
    1c08:	20 f4       	brcc	.+8      	; 0x1c12 <vfprintf+0x338>
    1c0a:	95 33       	cpi	r25, 0x35	; 53
    1c0c:	19 f4       	brne	.+6      	; 0x1c14 <vfprintf+0x33a>
    1c0e:	3c 85       	ldd	r19, Y+12	; 0x0c
    1c10:	34 ff       	sbrs	r19, 4
    1c12:	81 e3       	ldi	r24, 0x31	; 49
    1c14:	b7 01       	movw	r22, r14
    1c16:	90 e0       	ldi	r25, 0x00	; 0
    1c18:	4e c0       	rjmp	.+156    	; 0x1cb6 <vfprintf+0x3dc>
    1c1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c1c:	81 33       	cpi	r24, 0x31	; 49
    1c1e:	19 f0       	breq	.+6      	; 0x1c26 <vfprintf+0x34c>
    1c20:	9c 85       	ldd	r25, Y+12	; 0x0c
    1c22:	9f 7e       	andi	r25, 0xEF	; 239
    1c24:	9c 87       	std	Y+12, r25	; 0x0c
    1c26:	b7 01       	movw	r22, r14
    1c28:	90 e0       	ldi	r25, 0x00	; 0
    1c2a:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1c2e:	11 11       	cpse	r17, r1
    1c30:	05 c0       	rjmp	.+10     	; 0x1c3c <vfprintf+0x362>
    1c32:	94 fc       	sbrc	r9, 4
    1c34:	18 c0       	rjmp	.+48     	; 0x1c66 <vfprintf+0x38c>
    1c36:	85 e6       	ldi	r24, 0x65	; 101
    1c38:	90 e0       	ldi	r25, 0x00	; 0
    1c3a:	17 c0       	rjmp	.+46     	; 0x1c6a <vfprintf+0x390>
    1c3c:	b7 01       	movw	r22, r14
    1c3e:	8e e2       	ldi	r24, 0x2E	; 46
    1c40:	90 e0       	ldi	r25, 0x00	; 0
    1c42:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1c46:	1e 5f       	subi	r17, 0xFE	; 254
    1c48:	82 e0       	ldi	r24, 0x02	; 2
    1c4a:	01 e0       	ldi	r16, 0x01	; 1
    1c4c:	08 0f       	add	r16, r24
    1c4e:	f3 01       	movw	r30, r6
    1c50:	e8 0f       	add	r30, r24
    1c52:	f1 1d       	adc	r31, r1
    1c54:	80 81       	ld	r24, Z
    1c56:	b7 01       	movw	r22, r14
    1c58:	90 e0       	ldi	r25, 0x00	; 0
    1c5a:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1c5e:	80 2f       	mov	r24, r16
    1c60:	01 13       	cpse	r16, r17
    1c62:	f3 cf       	rjmp	.-26     	; 0x1c4a <vfprintf+0x370>
    1c64:	e6 cf       	rjmp	.-52     	; 0x1c32 <vfprintf+0x358>
    1c66:	85 e4       	ldi	r24, 0x45	; 69
    1c68:	90 e0       	ldi	r25, 0x00	; 0
    1c6a:	b7 01       	movw	r22, r14
    1c6c:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1c70:	d7 fc       	sbrc	r13, 7
    1c72:	06 c0       	rjmp	.+12     	; 0x1c80 <vfprintf+0x3a6>
    1c74:	c1 14       	cp	r12, r1
    1c76:	d1 04       	cpc	r13, r1
    1c78:	41 f4       	brne	.+16     	; 0x1c8a <vfprintf+0x3b0>
    1c7a:	ec 85       	ldd	r30, Y+12	; 0x0c
    1c7c:	e4 ff       	sbrs	r30, 4
    1c7e:	05 c0       	rjmp	.+10     	; 0x1c8a <vfprintf+0x3b0>
    1c80:	d1 94       	neg	r13
    1c82:	c1 94       	neg	r12
    1c84:	d1 08       	sbc	r13, r1
    1c86:	8d e2       	ldi	r24, 0x2D	; 45
    1c88:	01 c0       	rjmp	.+2      	; 0x1c8c <vfprintf+0x3b2>
    1c8a:	8b e2       	ldi	r24, 0x2B	; 43
    1c8c:	b7 01       	movw	r22, r14
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1c94:	80 e3       	ldi	r24, 0x30	; 48
    1c96:	2a e0       	ldi	r18, 0x0A	; 10
    1c98:	c2 16       	cp	r12, r18
    1c9a:	d1 04       	cpc	r13, r1
    1c9c:	2c f0       	brlt	.+10     	; 0x1ca8 <vfprintf+0x3ce>
    1c9e:	8f 5f       	subi	r24, 0xFF	; 255
    1ca0:	fa e0       	ldi	r31, 0x0A	; 10
    1ca2:	cf 1a       	sub	r12, r31
    1ca4:	d1 08       	sbc	r13, r1
    1ca6:	f7 cf       	rjmp	.-18     	; 0x1c96 <vfprintf+0x3bc>
    1ca8:	b7 01       	movw	r22, r14
    1caa:	90 e0       	ldi	r25, 0x00	; 0
    1cac:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1cb0:	b7 01       	movw	r22, r14
    1cb2:	c6 01       	movw	r24, r12
    1cb4:	c0 96       	adiw	r24, 0x30	; 48
    1cb6:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1cba:	54 c1       	rjmp	.+680    	; 0x1f64 <vfprintf+0x68a>
    1cbc:	83 36       	cpi	r24, 0x63	; 99
    1cbe:	31 f0       	breq	.+12     	; 0x1ccc <vfprintf+0x3f2>
    1cc0:	83 37       	cpi	r24, 0x73	; 115
    1cc2:	79 f0       	breq	.+30     	; 0x1ce2 <vfprintf+0x408>
    1cc4:	83 35       	cpi	r24, 0x53	; 83
    1cc6:	09 f0       	breq	.+2      	; 0x1cca <vfprintf+0x3f0>
    1cc8:	56 c0       	rjmp	.+172    	; 0x1d76 <vfprintf+0x49c>
    1cca:	20 c0       	rjmp	.+64     	; 0x1d0c <vfprintf+0x432>
    1ccc:	56 01       	movw	r10, r12
    1cce:	32 e0       	ldi	r19, 0x02	; 2
    1cd0:	a3 0e       	add	r10, r19
    1cd2:	b1 1c       	adc	r11, r1
    1cd4:	f6 01       	movw	r30, r12
    1cd6:	80 81       	ld	r24, Z
    1cd8:	89 83       	std	Y+1, r24	; 0x01
    1cda:	01 e0       	ldi	r16, 0x01	; 1
    1cdc:	10 e0       	ldi	r17, 0x00	; 0
    1cde:	63 01       	movw	r12, r6
    1ce0:	12 c0       	rjmp	.+36     	; 0x1d06 <vfprintf+0x42c>
    1ce2:	56 01       	movw	r10, r12
    1ce4:	f2 e0       	ldi	r31, 0x02	; 2
    1ce6:	af 0e       	add	r10, r31
    1ce8:	b1 1c       	adc	r11, r1
    1cea:	f6 01       	movw	r30, r12
    1cec:	c0 80       	ld	r12, Z
    1cee:	d1 80       	ldd	r13, Z+1	; 0x01
    1cf0:	96 fe       	sbrs	r9, 6
    1cf2:	03 c0       	rjmp	.+6      	; 0x1cfa <vfprintf+0x420>
    1cf4:	61 2f       	mov	r22, r17
    1cf6:	70 e0       	ldi	r23, 0x00	; 0
    1cf8:	02 c0       	rjmp	.+4      	; 0x1cfe <vfprintf+0x424>
    1cfa:	6f ef       	ldi	r22, 0xFF	; 255
    1cfc:	7f ef       	ldi	r23, 0xFF	; 255
    1cfe:	c6 01       	movw	r24, r12
    1d00:	0e 94 04 12 	call	0x2408	; 0x2408 <strnlen>
    1d04:	8c 01       	movw	r16, r24
    1d06:	f9 2d       	mov	r31, r9
    1d08:	ff 77       	andi	r31, 0x7F	; 127
    1d0a:	14 c0       	rjmp	.+40     	; 0x1d34 <vfprintf+0x45a>
    1d0c:	56 01       	movw	r10, r12
    1d0e:	22 e0       	ldi	r18, 0x02	; 2
    1d10:	a2 0e       	add	r10, r18
    1d12:	b1 1c       	adc	r11, r1
    1d14:	f6 01       	movw	r30, r12
    1d16:	c0 80       	ld	r12, Z
    1d18:	d1 80       	ldd	r13, Z+1	; 0x01
    1d1a:	96 fe       	sbrs	r9, 6
    1d1c:	03 c0       	rjmp	.+6      	; 0x1d24 <vfprintf+0x44a>
    1d1e:	61 2f       	mov	r22, r17
    1d20:	70 e0       	ldi	r23, 0x00	; 0
    1d22:	02 c0       	rjmp	.+4      	; 0x1d28 <vfprintf+0x44e>
    1d24:	6f ef       	ldi	r22, 0xFF	; 255
    1d26:	7f ef       	ldi	r23, 0xFF	; 255
    1d28:	c6 01       	movw	r24, r12
    1d2a:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <strnlen_P>
    1d2e:	8c 01       	movw	r16, r24
    1d30:	f9 2d       	mov	r31, r9
    1d32:	f0 68       	ori	r31, 0x80	; 128
    1d34:	9f 2e       	mov	r9, r31
    1d36:	f3 fd       	sbrc	r31, 3
    1d38:	1a c0       	rjmp	.+52     	; 0x1d6e <vfprintf+0x494>
    1d3a:	85 2d       	mov	r24, r5
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	08 17       	cp	r16, r24
    1d40:	19 07       	cpc	r17, r25
    1d42:	a8 f4       	brcc	.+42     	; 0x1d6e <vfprintf+0x494>
    1d44:	b7 01       	movw	r22, r14
    1d46:	80 e2       	ldi	r24, 0x20	; 32
    1d48:	90 e0       	ldi	r25, 0x00	; 0
    1d4a:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1d4e:	5a 94       	dec	r5
    1d50:	f4 cf       	rjmp	.-24     	; 0x1d3a <vfprintf+0x460>
    1d52:	f6 01       	movw	r30, r12
    1d54:	97 fc       	sbrc	r9, 7
    1d56:	85 91       	lpm	r24, Z+
    1d58:	97 fe       	sbrs	r9, 7
    1d5a:	81 91       	ld	r24, Z+
    1d5c:	6f 01       	movw	r12, r30
    1d5e:	b7 01       	movw	r22, r14
    1d60:	90 e0       	ldi	r25, 0x00	; 0
    1d62:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1d66:	51 10       	cpse	r5, r1
    1d68:	5a 94       	dec	r5
    1d6a:	01 50       	subi	r16, 0x01	; 1
    1d6c:	11 09       	sbc	r17, r1
    1d6e:	01 15       	cp	r16, r1
    1d70:	11 05       	cpc	r17, r1
    1d72:	79 f7       	brne	.-34     	; 0x1d52 <vfprintf+0x478>
    1d74:	f7 c0       	rjmp	.+494    	; 0x1f64 <vfprintf+0x68a>
    1d76:	84 36       	cpi	r24, 0x64	; 100
    1d78:	11 f0       	breq	.+4      	; 0x1d7e <vfprintf+0x4a4>
    1d7a:	89 36       	cpi	r24, 0x69	; 105
    1d7c:	61 f5       	brne	.+88     	; 0x1dd6 <vfprintf+0x4fc>
    1d7e:	56 01       	movw	r10, r12
    1d80:	97 fe       	sbrs	r9, 7
    1d82:	09 c0       	rjmp	.+18     	; 0x1d96 <vfprintf+0x4bc>
    1d84:	24 e0       	ldi	r18, 0x04	; 4
    1d86:	a2 0e       	add	r10, r18
    1d88:	b1 1c       	adc	r11, r1
    1d8a:	f6 01       	movw	r30, r12
    1d8c:	60 81       	ld	r22, Z
    1d8e:	71 81       	ldd	r23, Z+1	; 0x01
    1d90:	82 81       	ldd	r24, Z+2	; 0x02
    1d92:	93 81       	ldd	r25, Z+3	; 0x03
    1d94:	0a c0       	rjmp	.+20     	; 0x1daa <vfprintf+0x4d0>
    1d96:	f2 e0       	ldi	r31, 0x02	; 2
    1d98:	af 0e       	add	r10, r31
    1d9a:	b1 1c       	adc	r11, r1
    1d9c:	f6 01       	movw	r30, r12
    1d9e:	60 81       	ld	r22, Z
    1da0:	71 81       	ldd	r23, Z+1	; 0x01
    1da2:	07 2e       	mov	r0, r23
    1da4:	00 0c       	add	r0, r0
    1da6:	88 0b       	sbc	r24, r24
    1da8:	99 0b       	sbc	r25, r25
    1daa:	f9 2d       	mov	r31, r9
    1dac:	ff 76       	andi	r31, 0x6F	; 111
    1dae:	9f 2e       	mov	r9, r31
    1db0:	97 ff       	sbrs	r25, 7
    1db2:	09 c0       	rjmp	.+18     	; 0x1dc6 <vfprintf+0x4ec>
    1db4:	90 95       	com	r25
    1db6:	80 95       	com	r24
    1db8:	70 95       	com	r23
    1dba:	61 95       	neg	r22
    1dbc:	7f 4f       	sbci	r23, 0xFF	; 255
    1dbe:	8f 4f       	sbci	r24, 0xFF	; 255
    1dc0:	9f 4f       	sbci	r25, 0xFF	; 255
    1dc2:	f0 68       	ori	r31, 0x80	; 128
    1dc4:	9f 2e       	mov	r9, r31
    1dc6:	2a e0       	ldi	r18, 0x0A	; 10
    1dc8:	30 e0       	ldi	r19, 0x00	; 0
    1dca:	a3 01       	movw	r20, r6
    1dcc:	0e 94 6d 12 	call	0x24da	; 0x24da <__ultoa_invert>
    1dd0:	c8 2e       	mov	r12, r24
    1dd2:	c6 18       	sub	r12, r6
    1dd4:	3f c0       	rjmp	.+126    	; 0x1e54 <vfprintf+0x57a>
    1dd6:	09 2d       	mov	r16, r9
    1dd8:	85 37       	cpi	r24, 0x75	; 117
    1dda:	21 f4       	brne	.+8      	; 0x1de4 <vfprintf+0x50a>
    1ddc:	0f 7e       	andi	r16, 0xEF	; 239
    1dde:	2a e0       	ldi	r18, 0x0A	; 10
    1de0:	30 e0       	ldi	r19, 0x00	; 0
    1de2:	1d c0       	rjmp	.+58     	; 0x1e1e <vfprintf+0x544>
    1de4:	09 7f       	andi	r16, 0xF9	; 249
    1de6:	8f 36       	cpi	r24, 0x6F	; 111
    1de8:	91 f0       	breq	.+36     	; 0x1e0e <vfprintf+0x534>
    1dea:	18 f4       	brcc	.+6      	; 0x1df2 <vfprintf+0x518>
    1dec:	88 35       	cpi	r24, 0x58	; 88
    1dee:	59 f0       	breq	.+22     	; 0x1e06 <vfprintf+0x52c>
    1df0:	c3 c0       	rjmp	.+390    	; 0x1f78 <vfprintf+0x69e>
    1df2:	80 37       	cpi	r24, 0x70	; 112
    1df4:	19 f0       	breq	.+6      	; 0x1dfc <vfprintf+0x522>
    1df6:	88 37       	cpi	r24, 0x78	; 120
    1df8:	11 f0       	breq	.+4      	; 0x1dfe <vfprintf+0x524>
    1dfa:	be c0       	rjmp	.+380    	; 0x1f78 <vfprintf+0x69e>
    1dfc:	00 61       	ori	r16, 0x10	; 16
    1dfe:	04 ff       	sbrs	r16, 4
    1e00:	09 c0       	rjmp	.+18     	; 0x1e14 <vfprintf+0x53a>
    1e02:	04 60       	ori	r16, 0x04	; 4
    1e04:	07 c0       	rjmp	.+14     	; 0x1e14 <vfprintf+0x53a>
    1e06:	94 fe       	sbrs	r9, 4
    1e08:	08 c0       	rjmp	.+16     	; 0x1e1a <vfprintf+0x540>
    1e0a:	06 60       	ori	r16, 0x06	; 6
    1e0c:	06 c0       	rjmp	.+12     	; 0x1e1a <vfprintf+0x540>
    1e0e:	28 e0       	ldi	r18, 0x08	; 8
    1e10:	30 e0       	ldi	r19, 0x00	; 0
    1e12:	05 c0       	rjmp	.+10     	; 0x1e1e <vfprintf+0x544>
    1e14:	20 e1       	ldi	r18, 0x10	; 16
    1e16:	30 e0       	ldi	r19, 0x00	; 0
    1e18:	02 c0       	rjmp	.+4      	; 0x1e1e <vfprintf+0x544>
    1e1a:	20 e1       	ldi	r18, 0x10	; 16
    1e1c:	32 e0       	ldi	r19, 0x02	; 2
    1e1e:	56 01       	movw	r10, r12
    1e20:	07 ff       	sbrs	r16, 7
    1e22:	09 c0       	rjmp	.+18     	; 0x1e36 <vfprintf+0x55c>
    1e24:	84 e0       	ldi	r24, 0x04	; 4
    1e26:	a8 0e       	add	r10, r24
    1e28:	b1 1c       	adc	r11, r1
    1e2a:	f6 01       	movw	r30, r12
    1e2c:	60 81       	ld	r22, Z
    1e2e:	71 81       	ldd	r23, Z+1	; 0x01
    1e30:	82 81       	ldd	r24, Z+2	; 0x02
    1e32:	93 81       	ldd	r25, Z+3	; 0x03
    1e34:	08 c0       	rjmp	.+16     	; 0x1e46 <vfprintf+0x56c>
    1e36:	f2 e0       	ldi	r31, 0x02	; 2
    1e38:	af 0e       	add	r10, r31
    1e3a:	b1 1c       	adc	r11, r1
    1e3c:	f6 01       	movw	r30, r12
    1e3e:	60 81       	ld	r22, Z
    1e40:	71 81       	ldd	r23, Z+1	; 0x01
    1e42:	80 e0       	ldi	r24, 0x00	; 0
    1e44:	90 e0       	ldi	r25, 0x00	; 0
    1e46:	a3 01       	movw	r20, r6
    1e48:	0e 94 6d 12 	call	0x24da	; 0x24da <__ultoa_invert>
    1e4c:	c8 2e       	mov	r12, r24
    1e4e:	c6 18       	sub	r12, r6
    1e50:	0f 77       	andi	r16, 0x7F	; 127
    1e52:	90 2e       	mov	r9, r16
    1e54:	96 fe       	sbrs	r9, 6
    1e56:	0b c0       	rjmp	.+22     	; 0x1e6e <vfprintf+0x594>
    1e58:	09 2d       	mov	r16, r9
    1e5a:	0e 7f       	andi	r16, 0xFE	; 254
    1e5c:	c1 16       	cp	r12, r17
    1e5e:	50 f4       	brcc	.+20     	; 0x1e74 <vfprintf+0x59a>
    1e60:	94 fe       	sbrs	r9, 4
    1e62:	0a c0       	rjmp	.+20     	; 0x1e78 <vfprintf+0x59e>
    1e64:	92 fc       	sbrc	r9, 2
    1e66:	08 c0       	rjmp	.+16     	; 0x1e78 <vfprintf+0x59e>
    1e68:	09 2d       	mov	r16, r9
    1e6a:	0e 7e       	andi	r16, 0xEE	; 238
    1e6c:	05 c0       	rjmp	.+10     	; 0x1e78 <vfprintf+0x59e>
    1e6e:	dc 2c       	mov	r13, r12
    1e70:	09 2d       	mov	r16, r9
    1e72:	03 c0       	rjmp	.+6      	; 0x1e7a <vfprintf+0x5a0>
    1e74:	dc 2c       	mov	r13, r12
    1e76:	01 c0       	rjmp	.+2      	; 0x1e7a <vfprintf+0x5a0>
    1e78:	d1 2e       	mov	r13, r17
    1e7a:	04 ff       	sbrs	r16, 4
    1e7c:	0d c0       	rjmp	.+26     	; 0x1e98 <vfprintf+0x5be>
    1e7e:	fe 01       	movw	r30, r28
    1e80:	ec 0d       	add	r30, r12
    1e82:	f1 1d       	adc	r31, r1
    1e84:	80 81       	ld	r24, Z
    1e86:	80 33       	cpi	r24, 0x30	; 48
    1e88:	11 f4       	brne	.+4      	; 0x1e8e <vfprintf+0x5b4>
    1e8a:	09 7e       	andi	r16, 0xE9	; 233
    1e8c:	09 c0       	rjmp	.+18     	; 0x1ea0 <vfprintf+0x5c6>
    1e8e:	02 ff       	sbrs	r16, 2
    1e90:	06 c0       	rjmp	.+12     	; 0x1e9e <vfprintf+0x5c4>
    1e92:	d3 94       	inc	r13
    1e94:	d3 94       	inc	r13
    1e96:	04 c0       	rjmp	.+8      	; 0x1ea0 <vfprintf+0x5c6>
    1e98:	80 2f       	mov	r24, r16
    1e9a:	86 78       	andi	r24, 0x86	; 134
    1e9c:	09 f0       	breq	.+2      	; 0x1ea0 <vfprintf+0x5c6>
    1e9e:	d3 94       	inc	r13
    1ea0:	03 fd       	sbrc	r16, 3
    1ea2:	11 c0       	rjmp	.+34     	; 0x1ec6 <vfprintf+0x5ec>
    1ea4:	00 ff       	sbrs	r16, 0
    1ea6:	06 c0       	rjmp	.+12     	; 0x1eb4 <vfprintf+0x5da>
    1ea8:	1c 2d       	mov	r17, r12
    1eaa:	d5 14       	cp	r13, r5
    1eac:	80 f4       	brcc	.+32     	; 0x1ece <vfprintf+0x5f4>
    1eae:	15 0d       	add	r17, r5
    1eb0:	1d 19       	sub	r17, r13
    1eb2:	0d c0       	rjmp	.+26     	; 0x1ece <vfprintf+0x5f4>
    1eb4:	d5 14       	cp	r13, r5
    1eb6:	58 f4       	brcc	.+22     	; 0x1ece <vfprintf+0x5f4>
    1eb8:	b7 01       	movw	r22, r14
    1eba:	80 e2       	ldi	r24, 0x20	; 32
    1ebc:	90 e0       	ldi	r25, 0x00	; 0
    1ebe:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1ec2:	d3 94       	inc	r13
    1ec4:	f7 cf       	rjmp	.-18     	; 0x1eb4 <vfprintf+0x5da>
    1ec6:	d5 14       	cp	r13, r5
    1ec8:	10 f4       	brcc	.+4      	; 0x1ece <vfprintf+0x5f4>
    1eca:	5d 18       	sub	r5, r13
    1ecc:	01 c0       	rjmp	.+2      	; 0x1ed0 <vfprintf+0x5f6>
    1ece:	51 2c       	mov	r5, r1
    1ed0:	04 ff       	sbrs	r16, 4
    1ed2:	10 c0       	rjmp	.+32     	; 0x1ef4 <vfprintf+0x61a>
    1ed4:	b7 01       	movw	r22, r14
    1ed6:	80 e3       	ldi	r24, 0x30	; 48
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1ede:	02 ff       	sbrs	r16, 2
    1ee0:	17 c0       	rjmp	.+46     	; 0x1f10 <vfprintf+0x636>
    1ee2:	01 fd       	sbrc	r16, 1
    1ee4:	03 c0       	rjmp	.+6      	; 0x1eec <vfprintf+0x612>
    1ee6:	88 e7       	ldi	r24, 0x78	; 120
    1ee8:	90 e0       	ldi	r25, 0x00	; 0
    1eea:	02 c0       	rjmp	.+4      	; 0x1ef0 <vfprintf+0x616>
    1eec:	88 e5       	ldi	r24, 0x58	; 88
    1eee:	90 e0       	ldi	r25, 0x00	; 0
    1ef0:	b7 01       	movw	r22, r14
    1ef2:	0c c0       	rjmp	.+24     	; 0x1f0c <vfprintf+0x632>
    1ef4:	80 2f       	mov	r24, r16
    1ef6:	86 78       	andi	r24, 0x86	; 134
    1ef8:	59 f0       	breq	.+22     	; 0x1f10 <vfprintf+0x636>
    1efa:	01 ff       	sbrs	r16, 1
    1efc:	02 c0       	rjmp	.+4      	; 0x1f02 <vfprintf+0x628>
    1efe:	8b e2       	ldi	r24, 0x2B	; 43
    1f00:	01 c0       	rjmp	.+2      	; 0x1f04 <vfprintf+0x62a>
    1f02:	80 e2       	ldi	r24, 0x20	; 32
    1f04:	07 fd       	sbrc	r16, 7
    1f06:	8d e2       	ldi	r24, 0x2D	; 45
    1f08:	b7 01       	movw	r22, r14
    1f0a:	90 e0       	ldi	r25, 0x00	; 0
    1f0c:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1f10:	c1 16       	cp	r12, r17
    1f12:	38 f4       	brcc	.+14     	; 0x1f22 <vfprintf+0x648>
    1f14:	b7 01       	movw	r22, r14
    1f16:	80 e3       	ldi	r24, 0x30	; 48
    1f18:	90 e0       	ldi	r25, 0x00	; 0
    1f1a:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1f1e:	11 50       	subi	r17, 0x01	; 1
    1f20:	f7 cf       	rjmp	.-18     	; 0x1f10 <vfprintf+0x636>
    1f22:	ca 94       	dec	r12
    1f24:	f3 01       	movw	r30, r6
    1f26:	ec 0d       	add	r30, r12
    1f28:	f1 1d       	adc	r31, r1
    1f2a:	80 81       	ld	r24, Z
    1f2c:	b7 01       	movw	r22, r14
    1f2e:	90 e0       	ldi	r25, 0x00	; 0
    1f30:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1f34:	c1 10       	cpse	r12, r1
    1f36:	f5 cf       	rjmp	.-22     	; 0x1f22 <vfprintf+0x648>
    1f38:	15 c0       	rjmp	.+42     	; 0x1f64 <vfprintf+0x68a>
    1f3a:	f4 e0       	ldi	r31, 0x04	; 4
    1f3c:	f5 15       	cp	r31, r5
    1f3e:	60 f5       	brcc	.+88     	; 0x1f98 <vfprintf+0x6be>
    1f40:	84 e0       	ldi	r24, 0x04	; 4
    1f42:	58 1a       	sub	r5, r24
    1f44:	93 fe       	sbrs	r9, 3
    1f46:	1f c0       	rjmp	.+62     	; 0x1f86 <vfprintf+0x6ac>
    1f48:	01 11       	cpse	r16, r1
    1f4a:	27 c0       	rjmp	.+78     	; 0x1f9a <vfprintf+0x6c0>
    1f4c:	2c 85       	ldd	r18, Y+12	; 0x0c
    1f4e:	23 ff       	sbrs	r18, 3
    1f50:	2a c0       	rjmp	.+84     	; 0x1fa6 <vfprintf+0x6cc>
    1f52:	08 e6       	ldi	r16, 0x68	; 104
    1f54:	10 e0       	ldi	r17, 0x00	; 0
    1f56:	39 2d       	mov	r19, r9
    1f58:	30 71       	andi	r19, 0x10	; 16
    1f5a:	93 2e       	mov	r9, r19
    1f5c:	f8 01       	movw	r30, r16
    1f5e:	84 91       	lpm	r24, Z
    1f60:	81 11       	cpse	r24, r1
    1f62:	24 c0       	rjmp	.+72     	; 0x1fac <vfprintf+0x6d2>
    1f64:	55 20       	and	r5, r5
    1f66:	09 f4       	brne	.+2      	; 0x1f6a <vfprintf+0x690>
    1f68:	e4 cc       	rjmp	.-1592   	; 0x1932 <vfprintf+0x58>
    1f6a:	b7 01       	movw	r22, r14
    1f6c:	80 e2       	ldi	r24, 0x20	; 32
    1f6e:	90 e0       	ldi	r25, 0x00	; 0
    1f70:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1f74:	5a 94       	dec	r5
    1f76:	f6 cf       	rjmp	.-20     	; 0x1f64 <vfprintf+0x68a>
    1f78:	f7 01       	movw	r30, r14
    1f7a:	86 81       	ldd	r24, Z+6	; 0x06
    1f7c:	97 81       	ldd	r25, Z+7	; 0x07
    1f7e:	26 c0       	rjmp	.+76     	; 0x1fcc <vfprintf+0x6f2>
    1f80:	8f ef       	ldi	r24, 0xFF	; 255
    1f82:	9f ef       	ldi	r25, 0xFF	; 255
    1f84:	23 c0       	rjmp	.+70     	; 0x1fcc <vfprintf+0x6f2>
    1f86:	b7 01       	movw	r22, r14
    1f88:	80 e2       	ldi	r24, 0x20	; 32
    1f8a:	90 e0       	ldi	r25, 0x00	; 0
    1f8c:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1f90:	5a 94       	dec	r5
    1f92:	51 10       	cpse	r5, r1
    1f94:	f8 cf       	rjmp	.-16     	; 0x1f86 <vfprintf+0x6ac>
    1f96:	d8 cf       	rjmp	.-80     	; 0x1f48 <vfprintf+0x66e>
    1f98:	51 2c       	mov	r5, r1
    1f9a:	b7 01       	movw	r22, r14
    1f9c:	80 2f       	mov	r24, r16
    1f9e:	90 e0       	ldi	r25, 0x00	; 0
    1fa0:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1fa4:	d3 cf       	rjmp	.-90     	; 0x1f4c <vfprintf+0x672>
    1fa6:	0c e6       	ldi	r16, 0x6C	; 108
    1fa8:	10 e0       	ldi	r17, 0x00	; 0
    1faa:	d5 cf       	rjmp	.-86     	; 0x1f56 <vfprintf+0x67c>
    1fac:	91 10       	cpse	r9, r1
    1fae:	80 52       	subi	r24, 0x20	; 32
    1fb0:	b7 01       	movw	r22, r14
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	0e 94 0f 12 	call	0x241e	; 0x241e <fputc>
    1fb8:	0f 5f       	subi	r16, 0xFF	; 255
    1fba:	1f 4f       	sbci	r17, 0xFF	; 255
    1fbc:	cf cf       	rjmp	.-98     	; 0x1f5c <vfprintf+0x682>
    1fbe:	23 e0       	ldi	r18, 0x03	; 3
    1fc0:	25 15       	cp	r18, r5
    1fc2:	10 f4       	brcc	.+4      	; 0x1fc8 <vfprintf+0x6ee>
    1fc4:	83 e0       	ldi	r24, 0x03	; 3
    1fc6:	bd cf       	rjmp	.-134    	; 0x1f42 <vfprintf+0x668>
    1fc8:	51 2c       	mov	r5, r1
    1fca:	c0 cf       	rjmp	.-128    	; 0x1f4c <vfprintf+0x672>
    1fcc:	60 96       	adiw	r28, 0x10	; 16
    1fce:	e2 e1       	ldi	r30, 0x12	; 18
    1fd0:	0c 94 96 10 	jmp	0x212c	; 0x212c <__epilogue_restores__>

00001fd4 <__udivmodsi4>:
    1fd4:	a1 e2       	ldi	r26, 0x21	; 33
    1fd6:	1a 2e       	mov	r1, r26
    1fd8:	aa 1b       	sub	r26, r26
    1fda:	bb 1b       	sub	r27, r27
    1fdc:	fd 01       	movw	r30, r26
    1fde:	0d c0       	rjmp	.+26     	; 0x1ffa <__udivmodsi4_ep>

00001fe0 <__udivmodsi4_loop>:
    1fe0:	aa 1f       	adc	r26, r26
    1fe2:	bb 1f       	adc	r27, r27
    1fe4:	ee 1f       	adc	r30, r30
    1fe6:	ff 1f       	adc	r31, r31
    1fe8:	a2 17       	cp	r26, r18
    1fea:	b3 07       	cpc	r27, r19
    1fec:	e4 07       	cpc	r30, r20
    1fee:	f5 07       	cpc	r31, r21
    1ff0:	20 f0       	brcs	.+8      	; 0x1ffa <__udivmodsi4_ep>
    1ff2:	a2 1b       	sub	r26, r18
    1ff4:	b3 0b       	sbc	r27, r19
    1ff6:	e4 0b       	sbc	r30, r20
    1ff8:	f5 0b       	sbc	r31, r21

00001ffa <__udivmodsi4_ep>:
    1ffa:	66 1f       	adc	r22, r22
    1ffc:	77 1f       	adc	r23, r23
    1ffe:	88 1f       	adc	r24, r24
    2000:	99 1f       	adc	r25, r25
    2002:	1a 94       	dec	r1
    2004:	69 f7       	brne	.-38     	; 0x1fe0 <__udivmodsi4_loop>
    2006:	60 95       	com	r22
    2008:	70 95       	com	r23
    200a:	80 95       	com	r24
    200c:	90 95       	com	r25
    200e:	9b 01       	movw	r18, r22
    2010:	ac 01       	movw	r20, r24
    2012:	bd 01       	movw	r22, r26
    2014:	cf 01       	movw	r24, r30
    2016:	08 95       	ret

00002018 <__umulhisi3>:
    2018:	a2 9f       	mul	r26, r18
    201a:	b0 01       	movw	r22, r0
    201c:	b3 9f       	mul	r27, r19
    201e:	c0 01       	movw	r24, r0
    2020:	a3 9f       	mul	r26, r19
    2022:	70 0d       	add	r23, r0
    2024:	81 1d       	adc	r24, r1
    2026:	11 24       	eor	r1, r1
    2028:	91 1d       	adc	r25, r1
    202a:	b2 9f       	mul	r27, r18
    202c:	70 0d       	add	r23, r0
    202e:	81 1d       	adc	r24, r1
    2030:	11 24       	eor	r1, r1
    2032:	91 1d       	adc	r25, r1
    2034:	08 95       	ret

00002036 <__umoddi3>:
    2036:	68 94       	set
    2038:	01 c0       	rjmp	.+2      	; 0x203c <__udivdi3_umoddi3>

0000203a <__udivdi3>:
    203a:	e8 94       	clt

0000203c <__udivdi3_umoddi3>:
    203c:	8f 92       	push	r8
    203e:	9f 92       	push	r9
    2040:	cf 93       	push	r28
    2042:	df 93       	push	r29
    2044:	0e 94 29 10 	call	0x2052	; 0x2052 <__udivmod64>
    2048:	df 91       	pop	r29
    204a:	cf 91       	pop	r28
    204c:	9f 90       	pop	r9
    204e:	8f 90       	pop	r8
    2050:	08 95       	ret

00002052 <__udivmod64>:
    2052:	88 24       	eor	r8, r8
    2054:	99 24       	eor	r9, r9
    2056:	f4 01       	movw	r30, r8
    2058:	e4 01       	movw	r28, r8
    205a:	b0 e4       	ldi	r27, 0x40	; 64
    205c:	9f 93       	push	r25
    205e:	aa 27       	eor	r26, r26
    2060:	9a 15       	cp	r25, r10
    2062:	8b 04       	cpc	r8, r11
    2064:	9c 04       	cpc	r9, r12
    2066:	ed 05       	cpc	r30, r13
    2068:	fe 05       	cpc	r31, r14
    206a:	cf 05       	cpc	r28, r15
    206c:	d0 07       	cpc	r29, r16
    206e:	a1 07       	cpc	r26, r17
    2070:	98 f4       	brcc	.+38     	; 0x2098 <__udivmod64+0x46>
    2072:	ad 2f       	mov	r26, r29
    2074:	dc 2f       	mov	r29, r28
    2076:	cf 2f       	mov	r28, r31
    2078:	fe 2f       	mov	r31, r30
    207a:	e9 2d       	mov	r30, r9
    207c:	98 2c       	mov	r9, r8
    207e:	89 2e       	mov	r8, r25
    2080:	98 2f       	mov	r25, r24
    2082:	87 2f       	mov	r24, r23
    2084:	76 2f       	mov	r23, r22
    2086:	65 2f       	mov	r22, r21
    2088:	54 2f       	mov	r21, r20
    208a:	43 2f       	mov	r20, r19
    208c:	32 2f       	mov	r19, r18
    208e:	22 27       	eor	r18, r18
    2090:	b8 50       	subi	r27, 0x08	; 8
    2092:	31 f7       	brne	.-52     	; 0x2060 <__udivmod64+0xe>
    2094:	bf 91       	pop	r27
    2096:	27 c0       	rjmp	.+78     	; 0x20e6 <__udivmod64+0x94>
    2098:	1b 2e       	mov	r1, r27
    209a:	bf 91       	pop	r27
    209c:	bb 27       	eor	r27, r27
    209e:	22 0f       	add	r18, r18
    20a0:	33 1f       	adc	r19, r19
    20a2:	44 1f       	adc	r20, r20
    20a4:	55 1f       	adc	r21, r21
    20a6:	66 1f       	adc	r22, r22
    20a8:	77 1f       	adc	r23, r23
    20aa:	88 1f       	adc	r24, r24
    20ac:	99 1f       	adc	r25, r25
    20ae:	88 1c       	adc	r8, r8
    20b0:	99 1c       	adc	r9, r9
    20b2:	ee 1f       	adc	r30, r30
    20b4:	ff 1f       	adc	r31, r31
    20b6:	cc 1f       	adc	r28, r28
    20b8:	dd 1f       	adc	r29, r29
    20ba:	aa 1f       	adc	r26, r26
    20bc:	bb 1f       	adc	r27, r27
    20be:	8a 14       	cp	r8, r10
    20c0:	9b 04       	cpc	r9, r11
    20c2:	ec 05       	cpc	r30, r12
    20c4:	fd 05       	cpc	r31, r13
    20c6:	ce 05       	cpc	r28, r14
    20c8:	df 05       	cpc	r29, r15
    20ca:	a0 07       	cpc	r26, r16
    20cc:	b1 07       	cpc	r27, r17
    20ce:	48 f0       	brcs	.+18     	; 0x20e2 <__udivmod64+0x90>
    20d0:	8a 18       	sub	r8, r10
    20d2:	9b 08       	sbc	r9, r11
    20d4:	ec 09       	sbc	r30, r12
    20d6:	fd 09       	sbc	r31, r13
    20d8:	ce 09       	sbc	r28, r14
    20da:	df 09       	sbc	r29, r15
    20dc:	a0 0b       	sbc	r26, r16
    20de:	b1 0b       	sbc	r27, r17
    20e0:	21 60       	ori	r18, 0x01	; 1
    20e2:	1a 94       	dec	r1
    20e4:	e1 f6       	brne	.-72     	; 0x209e <__udivmod64+0x4c>
    20e6:	2e f4       	brtc	.+10     	; 0x20f2 <__udivmod64+0xa0>
    20e8:	94 01       	movw	r18, r8
    20ea:	af 01       	movw	r20, r30
    20ec:	be 01       	movw	r22, r28
    20ee:	cd 01       	movw	r24, r26
    20f0:	00 0c       	add	r0, r0
    20f2:	08 95       	ret

000020f4 <__prologue_saves__>:
    20f4:	2f 92       	push	r2
    20f6:	3f 92       	push	r3
    20f8:	4f 92       	push	r4
    20fa:	5f 92       	push	r5
    20fc:	6f 92       	push	r6
    20fe:	7f 92       	push	r7
    2100:	8f 92       	push	r8
    2102:	9f 92       	push	r9
    2104:	af 92       	push	r10
    2106:	bf 92       	push	r11
    2108:	cf 92       	push	r12
    210a:	df 92       	push	r13
    210c:	ef 92       	push	r14
    210e:	ff 92       	push	r15
    2110:	0f 93       	push	r16
    2112:	1f 93       	push	r17
    2114:	cf 93       	push	r28
    2116:	df 93       	push	r29
    2118:	cd b7       	in	r28, 0x3d	; 61
    211a:	de b7       	in	r29, 0x3e	; 62
    211c:	ca 1b       	sub	r28, r26
    211e:	db 0b       	sbc	r29, r27
    2120:	0f b6       	in	r0, 0x3f	; 63
    2122:	f8 94       	cli
    2124:	de bf       	out	0x3e, r29	; 62
    2126:	0f be       	out	0x3f, r0	; 63
    2128:	cd bf       	out	0x3d, r28	; 61
    212a:	09 94       	ijmp

0000212c <__epilogue_restores__>:
    212c:	2a 88       	ldd	r2, Y+18	; 0x12
    212e:	39 88       	ldd	r3, Y+17	; 0x11
    2130:	48 88       	ldd	r4, Y+16	; 0x10
    2132:	5f 84       	ldd	r5, Y+15	; 0x0f
    2134:	6e 84       	ldd	r6, Y+14	; 0x0e
    2136:	7d 84       	ldd	r7, Y+13	; 0x0d
    2138:	8c 84       	ldd	r8, Y+12	; 0x0c
    213a:	9b 84       	ldd	r9, Y+11	; 0x0b
    213c:	aa 84       	ldd	r10, Y+10	; 0x0a
    213e:	b9 84       	ldd	r11, Y+9	; 0x09
    2140:	c8 84       	ldd	r12, Y+8	; 0x08
    2142:	df 80       	ldd	r13, Y+7	; 0x07
    2144:	ee 80       	ldd	r14, Y+6	; 0x06
    2146:	fd 80       	ldd	r15, Y+5	; 0x05
    2148:	0c 81       	ldd	r16, Y+4	; 0x04
    214a:	1b 81       	ldd	r17, Y+3	; 0x03
    214c:	aa 81       	ldd	r26, Y+2	; 0x02
    214e:	b9 81       	ldd	r27, Y+1	; 0x01
    2150:	ce 0f       	add	r28, r30
    2152:	d1 1d       	adc	r29, r1
    2154:	0f b6       	in	r0, 0x3f	; 63
    2156:	f8 94       	cli
    2158:	de bf       	out	0x3e, r29	; 62
    215a:	0f be       	out	0x3f, r0	; 63
    215c:	cd bf       	out	0x3d, r28	; 61
    215e:	ed 01       	movw	r28, r26
    2160:	08 95       	ret

00002162 <__ashldi3>:
    2162:	0f 93       	push	r16
    2164:	08 30       	cpi	r16, 0x08	; 8
    2166:	90 f0       	brcs	.+36     	; 0x218c <__ashldi3+0x2a>
    2168:	98 2f       	mov	r25, r24
    216a:	87 2f       	mov	r24, r23
    216c:	76 2f       	mov	r23, r22
    216e:	65 2f       	mov	r22, r21
    2170:	54 2f       	mov	r21, r20
    2172:	43 2f       	mov	r20, r19
    2174:	32 2f       	mov	r19, r18
    2176:	22 27       	eor	r18, r18
    2178:	08 50       	subi	r16, 0x08	; 8
    217a:	f4 cf       	rjmp	.-24     	; 0x2164 <__ashldi3+0x2>
    217c:	22 0f       	add	r18, r18
    217e:	33 1f       	adc	r19, r19
    2180:	44 1f       	adc	r20, r20
    2182:	55 1f       	adc	r21, r21
    2184:	66 1f       	adc	r22, r22
    2186:	77 1f       	adc	r23, r23
    2188:	88 1f       	adc	r24, r24
    218a:	99 1f       	adc	r25, r25
    218c:	0a 95       	dec	r16
    218e:	b2 f7       	brpl	.-20     	; 0x217c <__ashldi3+0x1a>
    2190:	0f 91       	pop	r16
    2192:	08 95       	ret

00002194 <__ashrdi3>:
    2194:	97 fb       	bst	r25, 7
    2196:	10 f8       	bld	r1, 0

00002198 <__lshrdi3>:
    2198:	16 94       	lsr	r1
    219a:	00 08       	sbc	r0, r0
    219c:	0f 93       	push	r16
    219e:	08 30       	cpi	r16, 0x08	; 8
    21a0:	98 f0       	brcs	.+38     	; 0x21c8 <__lshrdi3+0x30>
    21a2:	08 50       	subi	r16, 0x08	; 8
    21a4:	23 2f       	mov	r18, r19
    21a6:	34 2f       	mov	r19, r20
    21a8:	45 2f       	mov	r20, r21
    21aa:	56 2f       	mov	r21, r22
    21ac:	67 2f       	mov	r22, r23
    21ae:	78 2f       	mov	r23, r24
    21b0:	89 2f       	mov	r24, r25
    21b2:	90 2d       	mov	r25, r0
    21b4:	f4 cf       	rjmp	.-24     	; 0x219e <__lshrdi3+0x6>
    21b6:	05 94       	asr	r0
    21b8:	97 95       	ror	r25
    21ba:	87 95       	ror	r24
    21bc:	77 95       	ror	r23
    21be:	67 95       	ror	r22
    21c0:	57 95       	ror	r21
    21c2:	47 95       	ror	r20
    21c4:	37 95       	ror	r19
    21c6:	27 95       	ror	r18
    21c8:	0a 95       	dec	r16
    21ca:	aa f7       	brpl	.-22     	; 0x21b6 <__lshrdi3+0x1e>
    21cc:	0f 91       	pop	r16
    21ce:	08 95       	ret

000021d0 <__rotldi3>:
    21d0:	0f 93       	push	r16
    21d2:	08 30       	cpi	r16, 0x08	; 8
    21d4:	a0 f0       	brcs	.+40     	; 0x21fe <__rotldi3+0x2e>
    21d6:	08 50       	subi	r16, 0x08	; 8
    21d8:	09 2e       	mov	r0, r25
    21da:	98 2f       	mov	r25, r24
    21dc:	87 2f       	mov	r24, r23
    21de:	76 2f       	mov	r23, r22
    21e0:	65 2f       	mov	r22, r21
    21e2:	54 2f       	mov	r21, r20
    21e4:	43 2f       	mov	r20, r19
    21e6:	32 2f       	mov	r19, r18
    21e8:	20 2d       	mov	r18, r0
    21ea:	f3 cf       	rjmp	.-26     	; 0x21d2 <__rotldi3+0x2>
    21ec:	22 0f       	add	r18, r18
    21ee:	33 1f       	adc	r19, r19
    21f0:	44 1f       	adc	r20, r20
    21f2:	55 1f       	adc	r21, r21
    21f4:	66 1f       	adc	r22, r22
    21f6:	77 1f       	adc	r23, r23
    21f8:	88 1f       	adc	r24, r24
    21fa:	99 1f       	adc	r25, r25
    21fc:	21 1d       	adc	r18, r1
    21fe:	0a 95       	dec	r16
    2200:	aa f7       	brpl	.-22     	; 0x21ec <__rotldi3+0x1c>
    2202:	0f 91       	pop	r16
    2204:	08 95       	ret

00002206 <__adddi3>:
    2206:	2a 0d       	add	r18, r10
    2208:	3b 1d       	adc	r19, r11
    220a:	4c 1d       	adc	r20, r12
    220c:	5d 1d       	adc	r21, r13
    220e:	6e 1d       	adc	r22, r14
    2210:	7f 1d       	adc	r23, r15
    2212:	80 1f       	adc	r24, r16
    2214:	91 1f       	adc	r25, r17
    2216:	08 95       	ret

00002218 <__cmpdi2_s8>:
    2218:	00 24       	eor	r0, r0
    221a:	a7 fd       	sbrc	r26, 7
    221c:	00 94       	com	r0
    221e:	2a 17       	cp	r18, r26
    2220:	30 05       	cpc	r19, r0
    2222:	40 05       	cpc	r20, r0
    2224:	50 05       	cpc	r21, r0
    2226:	60 05       	cpc	r22, r0
    2228:	70 05       	cpc	r23, r0
    222a:	80 05       	cpc	r24, r0
    222c:	90 05       	cpc	r25, r0
    222e:	08 95       	ret

00002230 <__ftoa_engine>:
    2230:	28 30       	cpi	r18, 0x08	; 8
    2232:	08 f0       	brcs	.+2      	; 0x2236 <__ftoa_engine+0x6>
    2234:	27 e0       	ldi	r18, 0x07	; 7
    2236:	33 27       	eor	r19, r19
    2238:	da 01       	movw	r26, r20
    223a:	99 0f       	add	r25, r25
    223c:	31 1d       	adc	r19, r1
    223e:	87 fd       	sbrc	r24, 7
    2240:	91 60       	ori	r25, 0x01	; 1
    2242:	00 96       	adiw	r24, 0x00	; 0
    2244:	61 05       	cpc	r22, r1
    2246:	71 05       	cpc	r23, r1
    2248:	39 f4       	brne	.+14     	; 0x2258 <__ftoa_engine+0x28>
    224a:	32 60       	ori	r19, 0x02	; 2
    224c:	2e 5f       	subi	r18, 0xFE	; 254
    224e:	3d 93       	st	X+, r19
    2250:	30 e3       	ldi	r19, 0x30	; 48
    2252:	2a 95       	dec	r18
    2254:	e1 f7       	brne	.-8      	; 0x224e <__ftoa_engine+0x1e>
    2256:	08 95       	ret
    2258:	9f 3f       	cpi	r25, 0xFF	; 255
    225a:	30 f0       	brcs	.+12     	; 0x2268 <__ftoa_engine+0x38>
    225c:	80 38       	cpi	r24, 0x80	; 128
    225e:	71 05       	cpc	r23, r1
    2260:	61 05       	cpc	r22, r1
    2262:	09 f0       	breq	.+2      	; 0x2266 <__ftoa_engine+0x36>
    2264:	3c 5f       	subi	r19, 0xFC	; 252
    2266:	3c 5f       	subi	r19, 0xFC	; 252
    2268:	3d 93       	st	X+, r19
    226a:	91 30       	cpi	r25, 0x01	; 1
    226c:	08 f0       	brcs	.+2      	; 0x2270 <__ftoa_engine+0x40>
    226e:	80 68       	ori	r24, 0x80	; 128
    2270:	91 1d       	adc	r25, r1
    2272:	df 93       	push	r29
    2274:	cf 93       	push	r28
    2276:	1f 93       	push	r17
    2278:	0f 93       	push	r16
    227a:	ff 92       	push	r15
    227c:	ef 92       	push	r14
    227e:	19 2f       	mov	r17, r25
    2280:	98 7f       	andi	r25, 0xF8	; 248
    2282:	96 95       	lsr	r25
    2284:	e9 2f       	mov	r30, r25
    2286:	96 95       	lsr	r25
    2288:	96 95       	lsr	r25
    228a:	e9 0f       	add	r30, r25
    228c:	ff 27       	eor	r31, r31
    228e:	e6 53       	subi	r30, 0x36	; 54
    2290:	ff 4f       	sbci	r31, 0xFF	; 255
    2292:	99 27       	eor	r25, r25
    2294:	33 27       	eor	r19, r19
    2296:	ee 24       	eor	r14, r14
    2298:	ff 24       	eor	r15, r15
    229a:	a7 01       	movw	r20, r14
    229c:	e7 01       	movw	r28, r14
    229e:	05 90       	lpm	r0, Z+
    22a0:	08 94       	sec
    22a2:	07 94       	ror	r0
    22a4:	28 f4       	brcc	.+10     	; 0x22b0 <__ftoa_engine+0x80>
    22a6:	36 0f       	add	r19, r22
    22a8:	e7 1e       	adc	r14, r23
    22aa:	f8 1e       	adc	r15, r24
    22ac:	49 1f       	adc	r20, r25
    22ae:	51 1d       	adc	r21, r1
    22b0:	66 0f       	add	r22, r22
    22b2:	77 1f       	adc	r23, r23
    22b4:	88 1f       	adc	r24, r24
    22b6:	99 1f       	adc	r25, r25
    22b8:	06 94       	lsr	r0
    22ba:	a1 f7       	brne	.-24     	; 0x22a4 <__ftoa_engine+0x74>
    22bc:	05 90       	lpm	r0, Z+
    22be:	07 94       	ror	r0
    22c0:	28 f4       	brcc	.+10     	; 0x22cc <__ftoa_engine+0x9c>
    22c2:	e7 0e       	add	r14, r23
    22c4:	f8 1e       	adc	r15, r24
    22c6:	49 1f       	adc	r20, r25
    22c8:	56 1f       	adc	r21, r22
    22ca:	c1 1d       	adc	r28, r1
    22cc:	77 0f       	add	r23, r23
    22ce:	88 1f       	adc	r24, r24
    22d0:	99 1f       	adc	r25, r25
    22d2:	66 1f       	adc	r22, r22
    22d4:	06 94       	lsr	r0
    22d6:	a1 f7       	brne	.-24     	; 0x22c0 <__ftoa_engine+0x90>
    22d8:	05 90       	lpm	r0, Z+
    22da:	07 94       	ror	r0
    22dc:	28 f4       	brcc	.+10     	; 0x22e8 <__ftoa_engine+0xb8>
    22de:	f8 0e       	add	r15, r24
    22e0:	49 1f       	adc	r20, r25
    22e2:	56 1f       	adc	r21, r22
    22e4:	c7 1f       	adc	r28, r23
    22e6:	d1 1d       	adc	r29, r1
    22e8:	88 0f       	add	r24, r24
    22ea:	99 1f       	adc	r25, r25
    22ec:	66 1f       	adc	r22, r22
    22ee:	77 1f       	adc	r23, r23
    22f0:	06 94       	lsr	r0
    22f2:	a1 f7       	brne	.-24     	; 0x22dc <__ftoa_engine+0xac>
    22f4:	05 90       	lpm	r0, Z+
    22f6:	07 94       	ror	r0
    22f8:	20 f4       	brcc	.+8      	; 0x2302 <__ftoa_engine+0xd2>
    22fa:	49 0f       	add	r20, r25
    22fc:	56 1f       	adc	r21, r22
    22fe:	c7 1f       	adc	r28, r23
    2300:	d8 1f       	adc	r29, r24
    2302:	99 0f       	add	r25, r25
    2304:	66 1f       	adc	r22, r22
    2306:	77 1f       	adc	r23, r23
    2308:	88 1f       	adc	r24, r24
    230a:	06 94       	lsr	r0
    230c:	a9 f7       	brne	.-22     	; 0x22f8 <__ftoa_engine+0xc8>
    230e:	84 91       	lpm	r24, Z
    2310:	10 95       	com	r17
    2312:	17 70       	andi	r17, 0x07	; 7
    2314:	41 f0       	breq	.+16     	; 0x2326 <__ftoa_engine+0xf6>
    2316:	d6 95       	lsr	r29
    2318:	c7 95       	ror	r28
    231a:	57 95       	ror	r21
    231c:	47 95       	ror	r20
    231e:	f7 94       	ror	r15
    2320:	e7 94       	ror	r14
    2322:	1a 95       	dec	r17
    2324:	c1 f7       	brne	.-16     	; 0x2316 <__ftoa_engine+0xe6>
    2326:	e0 e7       	ldi	r30, 0x70	; 112
    2328:	f0 e0       	ldi	r31, 0x00	; 0
    232a:	68 94       	set
    232c:	15 90       	lpm	r1, Z+
    232e:	15 91       	lpm	r17, Z+
    2330:	35 91       	lpm	r19, Z+
    2332:	65 91       	lpm	r22, Z+
    2334:	95 91       	lpm	r25, Z+
    2336:	05 90       	lpm	r0, Z+
    2338:	7f e2       	ldi	r23, 0x2F	; 47
    233a:	73 95       	inc	r23
    233c:	e1 18       	sub	r14, r1
    233e:	f1 0a       	sbc	r15, r17
    2340:	43 0b       	sbc	r20, r19
    2342:	56 0b       	sbc	r21, r22
    2344:	c9 0b       	sbc	r28, r25
    2346:	d0 09       	sbc	r29, r0
    2348:	c0 f7       	brcc	.-16     	; 0x233a <__ftoa_engine+0x10a>
    234a:	e1 0c       	add	r14, r1
    234c:	f1 1e       	adc	r15, r17
    234e:	43 1f       	adc	r20, r19
    2350:	56 1f       	adc	r21, r22
    2352:	c9 1f       	adc	r28, r25
    2354:	d0 1d       	adc	r29, r0
    2356:	7e f4       	brtc	.+30     	; 0x2376 <__ftoa_engine+0x146>
    2358:	70 33       	cpi	r23, 0x30	; 48
    235a:	11 f4       	brne	.+4      	; 0x2360 <__ftoa_engine+0x130>
    235c:	8a 95       	dec	r24
    235e:	e6 cf       	rjmp	.-52     	; 0x232c <__ftoa_engine+0xfc>
    2360:	e8 94       	clt
    2362:	01 50       	subi	r16, 0x01	; 1
    2364:	30 f0       	brcs	.+12     	; 0x2372 <__ftoa_engine+0x142>
    2366:	08 0f       	add	r16, r24
    2368:	0a f4       	brpl	.+2      	; 0x236c <__ftoa_engine+0x13c>
    236a:	00 27       	eor	r16, r16
    236c:	02 17       	cp	r16, r18
    236e:	08 f4       	brcc	.+2      	; 0x2372 <__ftoa_engine+0x142>
    2370:	20 2f       	mov	r18, r16
    2372:	23 95       	inc	r18
    2374:	02 2f       	mov	r16, r18
    2376:	7a 33       	cpi	r23, 0x3A	; 58
    2378:	28 f0       	brcs	.+10     	; 0x2384 <__ftoa_engine+0x154>
    237a:	79 e3       	ldi	r23, 0x39	; 57
    237c:	7d 93       	st	X+, r23
    237e:	2a 95       	dec	r18
    2380:	e9 f7       	brne	.-6      	; 0x237c <__ftoa_engine+0x14c>
    2382:	10 c0       	rjmp	.+32     	; 0x23a4 <__ftoa_engine+0x174>
    2384:	7d 93       	st	X+, r23
    2386:	2a 95       	dec	r18
    2388:	89 f6       	brne	.-94     	; 0x232c <__ftoa_engine+0xfc>
    238a:	06 94       	lsr	r0
    238c:	97 95       	ror	r25
    238e:	67 95       	ror	r22
    2390:	37 95       	ror	r19
    2392:	17 95       	ror	r17
    2394:	17 94       	ror	r1
    2396:	e1 18       	sub	r14, r1
    2398:	f1 0a       	sbc	r15, r17
    239a:	43 0b       	sbc	r20, r19
    239c:	56 0b       	sbc	r21, r22
    239e:	c9 0b       	sbc	r28, r25
    23a0:	d0 09       	sbc	r29, r0
    23a2:	98 f0       	brcs	.+38     	; 0x23ca <__ftoa_engine+0x19a>
    23a4:	23 95       	inc	r18
    23a6:	7e 91       	ld	r23, -X
    23a8:	73 95       	inc	r23
    23aa:	7a 33       	cpi	r23, 0x3A	; 58
    23ac:	08 f0       	brcs	.+2      	; 0x23b0 <__ftoa_engine+0x180>
    23ae:	70 e3       	ldi	r23, 0x30	; 48
    23b0:	7c 93       	st	X, r23
    23b2:	20 13       	cpse	r18, r16
    23b4:	b8 f7       	brcc	.-18     	; 0x23a4 <__ftoa_engine+0x174>
    23b6:	7e 91       	ld	r23, -X
    23b8:	70 61       	ori	r23, 0x10	; 16
    23ba:	7d 93       	st	X+, r23
    23bc:	30 f0       	brcs	.+12     	; 0x23ca <__ftoa_engine+0x19a>
    23be:	83 95       	inc	r24
    23c0:	71 e3       	ldi	r23, 0x31	; 49
    23c2:	7d 93       	st	X+, r23
    23c4:	70 e3       	ldi	r23, 0x30	; 48
    23c6:	2a 95       	dec	r18
    23c8:	e1 f7       	brne	.-8      	; 0x23c2 <__ftoa_engine+0x192>
    23ca:	11 24       	eor	r1, r1
    23cc:	ef 90       	pop	r14
    23ce:	ff 90       	pop	r15
    23d0:	0f 91       	pop	r16
    23d2:	1f 91       	pop	r17
    23d4:	cf 91       	pop	r28
    23d6:	df 91       	pop	r29
    23d8:	99 27       	eor	r25, r25
    23da:	87 fd       	sbrc	r24, 7
    23dc:	90 95       	com	r25
    23de:	08 95       	ret

000023e0 <strnlen_P>:
    23e0:	fc 01       	movw	r30, r24
    23e2:	05 90       	lpm	r0, Z+
    23e4:	61 50       	subi	r22, 0x01	; 1
    23e6:	70 40       	sbci	r23, 0x00	; 0
    23e8:	01 10       	cpse	r0, r1
    23ea:	d8 f7       	brcc	.-10     	; 0x23e2 <strnlen_P+0x2>
    23ec:	80 95       	com	r24
    23ee:	90 95       	com	r25
    23f0:	8e 0f       	add	r24, r30
    23f2:	9f 1f       	adc	r25, r31
    23f4:	08 95       	ret

000023f6 <memcpy>:
    23f6:	fb 01       	movw	r30, r22
    23f8:	dc 01       	movw	r26, r24
    23fa:	02 c0       	rjmp	.+4      	; 0x2400 <memcpy+0xa>
    23fc:	01 90       	ld	r0, Z+
    23fe:	0d 92       	st	X+, r0
    2400:	41 50       	subi	r20, 0x01	; 1
    2402:	50 40       	sbci	r21, 0x00	; 0
    2404:	d8 f7       	brcc	.-10     	; 0x23fc <memcpy+0x6>
    2406:	08 95       	ret

00002408 <strnlen>:
    2408:	fc 01       	movw	r30, r24
    240a:	61 50       	subi	r22, 0x01	; 1
    240c:	70 40       	sbci	r23, 0x00	; 0
    240e:	01 90       	ld	r0, Z+
    2410:	01 10       	cpse	r0, r1
    2412:	d8 f7       	brcc	.-10     	; 0x240a <strnlen+0x2>
    2414:	80 95       	com	r24
    2416:	90 95       	com	r25
    2418:	8e 0f       	add	r24, r30
    241a:	9f 1f       	adc	r25, r31
    241c:	08 95       	ret

0000241e <fputc>:
    241e:	0f 93       	push	r16
    2420:	1f 93       	push	r17
    2422:	cf 93       	push	r28
    2424:	df 93       	push	r29
    2426:	fb 01       	movw	r30, r22
    2428:	23 81       	ldd	r18, Z+3	; 0x03
    242a:	21 fd       	sbrc	r18, 1
    242c:	03 c0       	rjmp	.+6      	; 0x2434 <fputc+0x16>
    242e:	8f ef       	ldi	r24, 0xFF	; 255
    2430:	9f ef       	ldi	r25, 0xFF	; 255
    2432:	2c c0       	rjmp	.+88     	; 0x248c <fputc+0x6e>
    2434:	22 ff       	sbrs	r18, 2
    2436:	16 c0       	rjmp	.+44     	; 0x2464 <fputc+0x46>
    2438:	46 81       	ldd	r20, Z+6	; 0x06
    243a:	57 81       	ldd	r21, Z+7	; 0x07
    243c:	24 81       	ldd	r18, Z+4	; 0x04
    243e:	35 81       	ldd	r19, Z+5	; 0x05
    2440:	42 17       	cp	r20, r18
    2442:	53 07       	cpc	r21, r19
    2444:	44 f4       	brge	.+16     	; 0x2456 <fputc+0x38>
    2446:	a0 81       	ld	r26, Z
    2448:	b1 81       	ldd	r27, Z+1	; 0x01
    244a:	9d 01       	movw	r18, r26
    244c:	2f 5f       	subi	r18, 0xFF	; 255
    244e:	3f 4f       	sbci	r19, 0xFF	; 255
    2450:	31 83       	std	Z+1, r19	; 0x01
    2452:	20 83       	st	Z, r18
    2454:	8c 93       	st	X, r24
    2456:	26 81       	ldd	r18, Z+6	; 0x06
    2458:	37 81       	ldd	r19, Z+7	; 0x07
    245a:	2f 5f       	subi	r18, 0xFF	; 255
    245c:	3f 4f       	sbci	r19, 0xFF	; 255
    245e:	37 83       	std	Z+7, r19	; 0x07
    2460:	26 83       	std	Z+6, r18	; 0x06
    2462:	14 c0       	rjmp	.+40     	; 0x248c <fputc+0x6e>
    2464:	8b 01       	movw	r16, r22
    2466:	ec 01       	movw	r28, r24
    2468:	fb 01       	movw	r30, r22
    246a:	00 84       	ldd	r0, Z+8	; 0x08
    246c:	f1 85       	ldd	r31, Z+9	; 0x09
    246e:	e0 2d       	mov	r30, r0
    2470:	09 95       	icall
    2472:	89 2b       	or	r24, r25
    2474:	e1 f6       	brne	.-72     	; 0x242e <fputc+0x10>
    2476:	d8 01       	movw	r26, r16
    2478:	16 96       	adiw	r26, 0x06	; 6
    247a:	8d 91       	ld	r24, X+
    247c:	9c 91       	ld	r25, X
    247e:	17 97       	sbiw	r26, 0x07	; 7
    2480:	01 96       	adiw	r24, 0x01	; 1
    2482:	17 96       	adiw	r26, 0x07	; 7
    2484:	9c 93       	st	X, r25
    2486:	8e 93       	st	-X, r24
    2488:	16 97       	sbiw	r26, 0x06	; 6
    248a:	ce 01       	movw	r24, r28
    248c:	df 91       	pop	r29
    248e:	cf 91       	pop	r28
    2490:	1f 91       	pop	r17
    2492:	0f 91       	pop	r16
    2494:	08 95       	ret

00002496 <sprintf>:
    2496:	ae e0       	ldi	r26, 0x0E	; 14
    2498:	b0 e0       	ldi	r27, 0x00	; 0
    249a:	e1 e5       	ldi	r30, 0x51	; 81
    249c:	f2 e1       	ldi	r31, 0x12	; 18
    249e:	0c 94 88 10 	jmp	0x2110	; 0x2110 <__prologue_saves__+0x1c>
    24a2:	0d 89       	ldd	r16, Y+21	; 0x15
    24a4:	1e 89       	ldd	r17, Y+22	; 0x16
    24a6:	86 e0       	ldi	r24, 0x06	; 6
    24a8:	8c 83       	std	Y+4, r24	; 0x04
    24aa:	1a 83       	std	Y+2, r17	; 0x02
    24ac:	09 83       	std	Y+1, r16	; 0x01
    24ae:	8f ef       	ldi	r24, 0xFF	; 255
    24b0:	9f e7       	ldi	r25, 0x7F	; 127
    24b2:	9e 83       	std	Y+6, r25	; 0x06
    24b4:	8d 83       	std	Y+5, r24	; 0x05
    24b6:	ae 01       	movw	r20, r28
    24b8:	47 5e       	subi	r20, 0xE7	; 231
    24ba:	5f 4f       	sbci	r21, 0xFF	; 255
    24bc:	6f 89       	ldd	r22, Y+23	; 0x17
    24be:	78 8d       	ldd	r23, Y+24	; 0x18
    24c0:	ce 01       	movw	r24, r28
    24c2:	01 96       	adiw	r24, 0x01	; 1
    24c4:	0e 94 6d 0c 	call	0x18da	; 0x18da <vfprintf>
    24c8:	ef 81       	ldd	r30, Y+7	; 0x07
    24ca:	f8 85       	ldd	r31, Y+8	; 0x08
    24cc:	e0 0f       	add	r30, r16
    24ce:	f1 1f       	adc	r31, r17
    24d0:	10 82       	st	Z, r1
    24d2:	2e 96       	adiw	r28, 0x0e	; 14
    24d4:	e4 e0       	ldi	r30, 0x04	; 4
    24d6:	0c 94 a4 10 	jmp	0x2148	; 0x2148 <__epilogue_restores__+0x1c>

000024da <__ultoa_invert>:
    24da:	fa 01       	movw	r30, r20
    24dc:	aa 27       	eor	r26, r26
    24de:	28 30       	cpi	r18, 0x08	; 8
    24e0:	51 f1       	breq	.+84     	; 0x2536 <__ultoa_invert+0x5c>
    24e2:	20 31       	cpi	r18, 0x10	; 16
    24e4:	81 f1       	breq	.+96     	; 0x2546 <__ultoa_invert+0x6c>
    24e6:	e8 94       	clt
    24e8:	6f 93       	push	r22
    24ea:	6e 7f       	andi	r22, 0xFE	; 254
    24ec:	6e 5f       	subi	r22, 0xFE	; 254
    24ee:	7f 4f       	sbci	r23, 0xFF	; 255
    24f0:	8f 4f       	sbci	r24, 0xFF	; 255
    24f2:	9f 4f       	sbci	r25, 0xFF	; 255
    24f4:	af 4f       	sbci	r26, 0xFF	; 255
    24f6:	b1 e0       	ldi	r27, 0x01	; 1
    24f8:	3e d0       	rcall	.+124    	; 0x2576 <__ultoa_invert+0x9c>
    24fa:	b4 e0       	ldi	r27, 0x04	; 4
    24fc:	3c d0       	rcall	.+120    	; 0x2576 <__ultoa_invert+0x9c>
    24fe:	67 0f       	add	r22, r23
    2500:	78 1f       	adc	r23, r24
    2502:	89 1f       	adc	r24, r25
    2504:	9a 1f       	adc	r25, r26
    2506:	a1 1d       	adc	r26, r1
    2508:	68 0f       	add	r22, r24
    250a:	79 1f       	adc	r23, r25
    250c:	8a 1f       	adc	r24, r26
    250e:	91 1d       	adc	r25, r1
    2510:	a1 1d       	adc	r26, r1
    2512:	6a 0f       	add	r22, r26
    2514:	71 1d       	adc	r23, r1
    2516:	81 1d       	adc	r24, r1
    2518:	91 1d       	adc	r25, r1
    251a:	a1 1d       	adc	r26, r1
    251c:	20 d0       	rcall	.+64     	; 0x255e <__ultoa_invert+0x84>
    251e:	09 f4       	brne	.+2      	; 0x2522 <__ultoa_invert+0x48>
    2520:	68 94       	set
    2522:	3f 91       	pop	r19
    2524:	2a e0       	ldi	r18, 0x0A	; 10
    2526:	26 9f       	mul	r18, r22
    2528:	11 24       	eor	r1, r1
    252a:	30 19       	sub	r19, r0
    252c:	30 5d       	subi	r19, 0xD0	; 208
    252e:	31 93       	st	Z+, r19
    2530:	de f6       	brtc	.-74     	; 0x24e8 <__ultoa_invert+0xe>
    2532:	cf 01       	movw	r24, r30
    2534:	08 95       	ret
    2536:	46 2f       	mov	r20, r22
    2538:	47 70       	andi	r20, 0x07	; 7
    253a:	40 5d       	subi	r20, 0xD0	; 208
    253c:	41 93       	st	Z+, r20
    253e:	b3 e0       	ldi	r27, 0x03	; 3
    2540:	0f d0       	rcall	.+30     	; 0x2560 <__ultoa_invert+0x86>
    2542:	c9 f7       	brne	.-14     	; 0x2536 <__ultoa_invert+0x5c>
    2544:	f6 cf       	rjmp	.-20     	; 0x2532 <__ultoa_invert+0x58>
    2546:	46 2f       	mov	r20, r22
    2548:	4f 70       	andi	r20, 0x0F	; 15
    254a:	40 5d       	subi	r20, 0xD0	; 208
    254c:	4a 33       	cpi	r20, 0x3A	; 58
    254e:	18 f0       	brcs	.+6      	; 0x2556 <__ultoa_invert+0x7c>
    2550:	49 5d       	subi	r20, 0xD9	; 217
    2552:	31 fd       	sbrc	r19, 1
    2554:	40 52       	subi	r20, 0x20	; 32
    2556:	41 93       	st	Z+, r20
    2558:	02 d0       	rcall	.+4      	; 0x255e <__ultoa_invert+0x84>
    255a:	a9 f7       	brne	.-22     	; 0x2546 <__ultoa_invert+0x6c>
    255c:	ea cf       	rjmp	.-44     	; 0x2532 <__ultoa_invert+0x58>
    255e:	b4 e0       	ldi	r27, 0x04	; 4
    2560:	a6 95       	lsr	r26
    2562:	97 95       	ror	r25
    2564:	87 95       	ror	r24
    2566:	77 95       	ror	r23
    2568:	67 95       	ror	r22
    256a:	ba 95       	dec	r27
    256c:	c9 f7       	brne	.-14     	; 0x2560 <__ultoa_invert+0x86>
    256e:	00 97       	sbiw	r24, 0x00	; 0
    2570:	61 05       	cpc	r22, r1
    2572:	71 05       	cpc	r23, r1
    2574:	08 95       	ret
    2576:	9b 01       	movw	r18, r22
    2578:	ac 01       	movw	r20, r24
    257a:	0a 2e       	mov	r0, r26
    257c:	06 94       	lsr	r0
    257e:	57 95       	ror	r21
    2580:	47 95       	ror	r20
    2582:	37 95       	ror	r19
    2584:	27 95       	ror	r18
    2586:	ba 95       	dec	r27
    2588:	c9 f7       	brne	.-14     	; 0x257c <__ultoa_invert+0xa2>
    258a:	62 0f       	add	r22, r18
    258c:	73 1f       	adc	r23, r19
    258e:	84 1f       	adc	r24, r20
    2590:	95 1f       	adc	r25, r21
    2592:	a0 1d       	adc	r26, r0
    2594:	08 95       	ret

00002596 <eeprom_read_block>:
    2596:	dc 01       	movw	r26, r24
    2598:	cb 01       	movw	r24, r22

0000259a <eeprom_read_blraw>:
    259a:	fc 01       	movw	r30, r24
    259c:	f9 99       	sbic	0x1f, 1	; 31
    259e:	fe cf       	rjmp	.-4      	; 0x259c <eeprom_read_blraw+0x2>
    25a0:	06 c0       	rjmp	.+12     	; 0x25ae <eeprom_read_blraw+0x14>
    25a2:	f2 bd       	out	0x22, r31	; 34
    25a4:	e1 bd       	out	0x21, r30	; 33
    25a6:	f8 9a       	sbi	0x1f, 0	; 31
    25a8:	31 96       	adiw	r30, 0x01	; 1
    25aa:	00 b4       	in	r0, 0x20	; 32
    25ac:	0d 92       	st	X+, r0
    25ae:	41 50       	subi	r20, 0x01	; 1
    25b0:	50 40       	sbci	r21, 0x00	; 0
    25b2:	b8 f7       	brcc	.-18     	; 0x25a2 <eeprom_read_blraw+0x8>
    25b4:	08 95       	ret

000025b6 <eeprom_read_byte>:
    25b6:	f9 99       	sbic	0x1f, 1	; 31
    25b8:	fe cf       	rjmp	.-4      	; 0x25b6 <eeprom_read_byte>
    25ba:	92 bd       	out	0x22, r25	; 34
    25bc:	81 bd       	out	0x21, r24	; 33
    25be:	f8 9a       	sbi	0x1f, 0	; 31
    25c0:	99 27       	eor	r25, r25
    25c2:	80 b5       	in	r24, 0x20	; 32
    25c4:	08 95       	ret

000025c6 <eeprom_read_word>:
    25c6:	a8 e1       	ldi	r26, 0x18	; 24
    25c8:	b0 e0       	ldi	r27, 0x00	; 0
    25ca:	42 e0       	ldi	r20, 0x02	; 2
    25cc:	50 e0       	ldi	r21, 0x00	; 0
    25ce:	0c 94 cd 12 	jmp	0x259a	; 0x259a <eeprom_read_blraw>

000025d2 <eeprom_update_block>:
    25d2:	dc 01       	movw	r26, r24
    25d4:	a4 0f       	add	r26, r20
    25d6:	b5 1f       	adc	r27, r21
    25d8:	41 50       	subi	r20, 0x01	; 1
    25da:	50 40       	sbci	r21, 0x00	; 0
    25dc:	48 f0       	brcs	.+18     	; 0x25f0 <eeprom_update_block+0x1e>
    25de:	cb 01       	movw	r24, r22
    25e0:	84 0f       	add	r24, r20
    25e2:	95 1f       	adc	r25, r21
    25e4:	2e 91       	ld	r18, -X
    25e6:	0e 94 fa 12 	call	0x25f4	; 0x25f4 <eeprom_update_r18>
    25ea:	41 50       	subi	r20, 0x01	; 1
    25ec:	50 40       	sbci	r21, 0x00	; 0
    25ee:	d0 f7       	brcc	.-12     	; 0x25e4 <eeprom_update_block+0x12>
    25f0:	08 95       	ret

000025f2 <eeprom_update_byte>:
    25f2:	26 2f       	mov	r18, r22

000025f4 <eeprom_update_r18>:
    25f4:	f9 99       	sbic	0x1f, 1	; 31
    25f6:	fe cf       	rjmp	.-4      	; 0x25f4 <eeprom_update_r18>
    25f8:	92 bd       	out	0x22, r25	; 34
    25fa:	81 bd       	out	0x21, r24	; 33
    25fc:	f8 9a       	sbi	0x1f, 0	; 31
    25fe:	01 97       	sbiw	r24, 0x01	; 1
    2600:	00 b4       	in	r0, 0x20	; 32
    2602:	02 16       	cp	r0, r18
    2604:	39 f0       	breq	.+14     	; 0x2614 <eeprom_update_r18+0x20>
    2606:	1f ba       	out	0x1f, r1	; 31
    2608:	20 bd       	out	0x20, r18	; 32
    260a:	0f b6       	in	r0, 0x3f	; 63
    260c:	f8 94       	cli
    260e:	fa 9a       	sbi	0x1f, 2	; 31
    2610:	f9 9a       	sbi	0x1f, 1	; 31
    2612:	0f be       	out	0x3f, r0	; 63
    2614:	08 95       	ret

00002616 <eeprom_update_word>:
    2616:	01 96       	adiw	r24, 0x01	; 1
    2618:	27 2f       	mov	r18, r23
    261a:	0e 94 fa 12 	call	0x25f4	; 0x25f4 <eeprom_update_r18>
    261e:	0c 94 f9 12 	jmp	0x25f2	; 0x25f2 <eeprom_update_byte>

00002622 <_exit>:
    2622:	f8 94       	cli

00002624 <__stop_program>:
    2624:	ff cf       	rjmp	.-2      	; 0x2624 <__stop_program>
