<stg><name>twoNorm_Pipeline_twoNorm</name>


<trans_list>

<trans id="417" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %nrm = alloca i32 1

]]></Node>
<StgValue><ssdm name="nrm"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_03"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_axpyfifo, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_n_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_n_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:5 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:6 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i_03

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i31 0, i31 %i_03

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64">
<![CDATA[
newFuncRoot:8 %muxLogicData_to_store_ln249 = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln249"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64">
<![CDATA[
newFuncRoot:9 %muxLogicAddr_to_store_ln249 = muxlogic i64 %nrm

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln249"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln249 = store i64 0, i64 %nrm

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln252 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31">
<![CDATA[
for.inc:0 %MuxLogicAddr_to_i_03_load = muxlogic i31 %i_03

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_03_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:1 %i_03_load = load i31 %i_03

]]></Node>
<StgValue><ssdm name="i_03_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc:2 %add_ln252 = add i31 %i_03_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
for.inc:3 %zext_ln252 = zext i31 %i_03_load

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:4 %icmp_ln252 = icmp_slt  i32 %zext_ln252, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln252 = br i1 %icmp_ln252, void %for.end.loopexit.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split:70 %muxLogicData_to_store_ln252 = muxlogic i31 %add_ln252

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln252"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split:71 %muxLogicAddr_to_store_ln252 = muxlogic i31 %i_03

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln252"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:72 %store_ln252 = store i31 %add_ln252, i31 %i_03

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="512">
<![CDATA[
for.inc.split:4 %muxLogicCE_to_dualInfeasConstr_axpyfifo_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasConstr_axpyfifo_read"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
for.inc.split:5 %dualInfeasConstr_axpyfifo_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_axpyfifo

]]></Node>
<StgValue><ssdm name="dualInfeasConstr_axpyfifo_read"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="512">
<![CDATA[
for.inc.split:6 %trunc_ln254 = trunc i512 %dualInfeasConstr_axpyfifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:7 %trunc_ln254_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln254_8"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %trunc_ln254_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln254_9"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:9 %trunc_ln254_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln254_s"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:10 %trunc_ln254_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln254_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:11 %trunc_ln254_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln254_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:12 %trunc_ln254_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln254_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:13 %trunc_ln254_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln254_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:14 %bitcast_ln254 = bitcast i64 %trunc_ln254

]]></Node>
<StgValue><ssdm name="bitcast_ln254"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:15 %bitcast_ln254_1 = bitcast i64 %trunc_ln254_8

]]></Node>
<StgValue><ssdm name="bitcast_ln254_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:22 %muxLogicI0_to_mul = muxlogic i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:23 %muxLogicI1_to_mul = muxlogic i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:25 %muxLogicI0_to_mul4 = muxlogic i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:26 %muxLogicI1_to_mul4 = muxlogic i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:16 %bitcast_ln254_2 = bitcast i64 %trunc_ln254_9

]]></Node>
<StgValue><ssdm name="bitcast_ln254_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:17 %bitcast_ln254_3 = bitcast i64 %trunc_ln254_s

]]></Node>
<StgValue><ssdm name="bitcast_ln254_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:22 %muxLogicI0_to_mul = muxlogic i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:23 %muxLogicI1_to_mul = muxlogic i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:25 %muxLogicI0_to_mul4 = muxlogic i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:26 %muxLogicI1_to_mul4 = muxlogic i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul4"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:31 %muxLogicI0_to_mul7 = muxlogic i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul7"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:32 %muxLogicI1_to_mul7 = muxlogic i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:37 %muxLogicI0_to_mul8 = muxlogic i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul8"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:38 %muxLogicI1_to_mul8 = muxlogic i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:18 %bitcast_ln254_4 = bitcast i64 %trunc_ln254_1

]]></Node>
<StgValue><ssdm name="bitcast_ln254_4"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:19 %bitcast_ln254_5 = bitcast i64 %trunc_ln254_2

]]></Node>
<StgValue><ssdm name="bitcast_ln254_5"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:31 %muxLogicI0_to_mul7 = muxlogic i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul7"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:32 %muxLogicI1_to_mul7 = muxlogic i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul7"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:33 %mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:37 %muxLogicI0_to_mul8 = muxlogic i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul8"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:38 %muxLogicI1_to_mul8 = muxlogic i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul8"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:39 %mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:43 %muxLogicI0_to_mul9 = muxlogic i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul9"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:44 %muxLogicI1_to_mul9 = muxlogic i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul9"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:49 %muxLogicI0_to_mul1 = muxlogic i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:50 %muxLogicI1_to_mul1 = muxlogic i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:20 %bitcast_ln254_6 = bitcast i64 %trunc_ln254_3

]]></Node>
<StgValue><ssdm name="bitcast_ln254_6"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:21 %bitcast_ln254_7 = bitcast i64 %trunc_ln254_4

]]></Node>
<StgValue><ssdm name="bitcast_ln254_7"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:33 %mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:39 %mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:43 %muxLogicI0_to_mul9 = muxlogic i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul9"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:44 %muxLogicI1_to_mul9 = muxlogic i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul9"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:45 %mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:49 %muxLogicI0_to_mul1 = muxlogic i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:50 %muxLogicI1_to_mul1 = muxlogic i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:51 %mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:55 %muxLogicI0_to_mul2 = muxlogic i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul2"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:56 %muxLogicI1_to_mul2 = muxlogic i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul2"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:61 %muxLogicI0_to_mul3 = muxlogic i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul3"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:62 %muxLogicI1_to_mul3 = muxlogic i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="148" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:33 %mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:39 %mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:45 %mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:51 %mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:55 %muxLogicI0_to_mul2 = muxlogic i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul2"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:56 %muxLogicI1_to_mul2 = muxlogic i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:57 %mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:61 %muxLogicI0_to_mul3 = muxlogic i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul3"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:62 %muxLogicI1_to_mul3 = muxlogic i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul3"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:63 %mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="160" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:28 %muxLogicI0_to_add = muxlogic i64 %mul

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:29 %muxLogicI1_to_add = muxlogic i64 %mul4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:33 %mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:39 %mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:45 %mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:51 %mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:57 %mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:63 %mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="170" st_id="8" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:28 %muxLogicI0_to_add = muxlogic i64 %mul

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:29 %muxLogicI1_to_add = muxlogic i64 %mul4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %add = dadd i64 %mul, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:33 %mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:39 %mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:45 %mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:51 %mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:57 %mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:63 %mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="179" st_id="9" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %add = dadd i64 %mul, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:45 %mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:51 %mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:57 %mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:63 %mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="184" st_id="10" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %add = dadd i64 %mul, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:57 %mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:63 %mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="187" st_id="11" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %add = dadd i64 %mul, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="188" st_id="12" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %add = dadd i64 %mul, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="189" st_id="13" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %add = dadd i64 %mul, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="190" st_id="14" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %add = dadd i64 %mul, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:34 %muxLogicI0_to_add8 = muxlogic i64 %add

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add8"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:35 %muxLogicI1_to_add8 = muxlogic i64 %mul7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add8"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="193" st_id="15" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:34 %muxLogicI0_to_add8 = muxlogic i64 %add

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add8"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:35 %muxLogicI1_to_add8 = muxlogic i64 %mul7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add8"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:36 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="196" st_id="16" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:36 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="197" st_id="17" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:36 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="198" st_id="18" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:36 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="199" st_id="19" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:36 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="200" st_id="20" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:36 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="201" st_id="21" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:36 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="202" st_id="22" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:40 %muxLogicI0_to_add7 = muxlogic i64 %add8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add7"/></StgValue>
</operation>

<operation id="203" st_id="22" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:41 %muxLogicI1_to_add7 = muxlogic i64 %mul8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add7"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="204" st_id="23" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:40 %muxLogicI0_to_add7 = muxlogic i64 %add8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add7"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:41 %muxLogicI1_to_add7 = muxlogic i64 %mul8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add7"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:42 %add7 = dadd i64 %add8, i64 %mul8

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="207" st_id="24" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:42 %add7 = dadd i64 %add8, i64 %mul8

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="208" st_id="25" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:42 %add7 = dadd i64 %add8, i64 %mul8

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="209" st_id="26" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:42 %add7 = dadd i64 %add8, i64 %mul8

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="210" st_id="27" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:42 %add7 = dadd i64 %add8, i64 %mul8

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="211" st_id="28" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:42 %add7 = dadd i64 %add8, i64 %mul8

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="212" st_id="29" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:42 %add7 = dadd i64 %add8, i64 %mul8

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:46 %muxLogicI0_to_add9 = muxlogic i64 %add7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add9"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:47 %muxLogicI1_to_add9 = muxlogic i64 %mul9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add9"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="215" st_id="30" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:46 %muxLogicI0_to_add9 = muxlogic i64 %add7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add9"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:47 %muxLogicI1_to_add9 = muxlogic i64 %mul9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add9"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:48 %add9 = dadd i64 %add7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="218" st_id="31" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:48 %add9 = dadd i64 %add7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="219" st_id="32" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:48 %add9 = dadd i64 %add7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="220" st_id="33" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:48 %add9 = dadd i64 %add7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="221" st_id="34" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:48 %add9 = dadd i64 %add7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="222" st_id="35" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:48 %add9 = dadd i64 %add7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="223" st_id="36" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:48 %add9 = dadd i64 %add7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="224" st_id="37" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:52 %muxLogicI0_to_add1 = muxlogic i64 %add9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add1"/></StgValue>
</operation>

<operation id="225" st_id="37" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:53 %muxLogicI1_to_add1 = muxlogic i64 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add1"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="226" st_id="38" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:52 %muxLogicI0_to_add1 = muxlogic i64 %add9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add1"/></StgValue>
</operation>

<operation id="227" st_id="38" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:53 %muxLogicI1_to_add1 = muxlogic i64 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add1"/></StgValue>
</operation>

<operation id="228" st_id="38" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %add1 = dadd i64 %add9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="229" st_id="39" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %add1 = dadd i64 %add9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="230" st_id="40" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %add1 = dadd i64 %add9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="231" st_id="41" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %add1 = dadd i64 %add9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="232" st_id="42" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %add1 = dadd i64 %add9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="233" st_id="43" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %add1 = dadd i64 %add9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="234" st_id="44" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %add1 = dadd i64 %add9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="235" st_id="44" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:58 %muxLogicI0_to_add2 = muxlogic i64 %add1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add2"/></StgValue>
</operation>

<operation id="236" st_id="44" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:59 %muxLogicI1_to_add2 = muxlogic i64 %mul2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add2"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="237" st_id="45" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:58 %muxLogicI0_to_add2 = muxlogic i64 %add1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add2"/></StgValue>
</operation>

<operation id="238" st_id="45" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:59 %muxLogicI1_to_add2 = muxlogic i64 %mul2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add2"/></StgValue>
</operation>

<operation id="239" st_id="45" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:60 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="240" st_id="46" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:60 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="241" st_id="47" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:60 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="242" st_id="48" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:60 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="243" st_id="49" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:60 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="244" st_id="50" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:60 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="245" st_id="51" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:60 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="246" st_id="52" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:64 %muxLogicI0_to_partial_sum = muxlogic i64 %add2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_partial_sum"/></StgValue>
</operation>

<operation id="247" st_id="52" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:65 %muxLogicI1_to_partial_sum = muxlogic i64 %mul3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_partial_sum"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="248" st_id="53" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:64 %muxLogicI0_to_partial_sum = muxlogic i64 %add2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_partial_sum"/></StgValue>
</operation>

<operation id="249" st_id="53" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:65 %muxLogicI1_to_partial_sum = muxlogic i64 %mul3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_partial_sum"/></StgValue>
</operation>

<operation id="250" st_id="53" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %partial_sum = dadd i64 %add2, i64 %mul3

]]></Node>
<StgValue><ssdm name="partial_sum"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="251" st_id="54" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %partial_sum = dadd i64 %add2, i64 %mul3

]]></Node>
<StgValue><ssdm name="partial_sum"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="252" st_id="55" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %partial_sum = dadd i64 %add2, i64 %mul3

]]></Node>
<StgValue><ssdm name="partial_sum"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="253" st_id="56" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %partial_sum = dadd i64 %add2, i64 %mul3

]]></Node>
<StgValue><ssdm name="partial_sum"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="254" st_id="57" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %partial_sum = dadd i64 %add2, i64 %mul3

]]></Node>
<StgValue><ssdm name="partial_sum"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="255" st_id="58" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %partial_sum = dadd i64 %add2, i64 %mul3

]]></Node>
<StgValue><ssdm name="partial_sum"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="256" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:0 %MuxLogicAddr_to_nrm_load = muxlogic i64 %nrm

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_nrm_load"/></StgValue>
</operation>

<operation id="257" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:1 %nrm_load = load i64 %nrm

]]></Node>
<StgValue><ssdm name="nrm_load"/></StgValue>
</operation>

<operation id="258" st_id="59" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %partial_sum = dadd i64 %add2, i64 %mul3

]]></Node>
<StgValue><ssdm name="partial_sum"/></StgValue>
</operation>

<operation id="259" st_id="59" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:67 %muxLogicI0_to_nrm_1 = muxlogic i64 %nrm_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_nrm_1"/></StgValue>
</operation>

<operation id="260" st_id="59" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:68 %muxLogicI1_to_nrm_1 = muxlogic i64 %partial_sum

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_nrm_1"/></StgValue>
</operation>

<operation id="276" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
for.end.loopexit.exitStub:0 %MuxLogicAddr_to_nrm_load_1 = muxlogic i64 %nrm

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_nrm_load_1"/></StgValue>
</operation>

<operation id="277" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end.loopexit.exitStub:1 %nrm_load_1 = load i64 %nrm

]]></Node>
<StgValue><ssdm name="nrm_load_1"/></StgValue>
</operation>

<operation id="278" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64">
<![CDATA[
for.end.loopexit.exitStub:2 %muxLogicData_to_write_ln0 = muxlogic i64 %nrm_load_1

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="279" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %nrm_out, i64 %nrm_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="280" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
for.end.loopexit.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="261" st_id="60" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:67 %muxLogicI0_to_nrm_1 = muxlogic i64 %nrm_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_nrm_1"/></StgValue>
</operation>

<operation id="262" st_id="60" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:68 %muxLogicI1_to_nrm_1 = muxlogic i64 %partial_sum

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_nrm_1"/></StgValue>
</operation>

<operation id="263" st_id="60" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %nrm_1 = dadd i64 %nrm_load, i64 %partial_sum

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="264" st_id="61" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %nrm_1 = dadd i64 %nrm_load, i64 %partial_sum

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="265" st_id="62" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %nrm_1 = dadd i64 %nrm_load, i64 %partial_sum

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="266" st_id="63" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %nrm_1 = dadd i64 %nrm_load, i64 %partial_sum

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="267" st_id="64" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %nrm_1 = dadd i64 %nrm_load, i64 %partial_sum

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="268" st_id="65" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %nrm_1 = dadd i64 %nrm_load, i64 %partial_sum

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="269" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln253 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln253"/></StgValue>
</operation>

<operation id="270" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln252"/></StgValue>
</operation>

<operation id="271" st_id="66" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %nrm_1 = dadd i64 %nrm_load, i64 %partial_sum

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>

<operation id="272" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64">
<![CDATA[
for.inc.split:73 %muxLogicData_to_store_ln249 = muxlogic i64 %nrm_1

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln249"/></StgValue>
</operation>

<operation id="273" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64">
<![CDATA[
for.inc.split:74 %muxLogicAddr_to_store_ln249 = muxlogic i64 %nrm

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln249"/></StgValue>
</operation>

<operation id="274" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:75 %store_ln249 = store i64 %nrm_1, i64 %nrm

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="275" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:76 %br_ln252 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="418" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="419" name="dualInfeasConstr_axpyfifo" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dualInfeasConstr_axpyfifo"/></StgValue>
</port>
<port id="420" name="nrm_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="nrm_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="422" from="StgValue_421" to="nrm" fromId="421" toId="69">
</dataflow>
<dataflow id="423" from="StgValue_421" to="i_03" fromId="421" toId="70">
</dataflow>
<dataflow id="425" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="424" toId="71">
</dataflow>
<dataflow id="426" from="dualInfeasConstr_axpyfifo" to="specinterface_ln0" fromId="419" toId="71">
</dataflow>
<dataflow id="428" from="empty_14" to="specinterface_ln0" fromId="427" toId="71">
</dataflow>
<dataflow id="430" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="431" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="433" from="empty_3" to="specinterface_ln0" fromId="432" toId="71">
</dataflow>
<dataflow id="434" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="435" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="436" from="empty_3" to="specinterface_ln0" fromId="432" toId="71">
</dataflow>
<dataflow id="437" from="empty_3" to="specinterface_ln0" fromId="432" toId="71">
</dataflow>
<dataflow id="438" from="empty_3" to="specinterface_ln0" fromId="432" toId="71">
</dataflow>
<dataflow id="439" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="440" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="441" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="442" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="443" from="empty_3" to="specinterface_ln0" fromId="432" toId="71">
</dataflow>
<dataflow id="444" from="empty_3" to="specinterface_ln0" fromId="432" toId="71">
</dataflow>
<dataflow id="446" from="StgValue_445" to="specinterface_ln0" fromId="445" toId="71">
</dataflow>
<dataflow id="447" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="448" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="71">
</dataflow>
<dataflow id="450" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="449" toId="73">
</dataflow>
<dataflow id="451" from="n" to="n_read" fromId="418" toId="73">
</dataflow>
<dataflow id="453" from="StgValue_452" to="muxLogicData_to_store_ln0" fromId="452" toId="74">
</dataflow>
<dataflow id="454" from="i_03" to="muxLogicAddr_to_store_ln0" fromId="70" toId="75">
</dataflow>
<dataflow id="455" from="StgValue_452" to="store_ln0" fromId="452" toId="76">
</dataflow>
<dataflow id="456" from="i_03" to="store_ln0" fromId="70" toId="76">
</dataflow>
<dataflow id="458" from="StgValue_457" to="muxLogicData_to_store_ln249" fromId="457" toId="77">
</dataflow>
<dataflow id="459" from="nrm" to="muxLogicAddr_to_store_ln249" fromId="69" toId="78">
</dataflow>
<dataflow id="460" from="StgValue_457" to="store_ln249" fromId="457" toId="79">
</dataflow>
<dataflow id="461" from="nrm" to="store_ln249" fromId="69" toId="79">
</dataflow>
<dataflow id="462" from="i_03" to="MuxLogicAddr_to_i_03_load" fromId="70" toId="81">
</dataflow>
<dataflow id="463" from="i_03" to="i_03_load" fromId="70" toId="82">
</dataflow>
<dataflow id="464" from="i_03_load" to="add_ln252" fromId="82" toId="83">
</dataflow>
<dataflow id="466" from="StgValue_465" to="add_ln252" fromId="465" toId="83">
</dataflow>
<dataflow id="467" from="i_03_load" to="zext_ln252" fromId="82" toId="84">
</dataflow>
<dataflow id="468" from="zext_ln252" to="icmp_ln252" fromId="84" toId="85">
</dataflow>
<dataflow id="469" from="n_read" to="icmp_ln252" fromId="73" toId="85">
</dataflow>
<dataflow id="470" from="icmp_ln252" to="br_ln252" fromId="85" toId="86">
</dataflow>
<dataflow id="471" from="add_ln252" to="muxLogicData_to_store_ln252" fromId="83" toId="87">
</dataflow>
<dataflow id="472" from="i_03" to="muxLogicAddr_to_store_ln252" fromId="70" toId="88">
</dataflow>
<dataflow id="473" from="add_ln252" to="store_ln252" fromId="83" toId="89">
</dataflow>
<dataflow id="474" from="i_03" to="store_ln252" fromId="70" toId="89">
</dataflow>
<dataflow id="476" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="dualInfeasConstr_axpyfifo_read" fromId="475" toId="91">
</dataflow>
<dataflow id="477" from="dualInfeasConstr_axpyfifo" to="dualInfeasConstr_axpyfifo_read" fromId="419" toId="91">
</dataflow>
<dataflow id="478" from="dualInfeasConstr_axpyfifo_read" to="trunc_ln254" fromId="91" toId="92">
</dataflow>
<dataflow id="480" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln254_8" fromId="479" toId="93">
</dataflow>
<dataflow id="481" from="dualInfeasConstr_axpyfifo_read" to="trunc_ln254_8" fromId="91" toId="93">
</dataflow>
<dataflow id="483" from="StgValue_482" to="trunc_ln254_8" fromId="482" toId="93">
</dataflow>
<dataflow id="485" from="StgValue_484" to="trunc_ln254_8" fromId="484" toId="93">
</dataflow>
<dataflow id="486" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln254_9" fromId="479" toId="94">
</dataflow>
<dataflow id="487" from="dualInfeasConstr_axpyfifo_read" to="trunc_ln254_9" fromId="91" toId="94">
</dataflow>
<dataflow id="489" from="StgValue_488" to="trunc_ln254_9" fromId="488" toId="94">
</dataflow>
<dataflow id="491" from="StgValue_490" to="trunc_ln254_9" fromId="490" toId="94">
</dataflow>
<dataflow id="492" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln254_s" fromId="479" toId="95">
</dataflow>
<dataflow id="493" from="dualInfeasConstr_axpyfifo_read" to="trunc_ln254_s" fromId="91" toId="95">
</dataflow>
<dataflow id="495" from="StgValue_494" to="trunc_ln254_s" fromId="494" toId="95">
</dataflow>
<dataflow id="497" from="StgValue_496" to="trunc_ln254_s" fromId="496" toId="95">
</dataflow>
<dataflow id="498" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln254_1" fromId="479" toId="96">
</dataflow>
<dataflow id="499" from="dualInfeasConstr_axpyfifo_read" to="trunc_ln254_1" fromId="91" toId="96">
</dataflow>
<dataflow id="501" from="StgValue_500" to="trunc_ln254_1" fromId="500" toId="96">
</dataflow>
<dataflow id="503" from="StgValue_502" to="trunc_ln254_1" fromId="502" toId="96">
</dataflow>
<dataflow id="504" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln254_2" fromId="479" toId="97">
</dataflow>
<dataflow id="505" from="dualInfeasConstr_axpyfifo_read" to="trunc_ln254_2" fromId="91" toId="97">
</dataflow>
<dataflow id="507" from="StgValue_506" to="trunc_ln254_2" fromId="506" toId="97">
</dataflow>
<dataflow id="509" from="StgValue_508" to="trunc_ln254_2" fromId="508" toId="97">
</dataflow>
<dataflow id="510" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln254_3" fromId="479" toId="98">
</dataflow>
<dataflow id="511" from="dualInfeasConstr_axpyfifo_read" to="trunc_ln254_3" fromId="91" toId="98">
</dataflow>
<dataflow id="513" from="StgValue_512" to="trunc_ln254_3" fromId="512" toId="98">
</dataflow>
<dataflow id="515" from="StgValue_514" to="trunc_ln254_3" fromId="514" toId="98">
</dataflow>
<dataflow id="516" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln254_4" fromId="479" toId="99">
</dataflow>
<dataflow id="517" from="dualInfeasConstr_axpyfifo_read" to="trunc_ln254_4" fromId="91" toId="99">
</dataflow>
<dataflow id="519" from="StgValue_518" to="trunc_ln254_4" fromId="518" toId="99">
</dataflow>
<dataflow id="521" from="StgValue_520" to="trunc_ln254_4" fromId="520" toId="99">
</dataflow>
<dataflow id="522" from="trunc_ln254" to="bitcast_ln254" fromId="92" toId="100">
</dataflow>
<dataflow id="523" from="trunc_ln254_8" to="bitcast_ln254_1" fromId="93" toId="101">
</dataflow>
<dataflow id="524" from="bitcast_ln254" to="muxLogicI0_to_mul" fromId="100" toId="102">
</dataflow>
<dataflow id="525" from="bitcast_ln254" to="muxLogicI1_to_mul" fromId="100" toId="103">
</dataflow>
<dataflow id="526" from="bitcast_ln254_1" to="muxLogicI0_to_mul4" fromId="101" toId="104">
</dataflow>
<dataflow id="527" from="bitcast_ln254_1" to="muxLogicI1_to_mul4" fromId="101" toId="105">
</dataflow>
<dataflow id="528" from="trunc_ln254_9" to="bitcast_ln254_2" fromId="94" toId="106">
</dataflow>
<dataflow id="529" from="trunc_ln254_s" to="bitcast_ln254_3" fromId="95" toId="107">
</dataflow>
<dataflow id="530" from="bitcast_ln254" to="muxLogicI0_to_mul" fromId="100" toId="108">
</dataflow>
<dataflow id="531" from="bitcast_ln254" to="muxLogicI1_to_mul" fromId="100" toId="109">
</dataflow>
<dataflow id="532" from="bitcast_ln254" to="mul" fromId="100" toId="110">
</dataflow>
<dataflow id="533" from="bitcast_ln254" to="mul" fromId="100" toId="110">
</dataflow>
<dataflow id="534" from="bitcast_ln254_1" to="muxLogicI0_to_mul4" fromId="101" toId="111">
</dataflow>
<dataflow id="535" from="bitcast_ln254_1" to="muxLogicI1_to_mul4" fromId="101" toId="112">
</dataflow>
<dataflow id="536" from="bitcast_ln254_1" to="mul4" fromId="101" toId="113">
</dataflow>
<dataflow id="537" from="bitcast_ln254_1" to="mul4" fromId="101" toId="113">
</dataflow>
<dataflow id="538" from="bitcast_ln254_2" to="muxLogicI0_to_mul7" fromId="106" toId="114">
</dataflow>
<dataflow id="539" from="bitcast_ln254_2" to="muxLogicI1_to_mul7" fromId="106" toId="115">
</dataflow>
<dataflow id="540" from="bitcast_ln254_3" to="muxLogicI0_to_mul8" fromId="107" toId="116">
</dataflow>
<dataflow id="541" from="bitcast_ln254_3" to="muxLogicI1_to_mul8" fromId="107" toId="117">
</dataflow>
<dataflow id="542" from="trunc_ln254_1" to="bitcast_ln254_4" fromId="96" toId="118">
</dataflow>
<dataflow id="543" from="trunc_ln254_2" to="bitcast_ln254_5" fromId="97" toId="119">
</dataflow>
<dataflow id="544" from="bitcast_ln254" to="mul" fromId="100" toId="120">
</dataflow>
<dataflow id="545" from="bitcast_ln254" to="mul" fromId="100" toId="120">
</dataflow>
<dataflow id="546" from="bitcast_ln254_1" to="mul4" fromId="101" toId="121">
</dataflow>
<dataflow id="547" from="bitcast_ln254_1" to="mul4" fromId="101" toId="121">
</dataflow>
<dataflow id="548" from="bitcast_ln254_2" to="muxLogicI0_to_mul7" fromId="106" toId="122">
</dataflow>
<dataflow id="549" from="bitcast_ln254_2" to="muxLogicI1_to_mul7" fromId="106" toId="123">
</dataflow>
<dataflow id="550" from="bitcast_ln254_2" to="mul7" fromId="106" toId="124">
</dataflow>
<dataflow id="551" from="bitcast_ln254_2" to="mul7" fromId="106" toId="124">
</dataflow>
<dataflow id="552" from="bitcast_ln254_3" to="muxLogicI0_to_mul8" fromId="107" toId="125">
</dataflow>
<dataflow id="553" from="bitcast_ln254_3" to="muxLogicI1_to_mul8" fromId="107" toId="126">
</dataflow>
<dataflow id="554" from="bitcast_ln254_3" to="mul8" fromId="107" toId="127">
</dataflow>
<dataflow id="555" from="bitcast_ln254_3" to="mul8" fromId="107" toId="127">
</dataflow>
<dataflow id="556" from="bitcast_ln254_4" to="muxLogicI0_to_mul9" fromId="118" toId="128">
</dataflow>
<dataflow id="557" from="bitcast_ln254_4" to="muxLogicI1_to_mul9" fromId="118" toId="129">
</dataflow>
<dataflow id="558" from="bitcast_ln254_5" to="muxLogicI0_to_mul1" fromId="119" toId="130">
</dataflow>
<dataflow id="559" from="bitcast_ln254_5" to="muxLogicI1_to_mul1" fromId="119" toId="131">
</dataflow>
<dataflow id="560" from="trunc_ln254_3" to="bitcast_ln254_6" fromId="98" toId="132">
</dataflow>
<dataflow id="561" from="trunc_ln254_4" to="bitcast_ln254_7" fromId="99" toId="133">
</dataflow>
<dataflow id="562" from="bitcast_ln254" to="mul" fromId="100" toId="134">
</dataflow>
<dataflow id="563" from="bitcast_ln254" to="mul" fromId="100" toId="134">
</dataflow>
<dataflow id="564" from="bitcast_ln254_1" to="mul4" fromId="101" toId="135">
</dataflow>
<dataflow id="565" from="bitcast_ln254_1" to="mul4" fromId="101" toId="135">
</dataflow>
<dataflow id="566" from="bitcast_ln254_2" to="mul7" fromId="106" toId="136">
</dataflow>
<dataflow id="567" from="bitcast_ln254_2" to="mul7" fromId="106" toId="136">
</dataflow>
<dataflow id="568" from="bitcast_ln254_3" to="mul8" fromId="107" toId="137">
</dataflow>
<dataflow id="569" from="bitcast_ln254_3" to="mul8" fromId="107" toId="137">
</dataflow>
<dataflow id="570" from="bitcast_ln254_4" to="muxLogicI0_to_mul9" fromId="118" toId="138">
</dataflow>
<dataflow id="571" from="bitcast_ln254_4" to="muxLogicI1_to_mul9" fromId="118" toId="139">
</dataflow>
<dataflow id="572" from="bitcast_ln254_4" to="mul9" fromId="118" toId="140">
</dataflow>
<dataflow id="573" from="bitcast_ln254_4" to="mul9" fromId="118" toId="140">
</dataflow>
<dataflow id="574" from="bitcast_ln254_5" to="muxLogicI0_to_mul1" fromId="119" toId="141">
</dataflow>
<dataflow id="575" from="bitcast_ln254_5" to="muxLogicI1_to_mul1" fromId="119" toId="142">
</dataflow>
<dataflow id="576" from="bitcast_ln254_5" to="mul1" fromId="119" toId="143">
</dataflow>
<dataflow id="577" from="bitcast_ln254_5" to="mul1" fromId="119" toId="143">
</dataflow>
<dataflow id="578" from="bitcast_ln254_6" to="muxLogicI0_to_mul2" fromId="132" toId="144">
</dataflow>
<dataflow id="579" from="bitcast_ln254_6" to="muxLogicI1_to_mul2" fromId="132" toId="145">
</dataflow>
<dataflow id="580" from="bitcast_ln254_7" to="muxLogicI0_to_mul3" fromId="133" toId="146">
</dataflow>
<dataflow id="581" from="bitcast_ln254_7" to="muxLogicI1_to_mul3" fromId="133" toId="147">
</dataflow>
<dataflow id="582" from="bitcast_ln254" to="mul" fromId="100" toId="148">
</dataflow>
<dataflow id="583" from="bitcast_ln254" to="mul" fromId="100" toId="148">
</dataflow>
<dataflow id="584" from="bitcast_ln254_1" to="mul4" fromId="101" toId="149">
</dataflow>
<dataflow id="585" from="bitcast_ln254_1" to="mul4" fromId="101" toId="149">
</dataflow>
<dataflow id="586" from="bitcast_ln254_2" to="mul7" fromId="106" toId="150">
</dataflow>
<dataflow id="587" from="bitcast_ln254_2" to="mul7" fromId="106" toId="150">
</dataflow>
<dataflow id="588" from="bitcast_ln254_3" to="mul8" fromId="107" toId="151">
</dataflow>
<dataflow id="589" from="bitcast_ln254_3" to="mul8" fromId="107" toId="151">
</dataflow>
<dataflow id="590" from="bitcast_ln254_4" to="mul9" fromId="118" toId="152">
</dataflow>
<dataflow id="591" from="bitcast_ln254_4" to="mul9" fromId="118" toId="152">
</dataflow>
<dataflow id="592" from="bitcast_ln254_5" to="mul1" fromId="119" toId="153">
</dataflow>
<dataflow id="593" from="bitcast_ln254_5" to="mul1" fromId="119" toId="153">
</dataflow>
<dataflow id="594" from="bitcast_ln254_6" to="muxLogicI0_to_mul2" fromId="132" toId="154">
</dataflow>
<dataflow id="595" from="bitcast_ln254_6" to="muxLogicI1_to_mul2" fromId="132" toId="155">
</dataflow>
<dataflow id="596" from="bitcast_ln254_6" to="mul2" fromId="132" toId="156">
</dataflow>
<dataflow id="597" from="bitcast_ln254_6" to="mul2" fromId="132" toId="156">
</dataflow>
<dataflow id="598" from="bitcast_ln254_7" to="muxLogicI0_to_mul3" fromId="133" toId="157">
</dataflow>
<dataflow id="599" from="bitcast_ln254_7" to="muxLogicI1_to_mul3" fromId="133" toId="158">
</dataflow>
<dataflow id="600" from="bitcast_ln254_7" to="mul3" fromId="133" toId="159">
</dataflow>
<dataflow id="601" from="bitcast_ln254_7" to="mul3" fromId="133" toId="159">
</dataflow>
<dataflow id="602" from="bitcast_ln254" to="mul" fromId="100" toId="160">
</dataflow>
<dataflow id="603" from="bitcast_ln254" to="mul" fromId="100" toId="160">
</dataflow>
<dataflow id="604" from="bitcast_ln254_1" to="mul4" fromId="101" toId="161">
</dataflow>
<dataflow id="605" from="bitcast_ln254_1" to="mul4" fromId="101" toId="161">
</dataflow>
<dataflow id="606" from="mul" to="muxLogicI0_to_add" fromId="160" toId="162">
</dataflow>
<dataflow id="607" from="mul4" to="muxLogicI1_to_add" fromId="161" toId="163">
</dataflow>
<dataflow id="608" from="bitcast_ln254_2" to="mul7" fromId="106" toId="164">
</dataflow>
<dataflow id="609" from="bitcast_ln254_2" to="mul7" fromId="106" toId="164">
</dataflow>
<dataflow id="610" from="bitcast_ln254_3" to="mul8" fromId="107" toId="165">
</dataflow>
<dataflow id="611" from="bitcast_ln254_3" to="mul8" fromId="107" toId="165">
</dataflow>
<dataflow id="612" from="bitcast_ln254_4" to="mul9" fromId="118" toId="166">
</dataflow>
<dataflow id="613" from="bitcast_ln254_4" to="mul9" fromId="118" toId="166">
</dataflow>
<dataflow id="614" from="bitcast_ln254_5" to="mul1" fromId="119" toId="167">
</dataflow>
<dataflow id="615" from="bitcast_ln254_5" to="mul1" fromId="119" toId="167">
</dataflow>
<dataflow id="616" from="bitcast_ln254_6" to="mul2" fromId="132" toId="168">
</dataflow>
<dataflow id="617" from="bitcast_ln254_6" to="mul2" fromId="132" toId="168">
</dataflow>
<dataflow id="618" from="bitcast_ln254_7" to="mul3" fromId="133" toId="169">
</dataflow>
<dataflow id="619" from="bitcast_ln254_7" to="mul3" fromId="133" toId="169">
</dataflow>
<dataflow id="620" from="mul" to="muxLogicI0_to_add" fromId="160" toId="170">
</dataflow>
<dataflow id="621" from="mul4" to="muxLogicI1_to_add" fromId="161" toId="171">
</dataflow>
<dataflow id="622" from="mul" to="add" fromId="160" toId="172">
</dataflow>
<dataflow id="623" from="mul4" to="add" fromId="161" toId="172">
</dataflow>
<dataflow id="624" from="bitcast_ln254_2" to="mul7" fromId="106" toId="173">
</dataflow>
<dataflow id="625" from="bitcast_ln254_2" to="mul7" fromId="106" toId="173">
</dataflow>
<dataflow id="626" from="bitcast_ln254_3" to="mul8" fromId="107" toId="174">
</dataflow>
<dataflow id="627" from="bitcast_ln254_3" to="mul8" fromId="107" toId="174">
</dataflow>
<dataflow id="628" from="bitcast_ln254_4" to="mul9" fromId="118" toId="175">
</dataflow>
<dataflow id="629" from="bitcast_ln254_4" to="mul9" fromId="118" toId="175">
</dataflow>
<dataflow id="630" from="bitcast_ln254_5" to="mul1" fromId="119" toId="176">
</dataflow>
<dataflow id="631" from="bitcast_ln254_5" to="mul1" fromId="119" toId="176">
</dataflow>
<dataflow id="632" from="bitcast_ln254_6" to="mul2" fromId="132" toId="177">
</dataflow>
<dataflow id="633" from="bitcast_ln254_6" to="mul2" fromId="132" toId="177">
</dataflow>
<dataflow id="634" from="bitcast_ln254_7" to="mul3" fromId="133" toId="178">
</dataflow>
<dataflow id="635" from="bitcast_ln254_7" to="mul3" fromId="133" toId="178">
</dataflow>
<dataflow id="636" from="mul" to="add" fromId="160" toId="179">
</dataflow>
<dataflow id="637" from="mul4" to="add" fromId="161" toId="179">
</dataflow>
<dataflow id="638" from="bitcast_ln254_4" to="mul9" fromId="118" toId="180">
</dataflow>
<dataflow id="639" from="bitcast_ln254_4" to="mul9" fromId="118" toId="180">
</dataflow>
<dataflow id="640" from="bitcast_ln254_5" to="mul1" fromId="119" toId="181">
</dataflow>
<dataflow id="641" from="bitcast_ln254_5" to="mul1" fromId="119" toId="181">
</dataflow>
<dataflow id="642" from="bitcast_ln254_6" to="mul2" fromId="132" toId="182">
</dataflow>
<dataflow id="643" from="bitcast_ln254_6" to="mul2" fromId="132" toId="182">
</dataflow>
<dataflow id="644" from="bitcast_ln254_7" to="mul3" fromId="133" toId="183">
</dataflow>
<dataflow id="645" from="bitcast_ln254_7" to="mul3" fromId="133" toId="183">
</dataflow>
<dataflow id="646" from="mul" to="add" fromId="160" toId="184">
</dataflow>
<dataflow id="647" from="mul4" to="add" fromId="161" toId="184">
</dataflow>
<dataflow id="648" from="bitcast_ln254_6" to="mul2" fromId="132" toId="185">
</dataflow>
<dataflow id="649" from="bitcast_ln254_6" to="mul2" fromId="132" toId="185">
</dataflow>
<dataflow id="650" from="bitcast_ln254_7" to="mul3" fromId="133" toId="186">
</dataflow>
<dataflow id="651" from="bitcast_ln254_7" to="mul3" fromId="133" toId="186">
</dataflow>
<dataflow id="652" from="mul" to="add" fromId="160" toId="187">
</dataflow>
<dataflow id="653" from="mul4" to="add" fromId="161" toId="187">
</dataflow>
<dataflow id="654" from="mul" to="add" fromId="160" toId="188">
</dataflow>
<dataflow id="655" from="mul4" to="add" fromId="161" toId="188">
</dataflow>
<dataflow id="656" from="mul" to="add" fromId="160" toId="189">
</dataflow>
<dataflow id="657" from="mul4" to="add" fromId="161" toId="189">
</dataflow>
<dataflow id="658" from="mul" to="add" fromId="160" toId="190">
</dataflow>
<dataflow id="659" from="mul4" to="add" fromId="161" toId="190">
</dataflow>
<dataflow id="660" from="add" to="muxLogicI0_to_add8" fromId="190" toId="191">
</dataflow>
<dataflow id="661" from="mul7" to="muxLogicI1_to_add8" fromId="173" toId="192">
</dataflow>
<dataflow id="662" from="add" to="muxLogicI0_to_add8" fromId="190" toId="193">
</dataflow>
<dataflow id="663" from="mul7" to="muxLogicI1_to_add8" fromId="173" toId="194">
</dataflow>
<dataflow id="664" from="add" to="add8" fromId="190" toId="195">
</dataflow>
<dataflow id="665" from="mul7" to="add8" fromId="173" toId="195">
</dataflow>
<dataflow id="666" from="add" to="add8" fromId="190" toId="196">
</dataflow>
<dataflow id="667" from="mul7" to="add8" fromId="173" toId="196">
</dataflow>
<dataflow id="668" from="add" to="add8" fromId="190" toId="197">
</dataflow>
<dataflow id="669" from="mul7" to="add8" fromId="173" toId="197">
</dataflow>
<dataflow id="670" from="add" to="add8" fromId="190" toId="198">
</dataflow>
<dataflow id="671" from="mul7" to="add8" fromId="173" toId="198">
</dataflow>
<dataflow id="672" from="add" to="add8" fromId="190" toId="199">
</dataflow>
<dataflow id="673" from="mul7" to="add8" fromId="173" toId="199">
</dataflow>
<dataflow id="674" from="add" to="add8" fromId="190" toId="200">
</dataflow>
<dataflow id="675" from="mul7" to="add8" fromId="173" toId="200">
</dataflow>
<dataflow id="676" from="add" to="add8" fromId="190" toId="201">
</dataflow>
<dataflow id="677" from="mul7" to="add8" fromId="173" toId="201">
</dataflow>
<dataflow id="678" from="add8" to="muxLogicI0_to_add7" fromId="201" toId="202">
</dataflow>
<dataflow id="679" from="mul8" to="muxLogicI1_to_add7" fromId="174" toId="203">
</dataflow>
<dataflow id="680" from="add8" to="muxLogicI0_to_add7" fromId="201" toId="204">
</dataflow>
<dataflow id="681" from="mul8" to="muxLogicI1_to_add7" fromId="174" toId="205">
</dataflow>
<dataflow id="682" from="add8" to="add7" fromId="201" toId="206">
</dataflow>
<dataflow id="683" from="mul8" to="add7" fromId="174" toId="206">
</dataflow>
<dataflow id="684" from="add8" to="add7" fromId="201" toId="207">
</dataflow>
<dataflow id="685" from="mul8" to="add7" fromId="174" toId="207">
</dataflow>
<dataflow id="686" from="add8" to="add7" fromId="201" toId="208">
</dataflow>
<dataflow id="687" from="mul8" to="add7" fromId="174" toId="208">
</dataflow>
<dataflow id="688" from="add8" to="add7" fromId="201" toId="209">
</dataflow>
<dataflow id="689" from="mul8" to="add7" fromId="174" toId="209">
</dataflow>
<dataflow id="690" from="add8" to="add7" fromId="201" toId="210">
</dataflow>
<dataflow id="691" from="mul8" to="add7" fromId="174" toId="210">
</dataflow>
<dataflow id="692" from="add8" to="add7" fromId="201" toId="211">
</dataflow>
<dataflow id="693" from="mul8" to="add7" fromId="174" toId="211">
</dataflow>
<dataflow id="694" from="add8" to="add7" fromId="201" toId="212">
</dataflow>
<dataflow id="695" from="mul8" to="add7" fromId="174" toId="212">
</dataflow>
<dataflow id="696" from="add7" to="muxLogicI0_to_add9" fromId="212" toId="213">
</dataflow>
<dataflow id="697" from="mul9" to="muxLogicI1_to_add9" fromId="180" toId="214">
</dataflow>
<dataflow id="698" from="add7" to="muxLogicI0_to_add9" fromId="212" toId="215">
</dataflow>
<dataflow id="699" from="mul9" to="muxLogicI1_to_add9" fromId="180" toId="216">
</dataflow>
<dataflow id="700" from="add7" to="add9" fromId="212" toId="217">
</dataflow>
<dataflow id="701" from="mul9" to="add9" fromId="180" toId="217">
</dataflow>
<dataflow id="702" from="add7" to="add9" fromId="212" toId="218">
</dataflow>
<dataflow id="703" from="mul9" to="add9" fromId="180" toId="218">
</dataflow>
<dataflow id="704" from="add7" to="add9" fromId="212" toId="219">
</dataflow>
<dataflow id="705" from="mul9" to="add9" fromId="180" toId="219">
</dataflow>
<dataflow id="706" from="add7" to="add9" fromId="212" toId="220">
</dataflow>
<dataflow id="707" from="mul9" to="add9" fromId="180" toId="220">
</dataflow>
<dataflow id="708" from="add7" to="add9" fromId="212" toId="221">
</dataflow>
<dataflow id="709" from="mul9" to="add9" fromId="180" toId="221">
</dataflow>
<dataflow id="710" from="add7" to="add9" fromId="212" toId="222">
</dataflow>
<dataflow id="711" from="mul9" to="add9" fromId="180" toId="222">
</dataflow>
<dataflow id="712" from="add7" to="add9" fromId="212" toId="223">
</dataflow>
<dataflow id="713" from="mul9" to="add9" fromId="180" toId="223">
</dataflow>
<dataflow id="714" from="add9" to="muxLogicI0_to_add1" fromId="223" toId="224">
</dataflow>
<dataflow id="715" from="mul1" to="muxLogicI1_to_add1" fromId="181" toId="225">
</dataflow>
<dataflow id="716" from="add9" to="muxLogicI0_to_add1" fromId="223" toId="226">
</dataflow>
<dataflow id="717" from="mul1" to="muxLogicI1_to_add1" fromId="181" toId="227">
</dataflow>
<dataflow id="718" from="add9" to="add1" fromId="223" toId="228">
</dataflow>
<dataflow id="719" from="mul1" to="add1" fromId="181" toId="228">
</dataflow>
<dataflow id="720" from="add9" to="add1" fromId="223" toId="229">
</dataflow>
<dataflow id="721" from="mul1" to="add1" fromId="181" toId="229">
</dataflow>
<dataflow id="722" from="add9" to="add1" fromId="223" toId="230">
</dataflow>
<dataflow id="723" from="mul1" to="add1" fromId="181" toId="230">
</dataflow>
<dataflow id="724" from="add9" to="add1" fromId="223" toId="231">
</dataflow>
<dataflow id="725" from="mul1" to="add1" fromId="181" toId="231">
</dataflow>
<dataflow id="726" from="add9" to="add1" fromId="223" toId="232">
</dataflow>
<dataflow id="727" from="mul1" to="add1" fromId="181" toId="232">
</dataflow>
<dataflow id="728" from="add9" to="add1" fromId="223" toId="233">
</dataflow>
<dataflow id="729" from="mul1" to="add1" fromId="181" toId="233">
</dataflow>
<dataflow id="730" from="add9" to="add1" fromId="223" toId="234">
</dataflow>
<dataflow id="731" from="mul1" to="add1" fromId="181" toId="234">
</dataflow>
<dataflow id="732" from="add1" to="muxLogicI0_to_add2" fromId="234" toId="235">
</dataflow>
<dataflow id="733" from="mul2" to="muxLogicI1_to_add2" fromId="185" toId="236">
</dataflow>
<dataflow id="734" from="add1" to="muxLogicI0_to_add2" fromId="234" toId="237">
</dataflow>
<dataflow id="735" from="mul2" to="muxLogicI1_to_add2" fromId="185" toId="238">
</dataflow>
<dataflow id="736" from="add1" to="add2" fromId="234" toId="239">
</dataflow>
<dataflow id="737" from="mul2" to="add2" fromId="185" toId="239">
</dataflow>
<dataflow id="738" from="add1" to="add2" fromId="234" toId="240">
</dataflow>
<dataflow id="739" from="mul2" to="add2" fromId="185" toId="240">
</dataflow>
<dataflow id="740" from="add1" to="add2" fromId="234" toId="241">
</dataflow>
<dataflow id="741" from="mul2" to="add2" fromId="185" toId="241">
</dataflow>
<dataflow id="742" from="add1" to="add2" fromId="234" toId="242">
</dataflow>
<dataflow id="743" from="mul2" to="add2" fromId="185" toId="242">
</dataflow>
<dataflow id="744" from="add1" to="add2" fromId="234" toId="243">
</dataflow>
<dataflow id="745" from="mul2" to="add2" fromId="185" toId="243">
</dataflow>
<dataflow id="746" from="add1" to="add2" fromId="234" toId="244">
</dataflow>
<dataflow id="747" from="mul2" to="add2" fromId="185" toId="244">
</dataflow>
<dataflow id="748" from="add1" to="add2" fromId="234" toId="245">
</dataflow>
<dataflow id="749" from="mul2" to="add2" fromId="185" toId="245">
</dataflow>
<dataflow id="750" from="add2" to="muxLogicI0_to_partial_sum" fromId="245" toId="246">
</dataflow>
<dataflow id="751" from="mul3" to="muxLogicI1_to_partial_sum" fromId="186" toId="247">
</dataflow>
<dataflow id="752" from="add2" to="muxLogicI0_to_partial_sum" fromId="245" toId="248">
</dataflow>
<dataflow id="753" from="mul3" to="muxLogicI1_to_partial_sum" fromId="186" toId="249">
</dataflow>
<dataflow id="754" from="add2" to="partial_sum" fromId="245" toId="250">
</dataflow>
<dataflow id="755" from="mul3" to="partial_sum" fromId="186" toId="250">
</dataflow>
<dataflow id="756" from="add2" to="partial_sum" fromId="245" toId="251">
</dataflow>
<dataflow id="757" from="mul3" to="partial_sum" fromId="186" toId="251">
</dataflow>
<dataflow id="758" from="add2" to="partial_sum" fromId="245" toId="252">
</dataflow>
<dataflow id="759" from="mul3" to="partial_sum" fromId="186" toId="252">
</dataflow>
<dataflow id="760" from="add2" to="partial_sum" fromId="245" toId="253">
</dataflow>
<dataflow id="761" from="mul3" to="partial_sum" fromId="186" toId="253">
</dataflow>
<dataflow id="762" from="add2" to="partial_sum" fromId="245" toId="254">
</dataflow>
<dataflow id="763" from="mul3" to="partial_sum" fromId="186" toId="254">
</dataflow>
<dataflow id="764" from="add2" to="partial_sum" fromId="245" toId="255">
</dataflow>
<dataflow id="765" from="mul3" to="partial_sum" fromId="186" toId="255">
</dataflow>
<dataflow id="766" from="nrm" to="MuxLogicAddr_to_nrm_load" fromId="69" toId="256">
</dataflow>
<dataflow id="767" from="nrm" to="nrm_load" fromId="69" toId="257">
</dataflow>
<dataflow id="768" from="add2" to="partial_sum" fromId="245" toId="258">
</dataflow>
<dataflow id="769" from="mul3" to="partial_sum" fromId="186" toId="258">
</dataflow>
<dataflow id="770" from="nrm_load" to="muxLogicI0_to_nrm_1" fromId="257" toId="259">
</dataflow>
<dataflow id="771" from="partial_sum" to="muxLogicI1_to_nrm_1" fromId="258" toId="260">
</dataflow>
<dataflow id="772" from="nrm_load" to="muxLogicI0_to_nrm_1" fromId="257" toId="261">
</dataflow>
<dataflow id="773" from="partial_sum" to="muxLogicI1_to_nrm_1" fromId="258" toId="262">
</dataflow>
<dataflow id="774" from="nrm_load" to="nrm_1" fromId="257" toId="263">
</dataflow>
<dataflow id="775" from="partial_sum" to="nrm_1" fromId="258" toId="263">
</dataflow>
<dataflow id="776" from="nrm_load" to="nrm_1" fromId="257" toId="264">
</dataflow>
<dataflow id="777" from="partial_sum" to="nrm_1" fromId="258" toId="264">
</dataflow>
<dataflow id="778" from="nrm_load" to="nrm_1" fromId="257" toId="265">
</dataflow>
<dataflow id="779" from="partial_sum" to="nrm_1" fromId="258" toId="265">
</dataflow>
<dataflow id="780" from="nrm_load" to="nrm_1" fromId="257" toId="266">
</dataflow>
<dataflow id="781" from="partial_sum" to="nrm_1" fromId="258" toId="266">
</dataflow>
<dataflow id="782" from="nrm_load" to="nrm_1" fromId="257" toId="267">
</dataflow>
<dataflow id="783" from="partial_sum" to="nrm_1" fromId="258" toId="267">
</dataflow>
<dataflow id="784" from="nrm_load" to="nrm_1" fromId="257" toId="268">
</dataflow>
<dataflow id="785" from="partial_sum" to="nrm_1" fromId="258" toId="268">
</dataflow>
<dataflow id="787" from="_ssdm_op_SpecPipeline" to="specpipeline_ln253" fromId="786" toId="269">
</dataflow>
<dataflow id="788" from="StgValue_421" to="specpipeline_ln253" fromId="421" toId="269">
</dataflow>
<dataflow id="789" from="StgValue_429" to="specpipeline_ln253" fromId="429" toId="269">
</dataflow>
<dataflow id="790" from="StgValue_429" to="specpipeline_ln253" fromId="429" toId="269">
</dataflow>
<dataflow id="791" from="StgValue_429" to="specpipeline_ln253" fromId="429" toId="269">
</dataflow>
<dataflow id="792" from="empty_3" to="specpipeline_ln253" fromId="432" toId="269">
</dataflow>
<dataflow id="794" from="_ssdm_op_SpecLoopName" to="specloopname_ln252" fromId="793" toId="270">
</dataflow>
<dataflow id="796" from="empty_15" to="specloopname_ln252" fromId="795" toId="270">
</dataflow>
<dataflow id="797" from="nrm_load" to="nrm_1" fromId="257" toId="271">
</dataflow>
<dataflow id="798" from="partial_sum" to="nrm_1" fromId="258" toId="271">
</dataflow>
<dataflow id="799" from="nrm_1" to="muxLogicData_to_store_ln249" fromId="271" toId="272">
</dataflow>
<dataflow id="800" from="nrm" to="muxLogicAddr_to_store_ln249" fromId="69" toId="273">
</dataflow>
<dataflow id="801" from="nrm_1" to="store_ln249" fromId="271" toId="274">
</dataflow>
<dataflow id="802" from="nrm" to="store_ln249" fromId="69" toId="274">
</dataflow>
<dataflow id="803" from="nrm" to="MuxLogicAddr_to_nrm_load_1" fromId="69" toId="276">
</dataflow>
<dataflow id="804" from="nrm" to="nrm_load_1" fromId="69" toId="277">
</dataflow>
<dataflow id="805" from="nrm_load_1" to="muxLogicData_to_write_ln0" fromId="277" toId="278">
</dataflow>
<dataflow id="807" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="806" toId="279">
</dataflow>
<dataflow id="808" from="nrm_out" to="write_ln0" fromId="420" toId="279">
</dataflow>
<dataflow id="809" from="nrm_load_1" to="write_ln0" fromId="277" toId="279">
</dataflow>
<dataflow id="810" from="icmp_ln252" to="StgValue_2" fromId="85" toId="2">
</dataflow>
<dataflow id="811" from="icmp_ln252" to="StgValue_3" fromId="85" toId="3">
</dataflow>
<dataflow id="812" from="icmp_ln252" to="StgValue_4" fromId="85" toId="4">
</dataflow>
<dataflow id="813" from="icmp_ln252" to="StgValue_5" fromId="85" toId="5">
</dataflow>
<dataflow id="814" from="icmp_ln252" to="StgValue_6" fromId="85" toId="6">
</dataflow>
<dataflow id="815" from="icmp_ln252" to="StgValue_7" fromId="85" toId="7">
</dataflow>
<dataflow id="816" from="icmp_ln252" to="StgValue_8" fromId="85" toId="8">
</dataflow>
<dataflow id="817" from="icmp_ln252" to="StgValue_60" fromId="85" toId="60">
</dataflow>
</dataflows>


</stg>
