INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab2_mod/project_2_4/project_2_4.srcs/sources_1/new/Lab2_FA_and_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_FA_and_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab2/lab2_given/lab2_3_1/fulladder_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow_tb
