Classic Timing Analyzer report for ARM_System
Tue Dec 21 23:40:41 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
  8. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                            ; Slack     ; Required Time                    ; Actual Time ; From                                                                                                                             ; To                                                                                                                             ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                  ; N/A       ; None                             ; 8.489 ns    ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                                                                        ; --                                               ; CLOCK_27                                         ; 0            ;
; Worst-case tco                                                  ; N/A       ; None                             ; 7.126 ns    ; GPIO:uGPIO|LEDG_R[2]                                                                                                             ; LEDG[2]                                                                                                                        ; CLOCK_27                                         ; --                                               ; 0            ;
; Worst-case th                                                   ; N/A       ; None                             ; -1.942 ns   ; SW[5]                                                                                                                            ; GPIO:uGPIO|key_detect:sw5|c_state.S10                                                                                          ; --                                               ; CLOCK_27                                         ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' ; 3.425 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; armreduced:arm_cpu|register:ALUoutRegister|regout[18]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0' ; 18.240 ns ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[3]                                                                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; miniUART:UART|CSReg[1]                                                                                                           ; miniUART:UART|CSReg[1]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'  ; 2.645 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                    ;           ;                                  ;             ;                                                                                                                                  ;                                                                                                                                ;                                                  ;                                                  ; 0            ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                   ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; -2.384 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; 6.877 ns  ;              ;
; CLOCK_27                                         ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                                                          ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.240 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 9.273 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.612 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 8.901 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 18.796 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.719 ns                ;
; 19.712 ns                               ; 57.72 MHz ( period = 17.325 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 17.107 ns               ;
; 19.713 ns                               ; 57.72 MHz ( period = 17.324 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 17.106 ns               ;
; 19.810 ns                               ; 58.05 MHz ( period = 17.227 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 17.041 ns               ;
; 19.811 ns                               ; 58.05 MHz ( period = 17.226 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 17.041 ns               ;
; 19.813 ns                               ; 58.06 MHz ( period = 17.224 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 17.039 ns               ;
; 19.847 ns                               ; 58.17 MHz ( period = 17.190 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.979 ns               ;
; 19.848 ns                               ; 58.18 MHz ( period = 17.189 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.978 ns               ;
; 20.019 ns                               ; 58.76 MHz ( period = 17.018 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.802 ns               ;
; 20.021 ns                               ; 58.77 MHz ( period = 17.016 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.800 ns               ;
; 20.041 ns                               ; 58.84 MHz ( period = 16.996 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.778 ns               ;
; 20.042 ns                               ; 58.84 MHz ( period = 16.995 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.777 ns               ;
; 20.090 ns                               ; 59.01 MHz ( period = 16.947 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.729 ns               ;
; 20.091 ns                               ; 59.01 MHz ( period = 16.946 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.728 ns               ;
; 20.139 ns                               ; 59.18 MHz ( period = 16.898 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 16.712 ns               ;
; 20.140 ns                               ; 59.18 MHz ( period = 16.897 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.712 ns               ;
; 20.142 ns                               ; 59.19 MHz ( period = 16.895 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.710 ns               ;
; 20.176 ns                               ; 59.31 MHz ( period = 16.861 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.650 ns               ;
; 20.177 ns                               ; 59.31 MHz ( period = 16.860 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.649 ns               ;
; 20.188 ns                               ; 59.35 MHz ( period = 16.849 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 16.663 ns               ;
; 20.189 ns                               ; 59.35 MHz ( period = 16.848 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.663 ns               ;
; 20.191 ns                               ; 59.36 MHz ( period = 16.846 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.661 ns               ;
; 20.204 ns                               ; 59.41 MHz ( period = 16.833 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.850 ns                 ; 16.646 ns               ;
; 20.206 ns                               ; 59.41 MHz ( period = 16.831 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.850 ns                 ; 16.644 ns               ;
; 20.225 ns                               ; 59.48 MHz ( period = 16.812 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.601 ns               ;
; 20.226 ns                               ; 59.48 MHz ( period = 16.811 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.600 ns               ;
; 20.270 ns                               ; 59.64 MHz ( period = 16.767 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.549 ns               ;
; 20.271 ns                               ; 59.64 MHz ( period = 16.766 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.548 ns               ;
; 20.300 ns                               ; 59.75 MHz ( period = 16.737 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.801 ns                 ; 16.501 ns               ;
; 20.301 ns                               ; 59.75 MHz ( period = 16.736 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.801 ns                 ; 16.500 ns               ;
; 20.348 ns                               ; 59.92 MHz ( period = 16.689 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.473 ns               ;
; 20.350 ns                               ; 59.93 MHz ( period = 16.687 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.471 ns               ;
; 20.356 ns                               ; 59.95 MHz ( period = 16.681 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.463 ns               ;
; 20.397 ns                               ; 60.10 MHz ( period = 16.640 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.424 ns               ;
; 20.398 ns                               ; 60.10 MHz ( period = 16.639 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.833 ns                 ; 16.435 ns               ;
; 20.399 ns                               ; 60.10 MHz ( period = 16.638 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.800 ns                 ; 16.401 ns               ;
; 20.399 ns                               ; 60.10 MHz ( period = 16.638 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.422 ns               ;
; 20.399 ns                               ; 60.10 MHz ( period = 16.638 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.834 ns                 ; 16.435 ns               ;
; 20.400 ns                               ; 60.11 MHz ( period = 16.637 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.800 ns                 ; 16.400 ns               ;
; 20.401 ns                               ; 60.11 MHz ( period = 16.636 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.834 ns                 ; 16.433 ns               ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.432 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[6]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.507 ns                 ; 7.075 ns                ;
; 20.435 ns                               ; 60.23 MHz ( period = 16.602 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.808 ns                 ; 16.373 ns               ;
; 20.436 ns                               ; 60.24 MHz ( period = 16.601 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.808 ns                 ; 16.372 ns               ;
; 20.471 ns                               ; 60.36 MHz ( period = 16.566 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.823 ns                 ; 16.352 ns               ;
; 20.472 ns                               ; 60.37 MHz ( period = 16.565 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.823 ns                 ; 16.351 ns               ;
; 20.482 ns                               ; 60.40 MHz ( period = 16.555 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.370 ns               ;
; 20.483 ns                               ; 60.41 MHz ( period = 16.554 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.369 ns               ;
; 20.497 ns                               ; 60.46 MHz ( period = 16.540 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.832 ns                 ; 16.335 ns               ;
; 20.498 ns                               ; 60.46 MHz ( period = 16.539 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.833 ns                 ; 16.335 ns               ;
; 20.500 ns                               ; 60.47 MHz ( period = 16.537 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.833 ns                 ; 16.333 ns               ;
; 20.510 ns                               ; 60.51 MHz ( period = 16.527 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.309 ns               ;
; 20.511 ns                               ; 60.51 MHz ( period = 16.526 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.308 ns               ;
; 20.512 ns                               ; 60.51 MHz ( period = 16.525 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.307 ns               ;
; 20.513 ns                               ; 60.52 MHz ( period = 16.524 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.306 ns               ;
; 20.526 ns                               ; 60.57 MHz ( period = 16.511 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.293 ns               ;
; 20.527 ns                               ; 60.57 MHz ( period = 16.510 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.292 ns               ;
; 20.533 ns                               ; 60.59 MHz ( period = 16.504 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.850 ns                 ; 16.317 ns               ;
; 20.534 ns                               ; 60.60 MHz ( period = 16.503 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.807 ns                 ; 16.273 ns               ;
; 20.535 ns                               ; 60.60 MHz ( period = 16.502 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.850 ns                 ; 16.315 ns               ;
; 20.535 ns                               ; 60.60 MHz ( period = 16.502 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.807 ns                 ; 16.272 ns               ;
; 20.549 ns                               ; 60.65 MHz ( period = 16.488 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.303 ns               ;
; 20.550 ns                               ; 60.65 MHz ( period = 16.487 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.302 ns               ;
; 20.558 ns                               ; 60.68 MHz ( period = 16.479 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.792 ns                 ; 16.234 ns               ;
; 20.559 ns                               ; 60.69 MHz ( period = 16.478 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.792 ns                 ; 16.233 ns               ;
; 20.580 ns                               ; 60.76 MHz ( period = 16.457 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.845 ns                 ; 16.265 ns               ;
; 20.582 ns                               ; 60.77 MHz ( period = 16.455 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.850 ns                 ; 16.268 ns               ;
; 20.584 ns                               ; 60.78 MHz ( period = 16.453 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.850 ns                 ; 16.266 ns               ;
; 20.584 ns                               ; 60.78 MHz ( period = 16.453 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.845 ns                 ; 16.261 ns               ;
; 20.599 ns                               ; 60.83 MHz ( period = 16.438 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.220 ns               ;
; 20.600 ns                               ; 60.84 MHz ( period = 16.437 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.219 ns               ;
; 20.607 ns                               ; 60.86 MHz ( period = 16.430 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.803 ns                 ; 16.196 ns               ;
; 20.608 ns                               ; 60.87 MHz ( period = 16.429 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 16.243 ns               ;
; 20.609 ns                               ; 60.87 MHz ( period = 16.428 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.803 ns                 ; 16.194 ns               ;
; 20.609 ns                               ; 60.87 MHz ( period = 16.428 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.243 ns               ;
; 20.610 ns                               ; 60.88 MHz ( period = 16.427 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 16.241 ns               ;
; 20.611 ns                               ; 60.88 MHz ( period = 16.426 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.241 ns               ;
; 20.611 ns                               ; 60.88 MHz ( period = 16.426 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.241 ns               ;
; 20.613 ns                               ; 60.89 MHz ( period = 16.424 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.239 ns               ;
; 20.624 ns                               ; 60.93 MHz ( period = 16.413 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 16.227 ns               ;
; 20.625 ns                               ; 60.93 MHz ( period = 16.412 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.227 ns               ;
; 20.627 ns                               ; 60.94 MHz ( period = 16.410 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.225 ns               ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.627 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 6.888 ns                ;
; 20.637 ns                               ; 60.98 MHz ( period = 16.400 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[21]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.797 ns                 ; 16.160 ns               ;
; 20.638 ns                               ; 60.98 MHz ( period = 16.399 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[21]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.797 ns                 ; 16.159 ns               ;
; 20.645 ns                               ; 61.01 MHz ( period = 16.392 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.181 ns               ;
; 20.646 ns                               ; 61.01 MHz ( period = 16.391 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.180 ns               ;
; 20.647 ns                               ; 61.01 MHz ( period = 16.390 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.179 ns               ;
; 20.648 ns                               ; 61.02 MHz ( period = 16.389 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.171 ns               ;
; 20.648 ns                               ; 61.02 MHz ( period = 16.389 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.178 ns               ;
; 20.649 ns                               ; 61.02 MHz ( period = 16.388 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.170 ns               ;
; 20.655 ns                               ; 61.04 MHz ( period = 16.382 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 16.167 ns               ;
; 20.656 ns                               ; 61.05 MHz ( period = 16.381 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 16.168 ns               ;
; 20.657 ns                               ; 61.05 MHz ( period = 16.380 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 16.168 ns               ;
; 20.659 ns                               ; 61.06 MHz ( period = 16.378 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 16.163 ns               ;
; 20.659 ns                               ; 61.06 MHz ( period = 16.378 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 16.166 ns               ;
; 20.661 ns                               ; 61.06 MHz ( period = 16.376 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.165 ns               ;
; 20.662 ns                               ; 61.07 MHz ( period = 16.375 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 16.164 ns               ;
; 20.685 ns                               ; 61.15 MHz ( period = 16.352 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.134 ns               ;
; 20.693 ns                               ; 61.18 MHz ( period = 16.344 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.799 ns                 ; 16.106 ns               ;
; 20.694 ns                               ; 61.19 MHz ( period = 16.343 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.799 ns                 ; 16.105 ns               ;
; 20.706 ns                               ; 61.23 MHz ( period = 16.331 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.802 ns                 ; 16.096 ns               ;
; 20.708 ns                               ; 61.24 MHz ( period = 16.329 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.802 ns                 ; 16.094 ns               ;
; 20.718 ns                               ; 61.28 MHz ( period = 16.319 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.101 ns               ;
; 20.719 ns                               ; 61.28 MHz ( period = 16.318 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.100 ns               ;
; 20.734 ns                               ; 61.34 MHz ( period = 16.303 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 16.085 ns               ;
; 20.735 ns                               ; 61.34 MHz ( period = 16.302 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[21]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.829 ns                 ; 16.094 ns               ;
; 20.736 ns                               ; 61.35 MHz ( period = 16.301 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[21]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.830 ns                 ; 16.094 ns               ;
; 20.738 ns                               ; 61.35 MHz ( period = 16.299 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[21]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.830 ns                 ; 16.092 ns               ;
; 20.744 ns                               ; 61.38 MHz ( period = 16.293 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[18]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.792 ns                 ; 16.048 ns               ;
; 20.745 ns                               ; 61.38 MHz ( period = 16.292 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[18]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.792 ns                 ; 16.047 ns               ;
; 20.762 ns                               ; 61.44 MHz ( period = 16.275 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.817 ns                 ; 16.055 ns               ;
; 20.769 ns                               ; 61.47 MHz ( period = 16.268 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.820 ns                 ; 16.051 ns               ;
; 20.772 ns                               ; 61.48 MHz ( period = 16.265 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.820 ns                 ; 16.048 ns               ;
; 20.772 ns                               ; 61.48 MHz ( period = 16.265 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[21]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.804 ns                 ; 16.032 ns               ;
; 20.773 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[21]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.804 ns                 ; 16.031 ns               ;
; 20.792 ns                               ; 61.56 MHz ( period = 16.245 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.832 ns                 ; 16.040 ns               ;
; 20.794 ns                               ; 61.56 MHz ( period = 16.243 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.832 ns                 ; 16.038 ns               ;
; 20.800 ns                               ; 61.59 MHz ( period = 16.237 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.823 ns                 ; 16.023 ns               ;
; 20.801 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.823 ns                 ; 16.022 ns               ;
; 20.811 ns                               ; 61.63 MHz ( period = 16.226 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.041 ns               ;
; 20.812 ns                               ; 61.63 MHz ( period = 16.225 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.040 ns               ;
; 20.816 ns                               ; 61.65 MHz ( period = 16.221 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 16.035 ns               ;
; 20.817 ns                               ; 61.65 MHz ( period = 16.220 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.004 ns               ;
; 20.817 ns                               ; 61.65 MHz ( period = 16.220 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.035 ns               ;
; 20.818 ns                               ; 61.66 MHz ( period = 16.219 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 16.033 ns               ;
; 20.819 ns                               ; 61.66 MHz ( period = 16.218 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.002 ns               ;
; 20.819 ns                               ; 61.66 MHz ( period = 16.218 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.002 ns               ;
; 20.819 ns                               ; 61.66 MHz ( period = 16.218 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.851 ns                 ; 16.032 ns               ;
; 20.819 ns                               ; 61.66 MHz ( period = 16.218 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.852 ns                 ; 16.033 ns               ;
; 20.821 ns                               ; 61.67 MHz ( period = 16.216 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 16.000 ns               ;
; 20.833 ns                               ; 61.71 MHz ( period = 16.204 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 15.988 ns               ;
; 20.835 ns                               ; 61.72 MHz ( period = 16.202 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 15.986 ns               ;
; 20.840 ns                               ; 61.74 MHz ( period = 16.197 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[27]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.797 ns                 ; 15.957 ns               ;
; 20.841 ns                               ; 61.74 MHz ( period = 16.196 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[27]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.797 ns                 ; 15.956 ns               ;
; 20.842 ns                               ; 61.75 MHz ( period = 16.195 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[18]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 15.982 ns               ;
; 20.843 ns                               ; 61.75 MHz ( period = 16.194 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[18]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 15.982 ns               ;
; 20.845 ns                               ; 61.76 MHz ( period = 16.192 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[18]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 15.980 ns               ;
; 20.845 ns                               ; 61.76 MHz ( period = 16.192 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.821 ns                 ; 15.976 ns               ;
; 20.849 ns                               ; 61.77 MHz ( period = 16.188 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.823 ns                 ; 15.974 ns               ;
; 20.850 ns                               ; 61.78 MHz ( period = 16.187 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.823 ns                 ; 15.973 ns               ;
; 20.853 ns                               ; 61.79 MHz ( period = 16.184 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 15.973 ns               ;
; 20.854 ns                               ; 61.79 MHz ( period = 16.183 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 15.972 ns               ;
; 20.858 ns                               ; 61.81 MHz ( period = 16.179 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.801 ns                 ; 15.943 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                                                             ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 5.618 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 5.618 ns                ;
; 3.425 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.634 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.031 ns                  ; 5.602 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.031 ns                  ; 5.602 ns                ;
; 3.429 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.618 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 5.605 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 5.605 ns                ;
; 3.431 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.621 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.034 ns                  ; 5.587 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.034 ns                  ; 5.587 ns                ;
; 3.447 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.603 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.029 ns                  ; 5.581 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.029 ns                  ; 5.581 ns                ;
; 3.448 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.597 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.538 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.538 ns                ;
; 3.494 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.554 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.531 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.531 ns                ;
; 3.516 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.063 ns                  ; 5.547 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.035 ns                  ; 5.515 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.035 ns                  ; 5.515 ns                ;
; 3.520 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.531 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.040 ns                  ; 5.518 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.040 ns                  ; 5.518 ns                ;
; 3.522 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 5.534 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.038 ns                  ; 5.500 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.038 ns                  ; 5.500 ns                ;
; 3.538 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.516 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.033 ns                  ; 5.494 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.033 ns                  ; 5.494 ns                ;
; 3.539 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 5.510 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 5.451 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 5.451 ns                ;
; 3.585 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.467 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.455 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.455 ns                ;
; 3.589 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.471 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.439 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.439 ns                ;
; 3.593 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.455 ns                ;
; 3.595 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.037 ns                  ; 5.442 ns                ;
; 3.595 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.458 ns                ;
; 3.595 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.458 ns                ;
; 3.595 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.458 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                                                                                                   ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                ; To                                                                         ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; miniUART:UART|CSReg[1]                                              ; miniUART:UART|CSReg[1]                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                                           ; GPIO:uGPIO|KEY_StatusR[1]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                                            ; GPIO:uGPIO|SW_StatusR[1]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                  ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                                           ; GPIO:uGPIO|SW_StatusR[14]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                                              ; miniUART:UART|CSReg[3]                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                                           ; GPIO:uGPIO|SW_StatusR[15]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; miniUART:UART|TxUnit:TxDev|TReg[7]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                                           ; GPIO:uGPIO|SW_StatusR[17]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                                           ; GPIO:uGPIO|SW_StatusR[16]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; miniUART:UART|RxUnit:RxDev|tmpRxD                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                                            ; GPIO:uGPIO|SW_StatusR[3]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                                           ; GPIO:uGPIO|KEY_StatusR[3]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                                           ; GPIO:uGPIO|KEY_StatusR[2]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                                            ; GPIO:uGPIO|SW_StatusR[2]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                                              ; miniUART:UART|CSReg[0]                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                                            ; GPIO:uGPIO|SW_StatusR[0]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                                           ; GPIO:uGPIO|SW_StatusR[13]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|register_1bit:C|regout                           ; armreduced:arm_cpu|register_1bit:C|regout                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                                    ; miniUART:UART|RxUnit:RxDev|Start                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                                           ; GPIO:uGPIO|SW_StatusR[12]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                                           ; GPIO:uGPIO|SW_StatusR[11]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                                           ; GPIO:uGPIO|SW_StatusR[10]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                                            ; GPIO:uGPIO|SW_StatusR[9]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                                            ; GPIO:uGPIO|SW_StatusR[8]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TimerCounter:Timer|StatusR[0]                                       ; TimerCounter:Timer|StatusR[0]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                                            ; GPIO:uGPIO|SW_StatusR[7]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                                            ; GPIO:uGPIO|SW_StatusR[6]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                                            ; GPIO:uGPIO|SW_StatusR[5]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                                            ; GPIO:uGPIO|SW_StatusR[4]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|register_1bit:Z|regout                           ; armreduced:arm_cpu|register_1bit:Z|regout                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                                      ; miniUART:UART|TxUnit:TxDev|TxD                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                ; miniUART:UART|RxUnit:RxDev|ShtReg[5]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[7]                                ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S2                               ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10                               ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S12                              ; GPIO:uGPIO|key_detect:key3|c_state.S13                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S12                              ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S13                              ; GPIO:uGPIO|key_detect:sw10|c_state.S14                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S0                               ; GPIO:uGPIO|key_detect:sw13|c_state.S1                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S5                               ; GPIO:uGPIO|key_detect:key2|c_state.S6                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S4                                ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                ; GPIO:uGPIO|key_detect:sw0|c_state.S10                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S12                              ; GPIO:uGPIO|key_detect:key2|c_state.S13                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S13                               ; GPIO:uGPIO|key_detect:sw4|c_state.S14                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[5]                                ; miniUART:UART|RxUnit:RxDev|ShtReg[4]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S1                               ; GPIO:uGPIO|key_detect:sw13|c_state.S2                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S5                               ; GPIO:uGPIO|key_detect:key3|c_state.S6                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S5                                ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                ; GPIO:uGPIO|key_detect:sw5|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S12                               ; GPIO:uGPIO|key_detect:sw0|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S5                               ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S8                               ; GPIO:uGPIO|key_detect:sw12|c_state.S9                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S8                               ; GPIO:uGPIO|key_detect:sw11|c_state.S9                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S9                                ; GPIO:uGPIO|key_detect:sw4|c_state.S10                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; armreduced:arm_cpu|register:B_Register|regout[18]                   ; TimerCounter:Timer|CompareR[18]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S13                              ; GPIO:uGPIO|key_detect:sw11|c_state.S14                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S13                               ; GPIO:uGPIO|key_detect:sw9|c_state.S14                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[4]                                ; miniUART:UART|RxUnit:RxDev|ShtReg[3]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S1                               ; GPIO:uGPIO|key_detect:sw11|c_state.S2                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S1                                ; GPIO:uGPIO|key_detect:sw9|c_state.S2                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S3                               ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S3                               ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S7                               ; GPIO:uGPIO|key_detect:sw11|c_state.S8                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S11                              ; GPIO:uGPIO|key_detect:key3|c_state.S12                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S11                              ; GPIO:uGPIO|key_detect:key2|c_state.S12                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; miniUART:UART|RxUnit:RxDev|frameErr                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S11                               ; GPIO:uGPIO|key_detect:sw9|c_state.S12                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S11                               ; GPIO:uGPIO|key_detect:sw4|c_state.S12                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S13                              ; GPIO:uGPIO|key_detect:key2|c_state.S14                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; armreduced:arm_cpu|register:B_Register|regout[30]                   ; TimerCounter:Timer|CompareR[30]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; armreduced:arm_cpu|register:B_Register|regout[20]                   ; TimerCounter:Timer|CompareR[20]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S13                               ; GPIO:uGPIO|key_detect:sw5|c_state.S14                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[4]                                  ; miniUART:UART|TxUnit:TxDev|TReg[3]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S1                               ; GPIO:uGPIO|key_detect:key2|c_state.S2                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S5                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S7                                ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[2]                                ; miniUART:UART|RxUnit:RxDev|ShtReg[1]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S12                               ; GPIO:uGPIO|key_detect:sw9|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; armreduced:arm_cpu|register:B_Register|regout[17]                   ; TimerCounter:Timer|CompareR[17]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S7                               ; GPIO:uGPIO|key_detect:sw13|c_state.S8                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S11                               ; GPIO:uGPIO|key_detect:sw5|c_state.S12                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[1]                                ; miniUART:UART|RxUnit:RxDev|ShtReg[0]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[3]                                  ; miniUART:UART|TxUnit:TxDev|TReg[2]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S1                               ; GPIO:uGPIO|key_detect:sw12|c_state.S2                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S1                               ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S9                               ; GPIO:uGPIO|key_detect:sw13|c_state.S10                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S1                               ; GPIO:uGPIO|key_detect:key3|c_state.S2                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S5                               ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S9                               ; GPIO:uGPIO|key_detect:sw12|c_state.S10                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S9                               ; GPIO:uGPIO|key_detect:sw11|c_state.S10                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S13                              ; GPIO:uGPIO|key_detect:key3|c_state.S14                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S13                              ; GPIO:uGPIO|key_detect:sw13|c_state.S14                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                                     ; TimerCounter:Timer|CounterR[31]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.547 ns                                ; miniUART:UART|ClkUnit:ClkDiv|ClkDiv33                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.576 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.592 ns                 ;
; 0.579 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S6                               ; GPIO:uGPIO|key_detect:sw12|c_state.S7                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.584 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.600 ns                 ;
; 0.589 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S10                              ; GPIO:uGPIO|key_detect:key2|c_state.S11                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.605 ns                 ;
; 0.651 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.652 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S0                                ; GPIO:uGPIO|key_detect:sw2|c_state.S1                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.652 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S2                                ; GPIO:uGPIO|key_detect:sw6|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S4                               ; GPIO:uGPIO|key_detect:key2|c_state.S5                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4                               ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S4                                ; GPIO:uGPIO|key_detect:sw8|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S4                                ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S10                               ; GPIO:uGPIO|key_detect:sw7|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S10                               ; GPIO:uGPIO|key_detect:sw2|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; armreduced:arm_cpu|register:B_Register|regout[25]                   ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S0                               ; GPIO:uGPIO|key_detect:sw11|c_state.S1                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S0                                ; GPIO:uGPIO|key_detect:sw7|c_state.S1                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                ; GPIO:uGPIO|key_detect:sw1|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S6                               ; GPIO:uGPIO|key_detect:key2|c_state.S7                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S6                                ; GPIO:uGPIO|key_detect:sw0|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S6                               ; GPIO:uGPIO|key_detect:sw10|c_state.S7                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                ; GPIO:uGPIO|key_detect:sw7|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S10                              ; GPIO:uGPIO|key_detect:sw12|c_state.S11                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S0                                ; GPIO:uGPIO|key_detect:sw0|c_state.S1                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S0                                ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S2                               ; GPIO:uGPIO|key_detect:sw13|c_state.S3                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S4                               ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                ; GPIO:uGPIO|key_detect:sw2|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S6                                ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S6                                ; GPIO:uGPIO|key_detect:sw6|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S7                               ; GPIO:uGPIO|key_detect:sw10|c_state.S8                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S10                              ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S12                              ; GPIO:uGPIO|key_detect:sw13|c_state.S13                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S12                               ; GPIO:uGPIO|key_detect:sw6|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S2                               ; GPIO:uGPIO|key_detect:key2|c_state.S3                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S3                                ; GPIO:uGPIO|key_detect:sw0|c_state.S4                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S3                               ; GPIO:uGPIO|key_detect:sw11|c_state.S4                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S4                               ; GPIO:uGPIO|key_detect:key3|c_state.S5                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S4                               ; GPIO:uGPIO|key_detect:sw13|c_state.S5                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S4                               ; GPIO:uGPIO|key_detect:sw11|c_state.S5                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S6                               ; GPIO:uGPIO|key_detect:key3|c_state.S7                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S6                               ; GPIO:uGPIO|key_detect:sw13|c_state.S7                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S7                               ; GPIO:uGPIO|key_detect:key3|c_state.S8                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S7                               ; GPIO:uGPIO|key_detect:key2|c_state.S8                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S8                               ; GPIO:uGPIO|key_detect:key3|c_state.S9                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S8                               ; GPIO:uGPIO|key_detect:key2|c_state.S9                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S10                              ; GPIO:uGPIO|key_detect:key3|c_state.S11                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S10                               ; GPIO:uGPIO|key_detect:sw4|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S11                              ; GPIO:uGPIO|key_detect:sw12|c_state.S12                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S12                               ; GPIO:uGPIO|key_detect:sw2|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S12                              ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S10                              ; GPIO:uGPIO|key_detect:sw13|c_state.S11                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S11                              ; GPIO:uGPIO|key_detect:sw13|c_state.S12                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S2                                ; GPIO:uGPIO|key_detect:sw1|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S2                               ; GPIO:uGPIO|key_detect:key3|c_state.S3                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S2                               ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S2                               ; GPIO:uGPIO|key_detect:sw11|c_state.S3                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S2                                ; GPIO:uGPIO|key_detect:sw4|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S4                                ; GPIO:uGPIO|key_detect:sw0|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S4                                ; GPIO:uGPIO|key_detect:sw5|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S6                               ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10                               ; GPIO:uGPIO|key_detect:sw1|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S10                               ; GPIO:uGPIO|key_detect:sw0|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S10                              ; GPIO:uGPIO|key_detect:sw11|c_state.S11                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S10                               ; GPIO:uGPIO|key_detect:sw6|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S10                               ; GPIO:uGPIO|key_detect:sw5|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S0                               ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S2                                ; GPIO:uGPIO|key_detect:sw2|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                 ;                                                                            ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 28.447 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 0.738 ns                 ;
; 28.694 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 0.985 ns                 ;
; 28.703 ns                               ; armreduced:arm_cpu|register:B_Register|regout[12]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 0.983 ns                 ;
; 28.713 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.004 ns                 ;
; 28.720 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.011 ns                 ;
; 28.723 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.014 ns                 ;
; 28.729 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 0.991 ns                 ;
; 28.732 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.023 ns                 ;
; 28.735 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.026 ns                 ;
; 28.736 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.702 ns                 ; 1.034 ns                 ;
; 28.742 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.004 ns                 ;
; 28.744 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.029 ns                 ;
; 28.766 ns                               ; armreduced:arm_cpu|register:B_Register|regout[1]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.047 ns                 ;
; 28.766 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.057 ns                 ;
; 28.770 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.061 ns                 ;
; 28.807 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.702 ns                 ; 1.105 ns                 ;
; 28.831 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.700 ns                 ; 1.131 ns                 ;
; 28.837 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.699 ns                 ; 1.138 ns                 ;
; 28.936 ns                               ; armreduced:arm_cpu|register:B_Register|regout[29]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.210 ns                 ;
; 28.960 ns                               ; armreduced:arm_cpu|register:B_Register|regout[30]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.234 ns                 ;
; 28.999 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.294 ns                 ;
; 29.007 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.294 ns                 ;
; 29.010 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.297 ns                 ;
; 29.022 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.316 ns                 ;
; 29.023 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.316 ns                 ;
; 29.023 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.699 ns                 ; 1.324 ns                 ;
; 29.025 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.306 ns                 ;
; 29.028 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.309 ns                 ;
; 29.031 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.318 ns                 ;
; 29.038 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[4]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.325 ns                 ;
; 29.044 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.702 ns                 ; 1.342 ns                 ;
; 29.044 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.338 ns                 ;
; 29.045 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.306 ns                 ;
; 29.047 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.308 ns                 ;
; 29.048 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.329 ns                 ;
; 29.049 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.312 ns                 ;
; 29.052 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.315 ns                 ;
; 29.052 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.313 ns                 ;
; 29.053 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.700 ns                 ; 1.353 ns                 ;
; 29.055 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.351 ns                 ;
; 29.068 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.365 ns                 ;
; 29.087 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.702 ns                 ; 1.385 ns                 ;
; 29.104 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.399 ns                 ;
; 29.138 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.698 ns                 ; 1.440 ns                 ;
; 29.142 ns                               ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.697 ns                 ; 1.445 ns                 ;
; 29.143 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.700 ns                 ; 1.443 ns                 ;
; 29.209 ns                               ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.490 ns                 ;
; 29.210 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.471 ns                 ;
; 29.238 ns                               ; armreduced:arm_cpu|register:B_Register|regout[21]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.515 ns                 ;
; 29.295 ns                               ; armreduced:arm_cpu|register:B_Register|regout[13]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.591 ns                 ;
; 29.304 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.698 ns                 ; 1.606 ns                 ;
; 29.306 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.601 ns                 ;
; 29.308 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.700 ns                 ; 1.608 ns                 ;
; 29.309 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.596 ns                 ;
; 29.319 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.700 ns                 ; 1.619 ns                 ;
; 29.320 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.615 ns                 ;
; 29.325 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.610 ns                 ;
; 29.329 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.741 ns                 ; 1.588 ns                 ;
; 29.332 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.626 ns                 ;
; 29.337 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.630 ns                 ;
; 29.343 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 1.621 ns                 ;
; 29.343 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.741 ns                 ; 1.602 ns                 ;
; 29.347 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.609 ns                 ;
; 29.351 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.645 ns                 ;
; 29.352 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.648 ns                 ;
; 29.354 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.615 ns                 ;
; 29.361 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.642 ns                 ;
; 29.362 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.623 ns                 ;
; 29.363 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.744 ns                 ; 1.619 ns                 ;
; 29.375 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.741 ns                 ; 1.634 ns                 ;
; 29.376 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.673 ns                 ;
; 29.378 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.748 ns                 ; 1.630 ns                 ;
; 29.381 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.675 ns                 ;
; 29.388 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.679 ns                 ;
; 29.389 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.685 ns                 ;
; 29.390 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.744 ns                 ; 1.646 ns                 ;
; 29.390 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.754 ns                 ; 1.636 ns                 ;
; 29.391 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.678 ns                 ;
; 29.393 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[4]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.690 ns                 ;
; 29.394 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.744 ns                 ; 1.650 ns                 ;
; 29.411 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.672 ns                 ;
; 29.412 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.748 ns                 ; 1.664 ns                 ;
; 29.413 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.676 ns                 ;
; 29.422 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.754 ns                 ; 1.668 ns                 ;
; 29.429 ns                               ; armreduced:arm_cpu|register:B_Register|regout[17]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.711 ns                 ;
; 29.440 ns                               ; armreduced:arm_cpu|register:B_Register|regout[27]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.704 ns                 ;
; 29.451 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[4]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.733 ns                 ;
; 29.460 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.742 ns                 ;
; 29.462 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.747 ns                 ;
; 29.473 ns                               ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.769 ns                 ;
; 29.493 ns                               ; armreduced:arm_cpu|register:B_Register|regout[25]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.692 ns                 ; 1.801 ns                 ;
; 29.498 ns                               ; armreduced:arm_cpu|register:B_Register|regout[23]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.698 ns                 ; 1.800 ns                 ;
; 29.503 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.792 ns                 ;
; 29.507 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.786 ns                 ;
; 29.511 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.802 ns                 ;
; 29.517 ns                               ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.789 ns                 ;
; 29.520 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.725 ns                 ; 1.795 ns                 ;
; 29.528 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.813 ns                 ;
; 29.539 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.731 ns                 ; 1.808 ns                 ;
; 29.549 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.831 ns                 ;
; 29.557 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.839 ns                 ;
; 29.561 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.847 ns                 ;
; 29.576 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.698 ns                 ; 1.878 ns                 ;
; 29.577 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.858 ns                 ;
; 29.598 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.894 ns                 ;
; 29.602 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.898 ns                 ;
; 29.621 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.917 ns                 ;
; 29.626 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.700 ns                 ; 1.926 ns                 ;
; 29.628 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 1.912 ns                 ;
; 29.632 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.702 ns                 ; 1.930 ns                 ;
; 29.633 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.930 ns                 ;
; 29.639 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.699 ns                 ; 1.940 ns                 ;
; 29.644 ns                               ; armreduced:arm_cpu|register:B_Register|regout[18]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.735 ns                 ; 1.909 ns                 ;
; 29.652 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.700 ns                 ; 1.952 ns                 ;
; 29.653 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.702 ns                 ; 1.951 ns                 ;
; 29.657 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.945 ns                 ;
; 29.658 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.926 ns                 ;
; 29.665 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.735 ns                 ; 1.930 ns                 ;
; 29.673 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.759 ns                 ; 1.914 ns                 ;
; 29.676 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.972 ns                 ;
; 29.682 ns                               ; armreduced:arm_cpu|register:B_Register|regout[28]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.729 ns                 ; 1.953 ns                 ;
; 29.689 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.746 ns                 ; 1.943 ns                 ;
; 29.695 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.977 ns                 ;
; 29.715 ns                               ; armreduced:arm_cpu|register:B_Register|regout[16]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.734 ns                 ; 1.981 ns                 ;
; 29.717 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 2.003 ns                 ;
; 29.738 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.999 ns                 ;
; 29.740 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 2.019 ns                 ;
; 29.742 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 2.026 ns                 ;
; 29.754 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 2.043 ns                 ;
; 29.757 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 2.043 ns                 ;
; 29.758 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 2.039 ns                 ;
; 29.759 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.748 ns                 ; 2.011 ns                 ;
; 29.761 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.750 ns                 ; 2.011 ns                 ;
; 29.766 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 2.027 ns                 ;
; 29.769 ns                               ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 2.066 ns                 ;
; 29.772 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 2.057 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                   ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; N/A                                     ; None                                                ; 8.489 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.215 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.215 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.211 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.156 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.155 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.153 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.152 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.152 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.151 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.150 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.147 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.145 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.144 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.142 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.141 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.141 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.140 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.140 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.140 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.139 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.138 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.137 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.136 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.136 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.135 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.132 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.130 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.129 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.127 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.126 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.126 ns   ; KEY[0]   ; reset_ff                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.125 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.125 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.124 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.055 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.052 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.997 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.994 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.993 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.983 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.981 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.869 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.852 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.852 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.851 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.851 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.850 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.850 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.848 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.848 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.842 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.838 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.838 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.835 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.834 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.834 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.780 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.779 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.778 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.777 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.776 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.771 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.732 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.730 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.729 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.728 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.723 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.721 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.719 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.716 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.714 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.713 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.641 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.640 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.639 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.639 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.638 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.637 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.635 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.634 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.634 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.633 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.632 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.632 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.631 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.630 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.630 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.585 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.584 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.583 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.582 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.581 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.581 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.580 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.576 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.573 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.571 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.570 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.570 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.568 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.566 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.565 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.512 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.511 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.508 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.507 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.507 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.506 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.505 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.504 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.503 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.113 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.112 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.111 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.110 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.109 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.109 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.108 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.107 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.102 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.100 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.098 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.097 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.095 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.093 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.093 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.061 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.060 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.059 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.058 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.058 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.058 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.057 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.053 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.051 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.050 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.050 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.049 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.049 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.048 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.047 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.996 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.996 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.995 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.995 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.993 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.993 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.991 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.991 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.987 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.987 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.986 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.986 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.984 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.984 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.984 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.984 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.983 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.983 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.983 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.982 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.982 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.980 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.980 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.977 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.976 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.975 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.975 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.974 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.974 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.971 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.882 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.880 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.874 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.850 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.848 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.847 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.845 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.845 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.829 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.827 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.825 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.814 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.809 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.711 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.711 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.711 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.710 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.709 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.706 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.704 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.704 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.701 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.701 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.644 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.643 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.642 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.641 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.641 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 7.126 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_27   ;
; N/A   ; None         ; 7.115 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 7.039 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.922 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.704 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.662 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.604 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.600 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.575 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.477 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.463 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_27   ;
; N/A   ; None         ; 6.419 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.325 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.183 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.172 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.162 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.146 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.131 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.083 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.073 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 5.930 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.907 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.875 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.805 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.781 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.775 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 5.775 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.764 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 5.702 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.695 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.695 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.664 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.650 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.604 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.498 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.483 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.432 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.387 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.385 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 5.378 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.341 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 5.333 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.310 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.262 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 5.195 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.181 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 5.151 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.986 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 4.956 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_27   ;
; N/A   ; None         ; 4.502 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.490 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.466 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.260 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.258 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.252 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.250 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.156 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.151 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.149 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.148 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.142 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.132 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.125 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.122 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.967 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_27   ;
; N/A   ; None         ; 3.959 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.926 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.919 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.916 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.910 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.894 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.864 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.860 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.857 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.857 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.851 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.834 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.825 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.825 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.762 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.649 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.648 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.645 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.606 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_27   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; N/A                                     ; None                                                ; -1.942 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.943 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.944 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.945 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.947 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.948 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.950 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.950 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.950 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.094 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.095 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.097 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.107 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.107 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.120 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.121 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.122 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.123 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.131 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.131 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.133 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.133 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.218 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.218 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.219 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.220 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.220 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.221 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.223 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.225 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.227 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.228 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.229 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.233 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.234 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.235 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.236 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.236 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.238 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.284 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.284 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.285 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.285 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.286 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.287 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.288 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.291 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.292 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.293 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.294 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.294 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.295 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.296 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.296 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.301 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.303 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.305 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.309 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.311 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.313 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.317 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.362 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.366 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.372 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.377 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.380 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.381 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.382 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.382 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.382 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.383 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.384 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.386 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.389 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.389 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.390 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.390 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.390 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.391 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.391 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.391 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.391 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.391 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.391 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.392 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.392 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.392 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.393 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.393 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.393 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.394 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.394 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.394 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.395 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.395 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.396 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.396 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.396 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.397 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.397 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.398 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.398 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.398 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.398 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.399 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.400 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.401 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.402 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.403 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.405 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.405 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.407 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.408 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.408 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.409 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.409 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.410 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.411 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.411 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.412 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.413 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.414 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.471 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.471 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.474 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.474 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.476 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.479 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.480 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.481 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.481 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.481 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.579 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.584 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.595 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.597 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.599 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.615 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.615 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.617 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.618 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.620 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.644 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.650 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.652 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.741 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.744 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.744 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.745 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.745 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.746 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.747 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.750 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.750 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.752 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.752 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.753 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.753 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.753 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.754 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.754 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.754 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.754 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.756 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.756 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.757 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.757 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.761 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.761 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.763 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.763 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.765 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.765 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.766 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.766 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.817 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.818 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.819 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.819 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.820 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.820 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.821 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.823 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.827 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.828 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.828 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.828 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.829 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.830 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.831 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.863 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.863 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.865 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.867 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.868 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S6  ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 21 23:40:39 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 18.24 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10" and destination register "armreduced:arm_cpu|register:MDR|regout[3]"
    Info: + Largest memory to register requirement is 27.513 ns
        Info: + Setup relationship between source and destination is 27.776 ns
            Info: + Latch edge is 34.653 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.090 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X29_Y22_N9; Fanout = 1; REG Node = 'armreduced:arm_cpu|register:MDR|regout[3]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.729 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.965 ns) + CELL(0.689 ns) = 2.729 ns; Loc. = M4K_X26_Y18; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10'
                Info: Total cell delay = 0.689 ns ( 25.25 % )
                Info: Total interconnect delay = 2.040 ns ( 74.75 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 9.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]'
        Info: 3: + IC(0.704 ns) + CELL(0.420 ns) = 4.115 ns; Loc. = LCCOMB_X27_Y17_N22; Fanout = 1; COMB Node = 'read_data[3]~28'
        Info: 4: + IC(0.751 ns) + CELL(0.150 ns) = 5.016 ns; Loc. = LCCOMB_X27_Y19_N26; Fanout = 1; COMB Node = 'read_data[3]~29'
        Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 5.417 ns; Loc. = LCCOMB_X27_Y19_N28; Fanout = 1; COMB Node = 'read_data[3]~30'
        Info: 6: + IC(1.558 ns) + CELL(0.437 ns) = 7.412 ns; Loc. = LCCOMB_X28_Y25_N26; Fanout = 1; COMB Node = 'read_data[3]~31'
        Info: 7: + IC(0.248 ns) + CELL(0.419 ns) = 8.079 ns; Loc. = LCCOMB_X28_Y25_N20; Fanout = 1; COMB Node = 'read_data[3]~32'
        Info: 8: + IC(0.960 ns) + CELL(0.150 ns) = 9.189 ns; Loc. = LCCOMB_X29_Y22_N8; Fanout = 1; COMB Node = 'read_data[3]~33'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 9.273 ns; Loc. = LCFF_X29_Y22_N9; Fanout = 1; REG Node = 'armreduced:arm_cpu|register:MDR|regout[3]'
        Info: Total cell delay = 4.801 ns ( 51.77 % )
        Info: Total interconnect delay = 4.472 ns ( 48.23 % )
Info: Slack time is 3.425 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "armreduced:arm_cpu|register:ALUoutRegister|regout[18]" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1"
    Info: + Largest register to memory requirement is 9.043 ns
        Info: + Setup relationship between source and destination is 9.261 ns
            Info: + Latch edge is 43.914 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 34.653 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.067 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.711 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.963 ns) + CELL(0.673 ns) = 2.711 ns; Loc. = M4K_X13_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1'
                Info: Total cell delay = 0.673 ns ( 24.82 % )
                Info: Total interconnect delay = 2.038 ns ( 75.18 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X29_Y20_N1; Fanout = 3; REG Node = 'armreduced:arm_cpu|register:ALUoutRegister|regout[18]'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 5.618 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y20_N1; Fanout = 3; REG Node = 'armreduced:arm_cpu|register:ALUoutRegister|regout[18]'
        Info: 2: + IC(1.080 ns) + CELL(0.398 ns) = 1.478 ns; Loc. = LCCOMB_X28_Y23_N2; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal0~3'
        Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 2.124 ns; Loc. = LCCOMB_X28_Y23_N4; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal0~4'
        Info: 4: + IC(0.458 ns) + CELL(0.438 ns) = 3.020 ns; Loc. = LCCOMB_X28_Y23_N22; Fanout = 225; COMB Node = 'Addr_Decoder:Decoder|Equal0~5'
        Info: 5: + IC(1.954 ns) + CELL(0.644 ns) = 5.618 ns; Loc. = M4K_X13_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1'
        Info: Total cell delay = 1.873 ns ( 33.34 % )
        Info: Total interconnect delay = 3.745 ns ( 66.66 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "miniUART:UART|CSReg[1]" and destination register "miniUART:UART|CSReg[1]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 1; COMB Node = 'miniUART:UART|CSReg~7'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.105 ns ( 79.67 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.105 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 2.645 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0"
    Info: + Shortest memory to memory delay is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X13_Y18; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0'
        Info: Total cell delay = 2.645 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 0.000 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 6.877 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.025 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.673 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.963 ns) + CELL(0.635 ns) = 2.673 ns; Loc. = M4K_X13_Y18; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0'
                Info: Total cell delay = 0.635 ns ( 23.76 % )
                Info: Total interconnect delay = 2.038 ns ( 76.24 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.698 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.963 ns) + CELL(0.660 ns) = 2.698 ns; Loc. = M4K_X13_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1'
                Info: Total cell delay = 0.660 ns ( 24.46 % )
                Info: Total interconnect delay = 2.038 ns ( 75.54 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: + Micro hold delay of destination is 0.234 ns
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[3]" (data pin = "UART_RXD", clock pin = "CLOCK_27") is 8.489 ns
    Info: + Longest pin to register delay is 8.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(6.227 ns) + CELL(0.150 ns) = 7.259 ns; Loc. = LCCOMB_X27_Y15_N20; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]~0'
        Info: 3: + IC(0.295 ns) + CELL(0.438 ns) = 7.992 ns; Loc. = LCCOMB_X27_Y15_N22; Fanout = 4; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1'
        Info: 4: + IC(0.285 ns) + CELL(0.419 ns) = 8.696 ns; Loc. = LCCOMB_X27_Y15_N2; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.780 ns; Loc. = LCFF_X27_Y15_N3; Fanout = 4; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[3]'
        Info: Total cell delay = 1.973 ns ( 22.47 % )
        Info: Total interconnect delay = 6.807 ns ( 77.53 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.639 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X27_Y15_N3; Fanout = 4; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[3]'
        Info: Total cell delay = 0.537 ns ( 20.35 % )
        Info: Total interconnect delay = 2.102 ns ( 79.65 % )
Info: tco from clock "CLOCK_27" to destination pin "LEDG[2]" through register "GPIO:uGPIO|LEDG_R[2]" is 7.126 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.642 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X29_Y16_N25; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDG_R[2]'
        Info: Total cell delay = 0.537 ns ( 20.33 % )
        Info: Total interconnect delay = 2.105 ns ( 79.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.618 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N25; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDG_R[2]'
        Info: 2: + IC(3.830 ns) + CELL(2.788 ns) = 6.618 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'LEDG[2]'
        Info: Total cell delay = 2.788 ns ( 42.13 % )
        Info: Total interconnect delay = 3.830 ns ( 57.87 % )
Info: th for register "GPIO:uGPIO|key_detect:sw5|c_state.S10" (data pin = "SW[5]", clock pin = "CLOCK_27") is -1.942 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw5|c_state.S10'
        Info: Total cell delay = 0.537 ns ( 20.37 % )
        Info: Total interconnect delay = 2.099 ns ( 79.63 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 15; PIN Node = 'SW[5]'
        Info: 2: + IC(1.237 ns) + CELL(0.150 ns) = 2.376 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 1; COMB Node = 'GPIO:uGPIO|key_detect:sw5|c_state~26'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.460 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw5|c_state.S10'
        Info: Total cell delay = 1.223 ns ( 49.72 % )
        Info: Total interconnect delay = 1.237 ns ( 50.28 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Tue Dec 21 23:40:41 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


