.ALIASES
V_V1            V1(+=N14567 -=0 ) CN @IBIS_SIM.SCHEMATIC1(sch_1):INS14301@SOURCE.VDC.Normal(chips)
R_R1            R1(1=N14567 2=N14662 ) CN @IBIS_SIM.SCHEMATIC1(sch_1):INS14387@ANALOG.R.Normal(chips)
V_V2            V2(+=N14608 -=0 ) CN @IBIS_SIM.SCHEMATIC1(sch_1):INS14811@SOURCE.VDC.Normal(chips)
R_R3            R3(1=0 2=OUTPUT ) CN @IBIS_SIM.SCHEMATIC1(sch_1):INS14890@ANALOG.R.Normal(chips)
X_U1            U1(INPUT=N14608 OUTPUT=OUTPUT ENABLE=N14662 ) CN
+@IBIS_SIM.SCHEMATIC1(sch_1):INS15009@SPARTAN7.SPARTAN7_SSTL15_R_S_HR_TYP.Normal(chips)
_    _(OUTPUT=OUTPUT)
.ENDALIASES
