`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB (Embeded System Lab)
// Engineer: Haojun Xia
// Create Date: 2019/02/08
// Design Name: RISCV-Pipline CPU
// Module Name: ControlUnit
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: RISC-V Instruction Decoder
//////////////////////////////////////////////////////////////////////////////////
`include "Parameters.v"   
module ControlUnit(
    input wire [6:0] Op,
    input wire [2:0] Fn3,
    input wire [6:0] Fn7,
    output wire JalD,
    output wire JalrD,
    output reg [2:0] RegWriteD,
    output wire MemToRegD,
    output reg [3:0] MemWriteD,
    output wire LoadNpcD,
    output reg [1:0] RegReadD,
    output reg [2:0] BranchTypeD,
    output reg [3:0] AluContrlD,
    output wire [1:0] AluSrc2D,
    output wire AluSrc1D,
    output reg [2:0] ImmType        
    );
    always@(*)
    begin
        case(Op)
            7'b0000011://load type
            begin
                case(Fn3)
                    3'b000://lb
                    begin
                          
                    end
                    3'b001://lh
                    begin
                        
                    end
                    3'b010://lw
                    begin
                        
                    end
                    3'b100://lbu
                    begin
                        
                    end
                    3'b101://lhu
                    begin
                        
                    end
                    default:
                    begin
                        
                    end
                endcase
            end
            7'b0100011://store type
            begin
                case(Fn3)
                    3'b000://sb
                    begin
                        
                    end
                    3'b001://sh
                    begin
                        
                    end
                    3'b010://sw
                    begin
                        
                    end
                    default:
                    begin
                        
                    end
                endcase
            end
            7'b0110011://R-Type Arithmetic
            begin
                case(Fn3)
                    3'b000://add & sub
                    begin
                        case(Fn7)
                            7'b0000000://add
                            begin
                                
                            end
                            7'b0100000://sub
                            begin
                                
                            end
                            default:
                            begin
                                  
                            end
                        endcase
                    end
                    3'b100://xor
                    begin
                        
                    end
                    3'b110://or
                    begin
                        
                    end
                    3'b111://and
                    begin
                        
                    end
                    3'b001://sll
                    begin
                        
                    end
                    3'b101://srl & sra
                    begin
                        case(Fn7)
                            7'b0000000://srl
                            begin
                                
                            end
                            7'b01000000://sra
                            begin
                                
                            end
                            default:
                            begin
                                
                            end
                        endcase
                    end
                    3'b010://slt
                    begin
                        
                    end
                    3'b011://sltu
                    begin
                        
                    end
                    default:
                    begin
                        
                    end
                endcase
            end
            7'b0010011://I-Type Arithmetic
            begin
                case(Fn3)
                    3'b000://addi
                    begin
                        
                    end
                    3'b100://xori
                    begin
                        
                    end
                    3'b110://ori
                    begin
                        
                    end
                    3'b111://andi
                    begin
                        
                    end
                    3'b001://slli
                    begin
                        
                    end
                    3'b101://srli & srai
                    begin
                        case(Fn7)
                            7'b0000000://slli
                            begin
                                
                            end
                            7'b0100000://srai
                            begin
                                
                            end
                            default:
                            begin
                                
                            end
                        endcase
                    end
                    3'b010://slti
                    begin
                        
                    end
                    3'b011://sltiu
                    begin
                        
                    end
                    default:
                    begin
                        
                    end
                endcase
            end
            7'b0110111://lui
            begin
                
            end
            7'b0010111://auipc
            begin
                
            end
            7'b1100011://Branch-Type
            begin
                case(Fn3)
                    3'b000://beq
                    begin
                        
                    end
                    3'b001://bne
                    begin
                        
                    end
                    3'b100://blt
                    begin
                        
                    end
                    3'b101://bge
                    begin
                        
                    end
                    3'b110://bltu
                    begin
                        
                    end
                    3'b111://bgeu
                    begin
                        
                    end
                    default:
                    begin
                    
                    end
                endcase
            end
            7'b1101111://JAL
            begin
                
            end
            7'b1100111://JALR
            begin
                
            end
            default:
            begin
                
            end
        endcase
    end
    
endmodule

//åŠŸèƒ½è¯´æ˜
    //ControlUnit       æ˜¯æœ¬CPUçš„æŒ‡ä»¤è¯‘ç å™¨ï¼Œç»„åˆé?»è¾‘ç”µè·¯
//è¾“å…¥
    // Op               æ˜¯æŒ‡ä»¤çš„æ“ä½œç éƒ¨åˆ?
    // Fn3              æ˜¯æŒ‡ä»¤çš„func3éƒ¨åˆ†
    // Fn7              æ˜¯æŒ‡ä»¤çš„func7éƒ¨åˆ†
//è¾“å‡º
    // JalD==1          è¡¨ç¤ºJalæŒ‡ä»¤åˆ°è¾¾IDè¯‘ç é˜¶æ®µ
    // JalrD==1         è¡¨ç¤ºJalræŒ‡ä»¤åˆ°è¾¾IDè¯‘ç é˜¶æ®µ
    // RegWriteD        è¡¨ç¤ºIDé˜¶æ®µçš„æŒ‡ä»¤å¯¹åº”çš„ å¯„å­˜å™¨å†™å…¥æ¨¡å¼? ï¼Œæ‰€æœ‰æ¨¡å¼å®šä¹‰åœ¨Parameters.vä¸?
    // MemToRegD==1     è¡¨ç¤ºIDé˜¶æ®µçš„æŒ‡ä»¤éœ€è¦å°†data memoryè¯»å–çš„å?¼å†™å…¥å¯„å­˜å™¨,
    // MemWriteD        å…?4bitï¼Œé‡‡ç”¨ç‹¬çƒ­ç æ ¼å¼ï¼Œå¯¹äºdata memoryçš?32bitå­—æŒ‰byteè¿›è¡Œå†™å…¥,MemWriteD=0001è¡¨ç¤ºåªå†™å…¥æœ€ä½?1ä¸ªbyteï¼Œå’Œxilinx bramçš„æ¥å£ç±»ä¼?
    // LoadNpcD==1      è¡¨ç¤ºå°†NextPCè¾“å‡ºåˆ°ResultM
    // RegReadD[1]==1   è¡¨ç¤ºA1å¯¹åº”çš„å¯„å­˜å™¨å€¼è¢«ä½¿ç”¨åˆ°äº†ï¼ŒRegReadD[0]==1è¡¨ç¤ºA2å¯¹åº”çš„å¯„å­˜å™¨å€¼è¢«ä½¿ç”¨åˆ°äº†ï¼Œç”¨äºforwardçš„å¤„ç?
    // BranchTypeD      è¡¨ç¤ºä¸åŒçš„åˆ†æ”¯ç±»å‹ï¼Œæ‰?æœ‰ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
    // AluContrlD       è¡¨ç¤ºä¸åŒçš„ALUè®¡ç®—åŠŸèƒ½ï¼Œæ‰€æœ‰ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
    // AluSrc2D         è¡¨ç¤ºAluè¾“å…¥æº?2çš„é?‰æ‹©
    // AluSrc1D         è¡¨ç¤ºAluè¾“å…¥æº?1çš„é?‰æ‹©
    // ImmType          è¡¨ç¤ºæŒ‡ä»¤çš„ç«‹å³æ•°æ ¼å¼ï¼Œæ‰€æœ‰ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?   
//å®éªŒè¦æ±‚  
    //å®ç°ControlUnitæ¨¡å—   