<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\ahb_def_slave.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\BusMatrix.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\can.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\can_define.vh<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\can_static_macro_define.vh<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\can_top.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_adder.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_ahb.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_alu_dec.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_core.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_ctl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_ctl_add3.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_ahb_dec.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_ahb_mux.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_bp.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_ctl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_define.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_dw.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_mtx.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_mtx_dbg.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_mtx_sys.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_rom_tb.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_sys.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_tcm.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dbg_undefs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_decoder.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_defs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_dp.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_excpt.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_fetch.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_fns.vh<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_matrix_check_fns.vh<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_mem_ctl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_multiplier.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_multiply_shift.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_mux4.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_ahb.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_ahb_os.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_defs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_main.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_pri_lvl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_pri_num.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_tree.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_nvic_undefs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_reg_bank.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_shifter.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cm1_undefs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_miim_wrapper.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_rx_buffer_to_ahb.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_rx_to_buffer.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_rx_wrapper.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_sdp_wrapper_32bit.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_top.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_tx_wrapper.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_ethmac_wrapper.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_gpio.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_ahbif_ctrl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_arbiter.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_async_fifo_clr.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_config.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_const.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_ctrl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_eilmif_ctrl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_fifo.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_gck.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_pad_lib.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_reg.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_regif.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_regif_ctrl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_spiif.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_sync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_sync_l2l.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_spi_flash_sync_p2p.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_ahb_to_iop.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_dualtimers.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_dualtimers_defs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_dualtimers_frc.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_spi.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_timer.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_autocorrelation.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_balancefilter.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_collector.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_crngt_to_trng.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dx_inv_chain.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dx_trng_top.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_ff.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_interrupt_low.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_mux.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_mux_clk.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_dxm_sync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_ehr.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_entropy_gen.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_gtech_models.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_lfsr_new.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_line.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_noise_gen.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_pmf_table.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_prng_top_wrap.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_reg_file.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rng_engine.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rng_misc.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rng_top.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rng_top_wrap_unconnected.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rosc.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_rst_logic.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_sample_cntr.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_slave_bus_ifc.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_sync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_tests_misc.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_trng_top.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_uart.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_watchdog.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_watchdog_defs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_apb_watchdog_frc.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\cmsdk_iop_gpio.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\CortexM1Dbg.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\CortexM1DbgIntegration.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\CortexM1DbgIntegrationWrapper.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\dapahbap.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApAhbSync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApDapSync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApDefs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApMst.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApSlv.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPAhbApSyn.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDecMux.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpApbDefs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpApbSync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpEnSync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpIMux.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPDpSync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPJtagDpDefs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPJtagDpProtocol.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwDpApbIf.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwDpDefs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwDpProtocol.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwDpSync.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\dapswjdp.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwjDpDefs.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DAPSwjWatcher.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\ddr3_1_4code.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DDR3_define.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\ddr3_name.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\ddr3_to_ahb_top.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\DDR3_TOP.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\dtcmdbg.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\Gowin_EMPU_M1_top.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\GowinAhbExt.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\GowinCM1AhbExt.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\GowinCM1AhbExtWrapper.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_ahb_psram.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_apb_i2c.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_apb_int_wrapper.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_apb_sd.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\gw_gpio.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\InputStage.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\itcmdbg.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\MatrixDecodeS0.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\MatrixDecodeS1.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\MatrixDecodeS2.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputArb1.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputArb2.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputArb3.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputStage1.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputStage2.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\OutputStage3.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\p_sse050_interconnect_f0_ahb_to_apb.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\p_sse050_interconnect_f0_apb_slave_mux.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\psram_code.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\psram_top.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\rng_addr_params.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\rng_cc_params.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\rng_params.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\Rtc.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcApbif.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcControl.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcCounter.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcInterrupt.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcParams.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcRevAnd.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcSynctoPCLK.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\RtcUpdate.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\sse050_int_apb_decoder.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\sse050_integration_peripherals.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\sync_p2p.v<br>
D:\Gowin\GGGGG\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\GOWIN_EMPU_M1\data\debug\triple_speed_mac_name.v<br>
C:\Users\yonghao\Desktop\SD_test\RTC_gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\cm1_option_defs.v<br>
C:\Users\yonghao\Desktop\SD_test\RTC_gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\ahb_option_defs.v<br>
C:\Users\yonghao\Desktop\SD_test\RTC_gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\can_parameter.vh<br>
C:\Users\yonghao\Desktop\SD_test\RTC_gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\triple_speed_mac_param.v<br>
C:\Users\yonghao\Desktop\SD_test\RTC_gowin_empu_m1\src\gowin_empu_m1\temp\gw_empu_m1\triple_speed_mac_define.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.6.01Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 10 12:40:04 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>Gowin_EMPU_M1_Top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/OPORT Usage:</b></td>
<td>52</td>
</tr>
<tr>
<td class="label"><b>I/OBUF Usage:</b></td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>3716</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>173</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>73</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>312</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>103</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>611</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2307</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNPE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLN</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>8129</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>708</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2334</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>5087</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>155</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>155</td>
</tr>
<tr>
<td class="label"><b>SSRAM Usage:</b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>DSP Usage:</b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>32</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW2A-18-PBGA256
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>8514(8167 LUTs, 155 ALUs, 32 SSRAMs) / 20736</td>
<td>41%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>3716 / 16173</td>
<td>23%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>34 / 46</td>
<td>74%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>2 / (12*2)</td>
<td>8%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>HCLK_ibuf/I JTAG_9_ibuf/I SD_SPICLK_ibuf/I </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>Gowin_EMPU_M1_Top</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>100.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp-2.055<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>-2.138</td>
<td>100.0 MHz</td>
<td>82.4 MHz</td>
<td>10.000</td>
<td>12.138</td>
<td>Base</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>12.848</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3124</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>reg_spiif_timing_r[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>n148_20</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>n148_22</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>n148_24</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>n148_26</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>n148_28</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>n148_30</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.113</td>
<td>-</td>
</tr>
<tr>
<td>n148_32</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.350</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.905</td>
<td>-</td>
</tr>
<tr>
<td>period_cnt_r_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.142</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.697</td>
<td>-</td>
</tr>
<tr>
<td>n131_8</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.934</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>4.451</td>
<td>-</td>
</tr>
<tr>
<td>n283_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>4.688</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>5.243</td>
<td>-</td>
</tr>
<tr>
<td>n283_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_s0 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.480</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>5.997</td>
<td>-</td>
</tr>
<tr>
<td>spi_txdata_rd</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>19</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s30 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.234</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s30 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.687</td>
<td>-</td>
</tr>
<tr>
<td>arb_addr_latched_sclk_38</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s14 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s14 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>7.479</td>
<td>-</td>
</tr>
<tr>
<td>arb_addr_latched_sclk_17</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s7 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>7.716</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>8.271</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd_10</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s2 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>8.508</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.025</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>37</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>9.262</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>9.715</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.952</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>10.522</td>
<td>-</td>
</tr>
<tr>
<td>u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_spi1_u_spi_fifo_u_spi_txfifo_next_bin_rd_ptr_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>10.522</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>10.557</td>
<td>-</td>
</tr>
<tr>
<td>u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_spi1_u_spi_fifo_u_spi_txfifo_next_bin_rd_ptr_1_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>10.557</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.470</td>
<td>11.027</td>
<td>-</td>
</tr>
<tr>
<td>next_bin_rd_ptr[2]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n332_s2 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.264</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n332_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>11.819</td>
<td>-</td>
</tr>
<tr>
<td>n332_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n332_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.056</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n332_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.611</td>
<td>-</td>
</tr>
<tr>
<td>n332_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0 </td>
<td>DFFP</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>12.848</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>12.848<br/>
<b>Logic Delay: </b>9.113(70.9%)<br/>
<b>Route Delay: </b>3.735(29.1%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>12.056</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3124</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>reg_spiif_timing_r[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>n148_20</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>n148_22</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>n148_24</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>n148_26</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>n148_28</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>n148_30</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.113</td>
<td>-</td>
</tr>
<tr>
<td>n148_32</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.350</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.905</td>
<td>-</td>
</tr>
<tr>
<td>period_cnt_r_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.142</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.697</td>
<td>-</td>
</tr>
<tr>
<td>n131_8</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.934</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>4.451</td>
<td>-</td>
</tr>
<tr>
<td>n283_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>4.688</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>5.243</td>
<td>-</td>
</tr>
<tr>
<td>n283_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_s0 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.480</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>5.997</td>
<td>-</td>
</tr>
<tr>
<td>spi_txdata_rd</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>19</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s30 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.234</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s30 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.687</td>
<td>-</td>
</tr>
<tr>
<td>arb_addr_latched_sclk_38</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s14 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s14 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>7.479</td>
<td>-</td>
</tr>
<tr>
<td>arb_addr_latched_sclk_17</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s7 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>7.716</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>8.271</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd_10</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s2 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>8.508</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.025</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>37</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>9.262</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>9.715</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.952</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>10.522</td>
<td>-</td>
</tr>
<tr>
<td>u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_spi1_u_spi_fifo_u_spi_txfifo_next_bin_rd_ptr_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>10.522</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>10.557</td>
<td>-</td>
</tr>
<tr>
<td>u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_spi1_u_spi_fifo_u_spi_txfifo_next_bin_rd_ptr_1_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>10.557</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.470</td>
<td>11.027</td>
<td>-</td>
</tr>
<tr>
<td>next_bin_rd_ptr[2]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n304_s1 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.264</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n304_s1 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>11.819</td>
<td>-</td>
</tr>
<tr>
<td>n304_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_2_s0 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>12.056</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>12.056<br/>
<b>Logic Delay: </b>8.558(71.0%)<br/>
<b>Route Delay: </b>3.498(29.0%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-1.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3124</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>reg_spiif_timing_r[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>n148_20</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>n148_22</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>n148_24</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>n148_26</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>n148_28</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>n148_30</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.113</td>
<td>-</td>
</tr>
<tr>
<td>n148_32</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.350</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.905</td>
<td>-</td>
</tr>
<tr>
<td>period_cnt_r_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.142</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.697</td>
<td>-</td>
</tr>
<tr>
<td>n131_8</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.934</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>4.451</td>
<td>-</td>
</tr>
<tr>
<td>n283_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>4.688</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>5.243</td>
<td>-</td>
</tr>
<tr>
<td>n283_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_s0 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.480</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>5.997</td>
<td>-</td>
</tr>
<tr>
<td>spi_txdata_rd</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>19</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s30 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.234</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s30 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.687</td>
<td>-</td>
</tr>
<tr>
<td>arb_addr_latched_sclk_38</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s14 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s14 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>7.479</td>
<td>-</td>
</tr>
<tr>
<td>arb_addr_latched_sclk_17</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s7 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>7.716</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>8.271</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd_10</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s2 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>8.508</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.025</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>37</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>9.262</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>9.715</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.952</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>10.522</td>
<td>-</td>
</tr>
<tr>
<td>u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_spi1_u_spi_fifo_u_spi_txfifo_next_bin_rd_ptr_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>10.522</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.470</td>
<td>10.992</td>
<td>-</td>
</tr>
<tr>
<td>next_bin_rd_ptr[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n305_s1 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.229</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n305_s1 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>11.784</td>
<td>-</td>
</tr>
<tr>
<td>n305_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_1_s0 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>12.021</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>12.021<br/>
<b>Logic Delay: </b>8.523(70.9%)<br/>
<b>Route Delay: </b>3.498(29.1%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-1.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>11.919</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3124</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>reg_spiif_timing_r[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>n148_20</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>n148_22</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>n148_24</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>n148_26</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>n148_28</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>n148_30</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.113</td>
<td>-</td>
</tr>
<tr>
<td>n148_32</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.350</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.905</td>
<td>-</td>
</tr>
<tr>
<td>period_cnt_r_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.142</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.697</td>
<td>-</td>
</tr>
<tr>
<td>n131_8</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.934</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>4.451</td>
<td>-</td>
</tr>
<tr>
<td>n283_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>4.688</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>5.243</td>
<td>-</td>
</tr>
<tr>
<td>n283_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_s0 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.480</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>5.997</td>
<td>-</td>
</tr>
<tr>
<td>spi_txdata_rd</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>19</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s30 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.234</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s30 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.687</td>
<td>-</td>
</tr>
<tr>
<td>arb_addr_latched_sclk_38</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s14 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/arb_addr_latched_sclk_s14 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>7.479</td>
<td>-</td>
</tr>
<tr>
<td>arb_addr_latched_sclk_17</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s7 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>7.716</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>8.271</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd_10</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s2 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>8.508</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.025</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>37</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>9.262</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/txf_rd_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>9.715</td>
<td>-</td>
</tr>
<tr>
<td>txf_rd</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.952</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>10.522</td>
<td>-</td>
</tr>
<tr>
<td>u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_spi1_u_spi_fifo_u_spi_txfifo_next_bin_rd_ptr_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>10.522</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.470</td>
<td>10.992</td>
<td>-</td>
</tr>
<tr>
<td>next_bin_rd_ptr[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n306_s1 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>11.229</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n306_s1 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>11.682</td>
<td>-</td>
</tr>
<tr>
<td>n306_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_0_s0 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>11.919</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>11.919<br/>
<b>Logic Delay: </b>8.421(70.7%)<br/>
<b>Route Delay: </b>3.498(29.3%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-1.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>6.924</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>5.855</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_d_en_r_s1</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[falling]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>HCLK_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3124</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/reg_spiif_timing_r_0_s0 </td>
<td>DFFPE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>reg_spiif_timing_r[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s16 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.570</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>n148_20</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.901</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s17 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>n148_22</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.937</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s18 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>n148_24</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>1.972</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>n148_26</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.007</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>n148_28</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.042</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>n148_30</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>2.078</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.035</td>
<td>2.113</td>
<td>-</td>
</tr>
<tr>
<td>n148_32</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.350</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.905</td>
<td>-</td>
</tr>
<tr>
<td>period_cnt_r_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.142</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n131_s4 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.697</td>
<td>-</td>
</tr>
<tr>
<td>n131_8</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.934</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>4.451</td>
<td>-</td>
</tr>
<tr>
<td>n283_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>4.688</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n283_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>5.243</td>
<td>-</td>
</tr>
<tr>
<td>n283_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_en_s16 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.480</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_en_s16 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>5.997</td>
<td>-</td>
</tr>
<tr>
<td>master_clk_en_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_en_s0 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.234</td>
<td>-</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_en_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.687</td>
<td>-</td>
</tr>
<tr>
<td>master_clk_en</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_d_en_r_s1 </td>
<td>DFFNC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>6.924</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>6.924<br/>
<b>Logic Delay: </b>4.848(70.0%)<br/>
<b>Route Delay: </b>2.076(30.0%)<br/>
<br/><br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>29</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>742</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:1m:13s realtime, 0h:1m:12s cputime
<br/>
Memory peak: 111.1MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
