Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Thu Dec 16 20:29:24 2021
| Host             : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcvu13p-flga2577-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.429        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.408        |
| Device Static (W)        | 3.020        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        5 |       --- |             --- |
| CLB Logic                |     0.007 |    20412 |       --- |             --- |
|   LUT as Logic           |     0.004 |     5794 |   1728000 |            0.34 |
|   LUT as Shift Register  |     0.002 |      500 |    791040 |            0.06 |
|   Register               |    <0.001 |    10743 |   3456000 |            0.31 |
|   LUT as Distributed RAM |    <0.001 |      328 |    791040 |            0.04 |
|   CARRY8                 |    <0.001 |      138 |    216000 |            0.06 |
|   BUFG                   |    <0.001 |        2 |       128 |            1.56 |
|   Others                 |     0.000 |     1160 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      193 |   1728000 |            0.01 |
| Signals                  |     0.011 |    15053 |       --- |             --- |
| Block RAM                |     0.007 |     12.5 |      2688 |            0.47 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| I/O                      |     0.008 |        3 |       448 |            0.67 |
| GTY                      |     0.249 |        1 |       128 |            0.78 |
| Static Power             |     3.020 |          |           |                 |
| Total                    |     3.429 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     1.199 |       0.063 |      1.136 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.143 |       0.001 |      0.142 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.941 |       0.054 |      0.887 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.108 |       0.004 |      0.104 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.067 |       0.021 |      0.047 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.186 |       0.162 |      0.024 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.022 |       0.019 |      0.003 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk100_design_1_clk_wiz_2_1                                                                         | design_1_i/clk_wiz/inst/clk100_design_1_clk_wiz_2_1               |            10.0 |
| clk125_D_clk_p                                                                                      | clk125_D_clk_p                                                    |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     0.408 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   design_1_i             |     0.405 |
|     aurora_64b66b_0      |     0.264 |
|       inst               |     0.264 |
|     axi_bram_ctrl_0      |     0.002 |
|       U0                 |     0.002 |
|     axi_bram_ctrl_0_bram |     0.001 |
|       U0                 |     0.001 |
|     axi_chip2chip_0      |     0.005 |
|       inst               |     0.005 |
|     clk_wiz              |     0.099 |
|       inst               |     0.099 |
|     ila_1                |     0.015 |
|       inst               |     0.015 |
|     ila_2                |     0.017 |
|       inst               |     0.017 |
+--------------------------+-----------+


