#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b3f7e65990 .scope module, "tb_NOTgate" "tb_NOTgate" 2 3;
 .timescale -9 -11;
v000001b3f7e65d50_0 .var "A", 0 0;
v000001b3f7dae840_0 .net "F", 0 0, L_000001b3f7e65df0;  1 drivers
S_000001b3f7e65b20 .scope module, "NOT" "NOTgate" 2 6, 3 2 0, S_000001b3f7e65990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "F";
L_000001b3f7e65df0 .functor NOT 1, v000001b3f7e65d50_0, C4<0>, C4<0>, C4<0>;
v000001b3f7e65cb0_0 .net "A", 0 0, v000001b3f7e65d50_0;  1 drivers
v000001b3f7e32e10_0 .net "F", 0 0, L_000001b3f7e65df0;  alias, 1 drivers
    .scope S_000001b3f7e65990;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "test_NOTgate_out.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b3f7e65990 {0 0 0};
    %vpi_call 2 14 "$monitor", "%b", v000001b3f7dae840_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001b3f7e65990;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3f7e65d50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3f7e65d50_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_NOTgate.v";
    "NOTgate.v";
