Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028091    0.001584    0.508415 v _206_/A (sg13g2_xnor2_1)
     2    0.010313    0.071655    0.091777    0.600192 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071656    0.000356    0.600548 v _208_/A (sg13g2_xor2_1)
     1    0.001960    0.025106    0.068307    0.668856 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025106    0.000070    0.668926 v _298_/D (sg13g2_dfrbpq_1)
                                              0.668926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402228   clock uncertainty
                                  0.000000    0.402228   clock reconvergence pessimism
                                 -0.035173    0.367055   library hold time
                                              0.367055   data required time
---------------------------------------------------------------------------------------------
                                              0.367055   data required time
                                             -0.668926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301871   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028047    0.000775    0.507607 v _205_/A (sg13g2_nand2_1)
     1    0.005085    0.031297    0.037288    0.544895 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.031302    0.000388    0.545283 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006496    0.050017    0.057806    0.603089 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.050019    0.000271    0.603360 v _211_/A (sg13g2_xnor2_1)
     1    0.002283    0.029338    0.065639    0.668999 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029338    0.000085    0.669084 v _299_/D (sg13g2_dfrbpq_1)
                                              0.669084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    0.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402641   clock uncertainty
                                  0.000000    0.402641   clock reconvergence pessimism
                                 -0.036512    0.366129   library hold time
                                              0.366129   data required time
---------------------------------------------------------------------------------------------
                                              0.366129   data required time
                                             -0.669084   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302955   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003483    0.020894    0.162877    0.315132 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021055    0.000256    0.315388 v fanout71/A (sg13g2_buf_2)
     4    0.035620    0.067225    0.106624    0.422012 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.067331    0.002030    0.424043 v fanout69/A (sg13g2_buf_8)
     8    0.037577    0.030131    0.098639    0.522682 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030167    0.000915    0.523597 v _202_/A (sg13g2_xor2_1)
     2    0.011016    0.049462    0.091227    0.614824 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.049465    0.000396    0.615220 v _204_/A (sg13g2_xor2_1)
     1    0.002470    0.026216    0.062165    0.677385 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026216    0.000088    0.677473 v _297_/D (sg13g2_dfrbpq_1)
                                              0.677473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402255   clock uncertainty
                                  0.000000    0.402255   clock reconvergence pessimism
                                 -0.035525    0.366729   library hold time
                                              0.366729   data required time
---------------------------------------------------------------------------------------------
                                              0.366729   data required time
                                             -0.677473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310744   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028125    0.001890    0.508721 v _182_/A (sg13g2_nand2_1)
     1    0.004446    0.028984    0.035492    0.544213 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.028984    0.000181    0.544394 ^ _217_/A (sg13g2_nor3_1)
     1    0.004282    0.025601    0.039642    0.584036 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.025603    0.000324    0.584360 v _218_/A2 (sg13g2_o21ai_1)
     1    0.005378    0.055950    0.091981    0.676341 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.055951    0.000372    0.676712 ^ _219_/A (sg13g2_inv_1)
     1    0.001870    0.019695    0.031863    0.708575 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019695    0.000072    0.708647 v _301_/D (sg13g2_dfrbpq_1)
                                              0.708647   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403240   clock uncertainty
                                  0.000000    0.403240   clock reconvergence pessimism
                                 -0.033356    0.369883   library hold time
                                              0.369883   data required time
---------------------------------------------------------------------------------------------
                                              0.369883   data required time
                                             -0.708647   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338763   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002252    0.021645    0.162770    0.316009 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021645    0.000081    0.316091 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010520    0.061679    0.379302    0.695393 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.061747    0.000861    0.696254 ^ fanout79/A (sg13g2_buf_8)
     7    0.044187    0.035551    0.092999    0.789253 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.035916    0.002275    0.791528 ^ _128_/A (sg13g2_inv_2)
     5    0.022169    0.042266    0.048097    0.839625 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042276    0.000545    0.840170 v _293_/D (sg13g2_dfrbpq_1)
                                              0.840170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403240   clock uncertainty
                                  0.000000    0.403240   clock reconvergence pessimism
                                 -0.040514    0.362726   library hold time
                                              0.362726   data required time
---------------------------------------------------------------------------------------------
                                              0.362726   data required time
                                             -0.840170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477444   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002252    0.021645    0.162770    0.316009 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021645    0.000081    0.316091 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010520    0.061679    0.379302    0.695393 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.061747    0.000861    0.696254 ^ fanout79/A (sg13g2_buf_8)
     7    0.044187    0.035551    0.092999    0.789253 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.035910    0.002244    0.791497 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002458    0.030718    0.061118    0.852615 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030718    0.000088    0.852703 v _294_/D (sg13g2_dfrbpq_1)
                                              0.852703   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403234   clock uncertainty
                                  0.000000    0.403234   clock reconvergence pessimism
                                 -0.036850    0.366383   library hold time
                                              0.366383   data required time
---------------------------------------------------------------------------------------------
                                              0.366383   data required time
                                             -0.852703   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486320   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001935    0.020509    0.161848    0.315088 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020509    0.000071    0.315159 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013125    0.071971    0.387912    0.703072 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.071973    0.000492    0.703564 ^ fanout57/A (sg13g2_buf_8)
     8    0.040546    0.034288    0.096342    0.799906 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.034706    0.002558    0.802464 ^ _195_/B (sg13g2_xor2_1)
     2    0.010094    0.046728    0.084607    0.887071 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.046730    0.000349    0.887419 v _196_/B (sg13g2_xor2_1)
     1    0.002224    0.025842    0.055068    0.942488 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025842    0.000079    0.942567 v _295_/D (sg13g2_dfrbpq_2)
                                              0.942567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024458    0.001140    0.153126 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.403126   clock uncertainty
                                  0.000000    0.403126   clock reconvergence pessimism
                                 -0.035341    0.367784   library hold time
                                              0.367784   data required time
---------------------------------------------------------------------------------------------
                                              0.367784   data required time
                                             -0.942567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574783   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001972    0.017093    0.159478    0.312718 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017093    0.000073    0.312791 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.012752    0.066560    0.398760    0.711551 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.066562    0.000453    0.712004 v fanout58/A (sg13g2_buf_2)
     5    0.027540    0.054803    0.118677    0.830682 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054828    0.001084    0.831766 v _199_/B (sg13g2_xnor2_1)
     2    0.009648    0.068455    0.092242    0.924008 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.068456    0.000335    0.924343 v _200_/B (sg13g2_xor2_1)
     1    0.003010    0.027540    0.067034    0.991376 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.027540    0.000211    0.991588 v _296_/D (sg13g2_dfrbpq_1)
                                              0.991588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    0.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403214   clock uncertainty
                                  0.000000    0.403214   clock reconvergence pessimism
                                 -0.035843    0.367370   library hold time
                                              0.367370   data required time
---------------------------------------------------------------------------------------------
                                              0.367370   data required time
                                             -0.991588   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624217   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    0.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009685    0.048873    0.184029    0.336278 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048873    0.000270    0.336548 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.007014    0.048520    0.381506    0.718054 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net37 (net)
                      0.048520    0.000556    0.718610 ^ _214_/A (sg13g2_xnor2_1)
     1    0.002806    0.032757    0.067347    0.785957 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.032757    0.000196    0.786154 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002426    0.035380    0.371723    1.157877 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035380    0.000085    1.157963 v _300_/D (sg13g2_dfrbpq_1)
                                              1.157963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    0.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402249   clock uncertainty
                                  0.000000    0.402249   clock reconvergence pessimism
                                 -0.038430    0.363819   library hold time
                                              0.363819   data required time
---------------------------------------------------------------------------------------------
                                              0.363819   data required time
                                             -1.157963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794143   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000540    1.086320 v _292_/A (sg13g2_inv_1)
     1    0.006881    0.040644    0.047977    1.134297 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.040648    0.000300    1.134597 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.134597   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403240   clock uncertainty
                                  0.000000    0.403240   clock reconvergence pessimism
                                 -0.106115    0.297125   library removal time
                                              0.297125   data required time
---------------------------------------------------------------------------------------------
                                              0.297125   data required time
                                             -1.134597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837472   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029167    0.001905    1.178337 v _286_/A (sg13g2_inv_1)
     1    0.005835    0.032551    0.037629    1.215966 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032566    0.000236    1.216202 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.216202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024458    0.001140    0.153126 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.403126   clock uncertainty
                                  0.000000    0.403126   clock reconvergence pessimism
                                 -0.103627    0.299498   library removal time
                                              0.299498   data required time
---------------------------------------------------------------------------------------------
                                              0.299498   data required time
                                             -1.216202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916703   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029214    0.002170    1.178602 v _287_/A (sg13g2_inv_1)
     1    0.005814    0.032482    0.037577    1.216179 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032496    0.000240    1.216420 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.216420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    0.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403214   clock uncertainty
                                  0.000000    0.403214   clock reconvergence pessimism
                                 -0.103675    0.299538   library removal time
                                              0.299538   data required time
---------------------------------------------------------------------------------------------
                                              0.299538   data required time
                                             -1.216420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916881   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029244    0.002326    1.178757 v _288_/A (sg13g2_inv_1)
     1    0.005817    0.032498    0.037595    1.216353 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032512    0.000240    1.216592 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.216592   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402255   clock uncertainty
                                  0.000000    0.402255   clock reconvergence pessimism
                                 -0.103742    0.298513   library removal time
                                              0.298513   data required time
---------------------------------------------------------------------------------------------
                                              0.298513   data required time
                                             -1.216592   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918079   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029305    0.002619    1.179051 v _290_/A (sg13g2_inv_1)
     1    0.005946    0.032999    0.037999    1.217050 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033014    0.000246    1.217296 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    0.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402641   clock uncertainty
                                  0.000000    0.402641   clock reconvergence pessimism
                                 -0.103890    0.298751   library removal time
                                              0.298751   data required time
---------------------------------------------------------------------------------------------
                                              0.298751   data required time
                                             -1.217296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918545   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029189    0.002035    1.178467 v _285_/A (sg13g2_inv_1)
     1    0.006264    0.034201    0.038913    1.217380 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.034204    0.000265    1.217645 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217645   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403234   clock uncertainty
                                  0.000000    0.403234   clock reconvergence pessimism
                                 -0.104187    0.299047   library removal time
                                              0.299047   data required time
---------------------------------------------------------------------------------------------
                                              0.299047   data required time
                                             -1.217645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918598   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029272    0.002465    1.178897 v _291_/A (sg13g2_inv_1)
     1    0.006004    0.033216    0.038163    1.217060 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033231    0.000250    1.217311 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    0.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402249   clock uncertainty
                                  0.000000    0.402249   clock reconvergence pessimism
                                 -0.103957    0.298292   library removal time
                                              0.298292   data required time
---------------------------------------------------------------------------------------------
                                              0.298292   data required time
                                             -1.217311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919019   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029251    0.002362    1.178794 v _289_/A (sg13g2_inv_1)
     1    0.006197    0.033959    0.038732    1.217526 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.033962    0.000260    1.217786 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402228   clock uncertainty
                                  0.000000    0.402228   clock reconvergence pessimism
                                 -0.104176    0.298052   library removal time
                                              0.298052   data required time
---------------------------------------------------------------------------------------------
                                              0.298052   data required time
                                             -1.217786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919734   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029193    0.002057    1.178489 v _129_/A (sg13g2_inv_1)
     1    0.007091    0.037393    0.041277    1.219766 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.037406    0.000542    1.220309 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403240   clock uncertainty
                                  0.000000    0.403240   clock reconvergence pessimism
                                 -0.105145    0.298095   library removal time
                                              0.298095   data required time
---------------------------------------------------------------------------------------------
                                              0.298095   data required time
                                             -1.220309   data arrival time
---------------------------------------------------------------------------------------------
                                              0.922214   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    0.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009560    0.038056    0.177635    0.329884 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.038057    0.000291    0.330175 v output2/A (sg13g2_buf_1)
     1    0.007721    0.033329    0.077371    0.407546 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.033333    0.000351    0.407897 v sign (out)
                                              0.407897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.407897   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157897   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    0.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009560    0.038056    0.177635    0.329884 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.038060    0.000437    0.330321 v _127_/A (sg13g2_inv_1)
     1    0.004603    0.029649    0.036537    0.366858 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029653    0.000326    0.367184 ^ output3/A (sg13g2_buf_1)
     1    0.007577    0.039810    0.073541    0.440725 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.039812    0.000345    0.441070 ^ signB (out)
                                              0.441070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.441070   data arrival time
---------------------------------------------------------------------------------------------
                                              1.191070   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068324    0.001678    0.423220 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003529    0.027719    0.042969    0.466190 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.027719    0.000142    0.466332 v _179_/B (sg13g2_nand2_1)
     2    0.008288    0.046555    0.050779    0.517111 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046573    0.000279    0.517390 ^ _281_/B (sg13g2_nor2_1)
     1    0.005946    0.030008    0.042686    0.560077 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.030038    0.000728    0.560805 v output35/A (sg13g2_buf_1)
     1    0.008126    0.034341    0.074998    0.635803 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034342    0.000243    0.636047 v sine_out[8] (out)
                                              0.636047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.636047   data arrival time
---------------------------------------------------------------------------------------------
                                              1.386046   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068327    0.001724    0.423266 ^ fanout65/A (sg13g2_buf_8)
     8    0.032559    0.030806    0.091837    0.515103 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030891    0.001919    0.517022 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.003231    0.019789    0.053690    0.570712 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.019789    0.000128    0.570840 v output13/A (sg13g2_buf_1)
     1    0.008149    0.034153    0.070685    0.641526 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.034154    0.000245    0.641770 v sine_out[18] (out)
                                              0.641770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.641770   data arrival time
---------------------------------------------------------------------------------------------
                                              1.391770   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068340    0.001877    0.423420 ^ _135_/A (sg13g2_nor2_1)
     1    0.003890    0.031636    0.050191    0.473611 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.031637    0.000151    0.473762 v _174_/A (sg13g2_nand2_1)
     1    0.004399    0.029534    0.036446    0.510208 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.029534    0.000181    0.510388 ^ _175_/B (sg13g2_nand2_1)
     1    0.005829    0.044138    0.058775    0.569164 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.044162    0.000437    0.569601 v output22/A (sg13g2_buf_1)
     1    0.007970    0.034244    0.080638    0.650239 v output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.034245    0.000234    0.650474 v sine_out[26] (out)
                                              0.650474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.650474   data arrival time
---------------------------------------------------------------------------------------------
                                              1.400474   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068327    0.001724    0.423266 ^ fanout65/A (sg13g2_buf_8)
     8    0.032559    0.030806    0.091837    0.515103 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030926    0.002191    0.517294 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.003869    0.024592    0.067655    0.584949 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.024593    0.000262    0.585211 v output12/A (sg13g2_buf_1)
     1    0.007792    0.033226    0.071863    0.657074 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033227    0.000223    0.657298 v sine_out[17] (out)
                                              0.657298   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.657298   data arrival time
---------------------------------------------------------------------------------------------
                                              1.407298   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068324    0.001678    0.423220 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003529    0.027719    0.042969    0.466190 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.027719    0.000142    0.466332 v _179_/B (sg13g2_nand2_1)
     2    0.008288    0.046555    0.050779    0.517111 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046572    0.000262    0.517374 ^ _180_/B (sg13g2_nand2_1)
     1    0.004989    0.041488    0.061124    0.578498 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.041491    0.000351    0.578849 v output24/A (sg13g2_buf_1)
     1    0.008624    0.036052    0.080947    0.659796 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.036062    0.000583    0.660379 v sine_out[28] (out)
                                              0.660379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.660379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.410379   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068327    0.001724    0.423266 ^ fanout65/A (sg13g2_buf_8)
     8    0.032559    0.030806    0.091837    0.515103 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030856    0.001590    0.516693 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.004481    0.039340    0.065447    0.582140 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.039342    0.000313    0.582453 v output23/A (sg13g2_buf_1)
     1    0.007847    0.033765    0.078284    0.660737 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.033766    0.000227    0.660964 v sine_out[27] (out)
                                              0.660964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.660964   data arrival time
---------------------------------------------------------------------------------------------
                                              1.410964   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003570    0.026325    0.166314    0.318568 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026325    0.000264    0.318832 ^ fanout71/A (sg13g2_buf_2)
     4    0.036537    0.083723    0.112397    0.431229 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.083915    0.003291    0.434520 ^ fanout68/A (sg13g2_buf_8)
     8    0.032696    0.031549    0.099416    0.533935 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031643    0.002076    0.536011 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.002880    0.031799    0.052471    0.588482 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.031799    0.000110    0.588592 v output36/A (sg13g2_buf_1)
     1    0.008620    0.035800    0.076797    0.665389 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.035810    0.000584    0.665973 v sine_out[9] (out)
                                              0.665973   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.665973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.415973   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003570    0.026325    0.166314    0.318568 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026325    0.000264    0.318832 ^ fanout71/A (sg13g2_buf_2)
     4    0.036537    0.083723    0.112397    0.431229 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.083915    0.003291    0.434520 ^ fanout68/A (sg13g2_buf_8)
     8    0.032696    0.031549    0.099416    0.533935 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031643    0.002078    0.536013 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003827    0.034173    0.056530    0.592543 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.034174    0.000264    0.592807 v output5/A (sg13g2_buf_1)
     1    0.008039    0.034192    0.076551    0.669358 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034193    0.000237    0.669595 v sine_out[10] (out)
                                              0.669595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.669595   data arrival time
---------------------------------------------------------------------------------------------
                                              1.419595   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003570    0.026325    0.166314    0.318568 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026325    0.000264    0.318832 ^ fanout71/A (sg13g2_buf_2)
     4    0.036537    0.083723    0.112397    0.431229 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.083915    0.003291    0.434520 ^ fanout68/A (sg13g2_buf_8)
     8    0.032696    0.031549    0.099416    0.533935 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031673    0.002300    0.536235 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004173    0.035034    0.058032    0.594267 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.035035    0.000279    0.594546 v output6/A (sg13g2_buf_1)
     1    0.007861    0.033696    0.076482    0.671028 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033697    0.000228    0.671256 v sine_out[11] (out)
                                              0.671256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.671256   data arrival time
---------------------------------------------------------------------------------------------
                                              1.421256   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003570    0.026325    0.166314    0.318568 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026325    0.000264    0.318832 ^ fanout71/A (sg13g2_buf_2)
     4    0.036537    0.083723    0.112397    0.431229 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.083915    0.003291    0.434520 ^ fanout68/A (sg13g2_buf_8)
     8    0.032696    0.031549    0.099416    0.533935 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031636    0.002025    0.535960 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004435    0.035693    0.059126    0.595087 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.035694    0.000331    0.595417 v output8/A (sg13g2_buf_1)
     1    0.008057    0.034282    0.077241    0.672659 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.034283    0.000239    0.672898 v sine_out[13] (out)
                                              0.672898   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.672898   data arrival time
---------------------------------------------------------------------------------------------
                                              1.422898   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    0.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013973    0.065183    0.196372    0.349586 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.065203    0.001096    0.350682 ^ fanout72/A (sg13g2_buf_8)
     8    0.037842    0.032809    0.091907    0.442589 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033115    0.002241    0.444831 ^ _158_/A (sg13g2_nor2_1)
     3    0.014522    0.053081    0.063003    0.507834 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.053088    0.000483    0.508317 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003652    0.045532    0.083197    0.591514 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.045532    0.000145    0.591659 ^ _160_/B (sg13g2_nor2_1)
     1    0.005582    0.028772    0.041461    0.633120 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.028779    0.000420    0.633539 v output14/A (sg13g2_buf_1)
     1    0.008126    0.034313    0.074463    0.708003 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.034314    0.000244    0.708246 v sine_out[19] (out)
                                              0.708246   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.708246   data arrival time
---------------------------------------------------------------------------------------------
                                              1.458246   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068350    0.001998    0.423541 ^ fanout64/A (sg13g2_buf_8)
     8    0.043068    0.035167    0.095430    0.518970 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.035724    0.002655    0.521625 ^ fanout63/A (sg13g2_buf_8)
     8    0.037728    0.031620    0.077965    0.599591 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031802    0.001617    0.601208 ^ _275_/A (sg13g2_nor2_1)
     1    0.003904    0.024216    0.036655    0.637863 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.024217    0.000262    0.638124 v output30/A (sg13g2_buf_1)
     1    0.008679    0.035788    0.073712    0.711836 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.035799    0.000583    0.712419 v sine_out[3] (out)
                                              0.712419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.712419   data arrival time
---------------------------------------------------------------------------------------------
                                              1.462419   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    0.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013724    0.050308    0.187646    0.340859 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.050335    0.001069    0.341929 v fanout72/A (sg13g2_buf_8)
     8    0.037124    0.029410    0.089918    0.431847 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029753    0.002448    0.434295 v _257_/B2 (sg13g2_a22oi_1)
     1    0.003310    0.053557    0.057179    0.491474 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.053558    0.000236    0.491710 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.004035    0.029428    0.075895    0.567605 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.029428    0.000161    0.567766 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.006233    0.051010    0.071263    0.639029 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.051042    0.000617    0.639646 v output15/A (sg13g2_buf_1)
     1    0.008659    0.036386    0.085116    0.724762 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.036395    0.000578    0.725340 v sine_out[1] (out)
                                              0.725340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.725340   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475340   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068350    0.001998    0.423541 ^ fanout64/A (sg13g2_buf_8)
     8    0.043068    0.035167    0.095430    0.518970 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.035724    0.002655    0.521625 ^ fanout63/A (sg13g2_buf_8)
     8    0.037728    0.031620    0.077965    0.599591 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031828    0.001791    0.601381 ^ _212_/A (sg13g2_nor2_1)
     2    0.010915    0.044705    0.053555    0.654937 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.044732    0.000890    0.655826 v output26/A (sg13g2_buf_1)
     1    0.008029    0.034429    0.081024    0.736850 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.034430    0.000239    0.737089 v sine_out[2] (out)
                                              0.737089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.737089   data arrival time
---------------------------------------------------------------------------------------------
                                              1.487089   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068350    0.001998    0.423541 ^ fanout64/A (sg13g2_buf_8)
     8    0.043068    0.035167    0.095430    0.518970 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.035724    0.002655    0.521625 ^ fanout63/A (sg13g2_buf_8)
     8    0.037728    0.031620    0.077965    0.599591 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031723    0.000972    0.600562 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.005899    0.027240    0.065453    0.666016 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.027262    0.000424    0.666440 v output11/A (sg13g2_buf_1)
     1    0.008026    0.033980    0.073572    0.740011 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.033981    0.000238    0.740249 v sine_out[16] (out)
                                              0.740249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.740249   data arrival time
---------------------------------------------------------------------------------------------
                                              1.490249   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003570    0.026325    0.166314    0.318568 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026325    0.000264    0.318832 ^ fanout71/A (sg13g2_buf_2)
     4    0.036537    0.083723    0.112397    0.431229 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.083915    0.003291    0.434520 ^ fanout68/A (sg13g2_buf_8)
     8    0.032696    0.031549    0.099416    0.533935 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031669    0.002274    0.536209 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014740    0.042023    0.094852    0.631062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042029    0.000400    0.631462 ^ _276_/A (sg13g2_nor2_1)
     1    0.003522    0.025998    0.039470    0.670932 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.025999    0.000254    0.671186 v output31/A (sg13g2_buf_1)
     1    0.007947    0.033716    0.072842    0.744028 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.033717    0.000232    0.744260 v sine_out[4] (out)
                                              0.744260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.744260   data arrival time
---------------------------------------------------------------------------------------------
                                              1.494260   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003570    0.026325    0.166314    0.318568 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026325    0.000264    0.318832 ^ fanout71/A (sg13g2_buf_2)
     4    0.036537    0.083723    0.112397    0.431229 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.083915    0.003291    0.434520 ^ fanout68/A (sg13g2_buf_8)
     8    0.032696    0.031549    0.099416    0.533935 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031669    0.002274    0.536209 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014740    0.042023    0.094852    0.631062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042034    0.000547    0.631609 ^ _277_/A (sg13g2_nor2_1)
     1    0.003416    0.025717    0.039196    0.670805 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.025718    0.000258    0.671062 v output32/A (sg13g2_buf_1)
     1    0.008275    0.034673    0.073522    0.744584 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.034674    0.000252    0.744836 v sine_out[5] (out)
                                              0.744836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.744836   data arrival time
---------------------------------------------------------------------------------------------
                                              1.494836   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003570    0.026325    0.166314    0.318568 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026325    0.000264    0.318832 ^ fanout71/A (sg13g2_buf_2)
     4    0.036537    0.083723    0.112397    0.431229 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.083915    0.003291    0.434520 ^ fanout68/A (sg13g2_buf_8)
     8    0.032696    0.031549    0.099416    0.533935 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031669    0.002274    0.536209 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014740    0.042023    0.094852    0.631062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042030    0.000422    0.631484 ^ _278_/A (sg13g2_nor2_1)
     1    0.004002    0.027268    0.040702    0.672186 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.027268    0.000264    0.672450 v output33/A (sg13g2_buf_1)
     1    0.008519    0.035394    0.074619    0.747069 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.035404    0.000576    0.747645 v sine_out[6] (out)
                                              0.747645   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.747645   data arrival time
---------------------------------------------------------------------------------------------
                                              1.497645   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028162    0.002166    0.508998 v _150_/A (sg13g2_and2_1)
     3    0.011406    0.044259    0.086081    0.595079 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.044275    0.000790    0.595869 v _162_/A1 (sg13g2_a21oi_1)
     1    0.004043    0.039493    0.073495    0.669364 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.039494    0.000279    0.669643 ^ output16/A (sg13g2_buf_1)
     1    0.007779    0.040928    0.078406    0.748049 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.040928    0.000223    0.748272 ^ sine_out[20] (out)
                                              0.748272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.748272   data arrival time
---------------------------------------------------------------------------------------------
                                              1.498272   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003570    0.026325    0.166314    0.318568 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026325    0.000264    0.318832 ^ fanout71/A (sg13g2_buf_2)
     4    0.036537    0.083723    0.112397    0.431229 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.083915    0.003291    0.434520 ^ fanout68/A (sg13g2_buf_8)
     8    0.032696    0.031549    0.099416    0.533935 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031669    0.002274    0.536209 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014740    0.042023    0.094852    0.631062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042029    0.000417    0.631479 ^ _279_/A (sg13g2_nor2_1)
     1    0.004443    0.028431    0.041811    0.673290 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028432    0.000318    0.673608 v output34/A (sg13g2_buf_1)
     1    0.008500    0.035367    0.075079    0.748687 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.035376    0.000566    0.749253 v sine_out[7] (out)
                                              0.749253   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.749253   data arrival time
---------------------------------------------------------------------------------------------
                                              1.499253   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    0.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013724    0.050308    0.187646    0.340859 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.050335    0.001069    0.341929 v fanout72/A (sg13g2_buf_8)
     8    0.037124    0.029410    0.089918    0.431847 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029675    0.002092    0.433939 v _137_/A (sg13g2_nand3_1)
     5    0.023600    0.105478    0.095108    0.529047 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.105512    0.001539    0.530586 ^ _166_/A (sg13g2_nor2_1)
     1    0.003360    0.023717    0.060958    0.591544 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.023717    0.000131    0.591675 v _167_/B (sg13g2_nor2_1)
     1    0.006085    0.066459    0.067001    0.658675 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.066487    0.000459    0.659135 ^ output19/A (sg13g2_buf_1)
     1    0.007870    0.042033    0.090260    0.749395 ^ output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.042033    0.000229    0.749624 ^ sine_out[23] (out)
                                              0.749624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.749624   data arrival time
---------------------------------------------------------------------------------------------
                                              1.499624   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028162    0.002166    0.508998 v _150_/A (sg13g2_and2_1)
     3    0.011406    0.044259    0.086081    0.595079 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.044275    0.000790    0.595869 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004391    0.041419    0.075567    0.671436 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.041425    0.000301    0.671738 ^ output17/A (sg13g2_buf_1)
     1    0.008048    0.042025    0.080020    0.751757 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.042025    0.000239    0.751996 ^ sine_out[21] (out)
                                              0.751996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.751996   data arrival time
---------------------------------------------------------------------------------------------
                                              1.501996   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028125    0.001893    0.508724 v _181_/A (sg13g2_and2_1)
     4    0.014493    0.053584    0.093984    0.602709 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053586    0.000407    0.603116 v _189_/B1 (sg13g2_o21ai_1)
     1    0.007438    0.051632    0.061502    0.664618 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.051642    0.000551    0.665170 ^ output29/A (sg13g2_buf_1)
     1    0.008756    0.044975    0.086295    0.751465 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.044983    0.000616    0.752081 ^ sine_out[32] (out)
                                              0.752081   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.752081   data arrival time
---------------------------------------------------------------------------------------------
                                              1.502081   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    0.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003483    0.020894    0.162877    0.315132 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021055    0.000256    0.315388 v fanout71/A (sg13g2_buf_2)
     4    0.035620    0.067225    0.106624    0.422012 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.067331    0.002030    0.424043 v fanout69/A (sg13g2_buf_8)
     8    0.037577    0.030131    0.098639    0.522682 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030291    0.001942    0.524624 v _215_/A (sg13g2_nand3_1)
     2    0.009442    0.051271    0.054128    0.578752 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.051278    0.000454    0.579206 ^ _284_/B (sg13g2_and2_1)
     1    0.004457    0.031783    0.094404    0.673610 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.031784    0.000300    0.673910 ^ output7/A (sg13g2_buf_1)
     1    0.008813    0.044646    0.077951    0.751861 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.044654    0.000598    0.752459 ^ sine_out[12] (out)
                                              0.752459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.752459   data arrival time
---------------------------------------------------------------------------------------------
                                              1.502459   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028162    0.002166    0.508998 v _150_/A (sg13g2_and2_1)
     3    0.011406    0.044259    0.086081    0.595079 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.044275    0.000785    0.595864 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004622    0.042722    0.076943    0.672808 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.042725    0.000319    0.673127 ^ output18/A (sg13g2_buf_1)
     1    0.008227    0.042752    0.081096    0.754223 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.042752    0.000250    0.754473 ^ sine_out[22] (out)
                                              0.754473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.754473   data arrival time
---------------------------------------------------------------------------------------------
                                              1.504473   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028125    0.001893    0.508724 v _181_/A (sg13g2_and2_1)
     4    0.014493    0.053584    0.093984    0.602709 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053586    0.000394    0.603102 v _187_/B1 (sg13g2_o21ai_1)
     1    0.008265    0.055363    0.064641    0.667744 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055375    0.000645    0.668389 ^ output28/A (sg13g2_buf_1)
     1    0.008671    0.044751    0.087676    0.756065 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.044759    0.000583    0.756649 ^ sine_out[31] (out)
                                              0.756649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.756649   data arrival time
---------------------------------------------------------------------------------------------
                                              1.506649   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068350    0.001998    0.423541 ^ fanout64/A (sg13g2_buf_8)
     8    0.043068    0.035167    0.095430    0.518970 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.035657    0.002345    0.521315 ^ _168_/A (sg13g2_nor2_1)
     2    0.007949    0.036790    0.048103    0.569419 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.036811    0.000410    0.569828 v _169_/B (sg13g2_nand2_1)
     1    0.003892    0.029385    0.041211    0.611039 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.029386    0.000153    0.611192 ^ _170_/B (sg13g2_nand2_1)
     1    0.006992    0.050415    0.063602    0.674794 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.050423    0.000502    0.675296 v output20/A (sg13g2_buf_1)
     1    0.007948    0.034338    0.083253    0.758549 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.034339    0.000233    0.758781 v sine_out[24] (out)
                                              0.758781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.758781   data arrival time
---------------------------------------------------------------------------------------------
                                              1.508781   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068350    0.001998    0.423541 ^ fanout64/A (sg13g2_buf_8)
     8    0.043068    0.035167    0.095430    0.518970 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.035921    0.003456    0.522426 ^ _231_/B1 (sg13g2_a21oi_1)
     1    0.003639    0.021892    0.033237    0.555664 v _231_/Y (sg13g2_a21oi_1)
                                                         _056_ (net)
                      0.021893    0.000143    0.555807 v _232_/B1 (sg13g2_o21ai_1)
     1    0.004453    0.032457    0.039244    0.595051 ^ _232_/Y (sg13g2_o21ai_1)
                                                         _057_ (net)
                      0.032457    0.000179    0.595230 ^ _256_/A1 (sg13g2_a22oi_1)
     1    0.007111    0.055216    0.076376    0.671607 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055246    0.000572    0.672178 v output4/A (sg13g2_buf_1)
     1    0.008500    0.036031    0.086518    0.758696 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.036040    0.000570    0.759266 v sine_out[0] (out)
                                              0.759266   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.759266   data arrival time
---------------------------------------------------------------------------------------------
                                              1.509266   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028125    0.001893    0.508724 v _181_/A (sg13g2_and2_1)
     4    0.014493    0.053584    0.093984    0.602709 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053586    0.000375    0.603083 v _184_/B1 (sg13g2_a21oi_1)
     1    0.007262    0.062261    0.068165    0.671248 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.062269    0.000554    0.671802 ^ output25/A (sg13g2_buf_1)
     1    0.008531    0.044410    0.090227    0.762030 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.044418    0.000577    0.762606 ^ sine_out[29] (out)
                                              0.762606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.762606   data arrival time
---------------------------------------------------------------------------------------------
                                              1.512606   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003752    0.021762    0.163528    0.315756 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021762    0.000276    0.316032 v fanout66/A (sg13g2_buf_2)
     4    0.028307    0.055541    0.097948    0.413980 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055604    0.001679    0.415659 v fanout65/A (sg13g2_buf_8)
     8    0.032240    0.028045    0.091173    0.506831 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028125    0.001893    0.508724 v _181_/A (sg13g2_and2_1)
     4    0.014493    0.053584    0.093984    0.602709 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053586    0.000402    0.603111 v _186_/B1 (sg13g2_a21oi_1)
     1    0.007620    0.064297    0.069848    0.672958 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.064305    0.000572    0.673530 ^ output27/A (sg13g2_buf_1)
     1    0.008531    0.044468    0.091111    0.764641 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.044476    0.000568    0.765208 ^ sine_out[30] (out)
                                              0.765208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.765208   data arrival time
---------------------------------------------------------------------------------------------
                                              1.515208   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    0.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003840    0.027282    0.167091    0.319319 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027282    0.000284    0.319603 ^ fanout66/A (sg13g2_buf_2)
     4    0.028963    0.068236    0.101939    0.421542 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.068350    0.001998    0.423541 ^ fanout64/A (sg13g2_buf_8)
     8    0.043068    0.035167    0.095430    0.518970 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.035657    0.002345    0.521315 ^ _168_/A (sg13g2_nor2_1)
     2    0.007949    0.036790    0.048103    0.569419 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.036790    0.000238    0.569656 v _171_/B (sg13g2_nand2_1)
     1    0.004769    0.035199    0.043804    0.613460 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.035200    0.000337    0.613797 ^ _172_/B (sg13g2_nand2_1)
     1    0.008115    0.057058    0.070431    0.684228 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.057068    0.000594    0.684822 v output21/A (sg13g2_buf_1)
     1    0.008847    0.037083    0.088146    0.772969 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.037093    0.000598    0.773567 v sine_out[25] (out)
                                              0.773567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.773567   data arrival time
---------------------------------------------------------------------------------------------
                                              1.523567   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    0.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013973    0.065183    0.196372    0.349586 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.065203    0.001096    0.350682 ^ fanout72/A (sg13g2_buf_8)
     8    0.037842    0.032809    0.091907    0.442589 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033243    0.002828    0.445418 ^ _142_/B (sg13g2_or2_1)
     7    0.030700    0.130018    0.143888    0.589305 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.130029    0.000986    0.590291 ^ _143_/B (sg13g2_nor2_1)
     2    0.007967    0.036056    0.074822    0.665113 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036073    0.000257    0.665371 v _147_/A (sg13g2_nand2_1)
     2    0.008378    0.045287    0.049977    0.715348 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.045290    0.000271    0.715619 ^ _149_/B (sg13g2_nand2_1)
     1    0.005592    0.044524    0.063152    0.778771 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.044561    0.000709    0.779480 v output10/A (sg13g2_buf_1)
     1    0.008847    0.036779    0.082808    0.862288 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.036789    0.000597    0.862884 v sine_out[15] (out)
                                              0.862884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.862884   data arrival time
---------------------------------------------------------------------------------------------
                                              1.612884   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    0.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013973    0.065183    0.196372    0.349586 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.065203    0.001096    0.350682 ^ fanout72/A (sg13g2_buf_8)
     8    0.037842    0.032809    0.091907    0.442589 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033243    0.002828    0.445418 ^ _142_/B (sg13g2_or2_1)
     7    0.030700    0.130018    0.143888    0.589305 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.130029    0.000986    0.590291 ^ _143_/B (sg13g2_nor2_1)
     2    0.007967    0.036056    0.074822    0.665113 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036078    0.000421    0.665534 v _144_/B (sg13g2_nand2_1)
     2    0.009052    0.048538    0.056407    0.721942 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048541    0.000275    0.722217 ^ _145_/B (sg13g2_nand2_1)
     1    0.005092    0.042282    0.062249    0.784466 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.042285    0.000361    0.784827 v output9/A (sg13g2_buf_1)
     1    0.007813    0.033740    0.079453    0.864281 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033741    0.000225    0.864506 v sine_out[14] (out)
                                              0.864506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.864506   data arrival time
---------------------------------------------------------------------------------------------
                                              1.614506   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200287    0.000441    1.089638 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008281    0.084722    0.135088    1.224726 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084723    0.000456    1.225182 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004146    0.080346    0.113412    1.338595 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.080346    0.000303    1.338898 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004407    0.054950    0.078441    1.417339 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.054950    0.000324    1.417663 v _273_/A (sg13g2_nor2_1)
     1    0.003920    0.055341    0.070449    1.488112 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.055341    0.000154    1.488266 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006233    0.067893    0.074286    1.562552 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.067894    0.000617    1.563169 v output15/A (sg13g2_buf_1)
     1    0.008659    0.036800    0.092309    1.655479 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.036809    0.000578    1.656057 v sine_out[1] (out)
                                              1.656057   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.656057   data arrival time
---------------------------------------------------------------------------------------------
                                              2.093943   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200287    0.000441    1.089638 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008281    0.084722    0.135088    1.224726 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084722    0.000239    1.224965 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003691    0.080597    0.102987    1.327951 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.080597    0.000146    1.328097 ^ _239_/B (sg13g2_and3_1)
     1    0.004291    0.036833    0.134608    1.462705 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.036833    0.000171    1.462876 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007111    0.082003    0.081604    1.544480 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.082004    0.000572    1.545052 v output4/A (sg13g2_buf_1)
     1    0.008500    0.036695    0.097936    1.642988 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.036704    0.000570    1.643558 v sine_out[0] (out)
                                              1.643558   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.643558   data arrival time
---------------------------------------------------------------------------------------------
                                              2.106442   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200288    0.000528    1.089725 ^ _185_/B (sg13g2_nor2_2)
     5    0.023319    0.079848    0.117701    1.207427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079920    0.001387    1.208814 v _189_/A2 (sg13g2_o21ai_1)
     1    0.007438    0.111833    0.128201    1.337015 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.111835    0.000552    1.337567 ^ output29/A (sg13g2_buf_1)
     1    0.008756    0.046699    0.109761    1.447328 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.046708    0.000616    1.447944 ^ sine_out[32] (out)
                                              1.447944   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.447944   data arrival time
---------------------------------------------------------------------------------------------
                                              2.302056   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200288    0.000528    1.089725 ^ _185_/B (sg13g2_nor2_2)
     5    0.023319    0.079848    0.117701    1.207427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079920    0.001380    1.208807 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007620    0.090801    0.116923    1.325731 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.090835    0.000572    1.326302 ^ output27/A (sg13g2_buf_1)
     1    0.008531    0.045221    0.102506    1.428809 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.045228    0.000568    1.429376 ^ sine_out[30] (out)
                                              1.429376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.429376   data arrival time
---------------------------------------------------------------------------------------------
                                              2.320624   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200288    0.000528    1.089725 ^ _185_/B (sg13g2_nor2_2)
     5    0.023319    0.079848    0.117701    1.207427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079924    0.001445    1.208872 v _278_/B (sg13g2_nor2_1)
     1    0.004061    0.061773    0.072788    1.281660 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.061774    0.000269    1.281929 ^ output33/A (sg13g2_buf_1)
     1    0.008519    0.044350    0.089979    1.371908 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.044358    0.000576    1.372484 ^ sine_out[6] (out)
                                              1.372484   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.372484   data arrival time
---------------------------------------------------------------------------------------------
                                              2.377516   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200287    0.000478    1.089675 ^ _147_/B (sg13g2_nand2_1)
     2    0.007994    0.075779    0.116856    1.206532 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.075779    0.000387    1.206918 v _275_/B (sg13g2_nor2_1)
     1    0.003963    0.060302    0.070859    1.277777 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.060302    0.000267    1.278044 ^ output30/A (sg13g2_buf_1)
     1    0.008679    0.044921    0.089818    1.367863 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.044929    0.000583    1.368446 ^ sine_out[3] (out)
                                              1.368446   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.368446   data arrival time
---------------------------------------------------------------------------------------------
                                              2.381555   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200287    0.000478    1.089675 ^ _147_/B (sg13g2_nand2_1)
     2    0.007994    0.075779    0.116856    1.206532 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.075779    0.000256    1.206788 v _149_/B (sg13g2_nand2_1)
     1    0.005651    0.045790    0.061050    1.267838 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.045793    0.000720    1.268558 ^ output10/A (sg13g2_buf_1)
     1    0.008847    0.045166    0.084074    1.352632 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.045174    0.000597    1.353229 ^ sine_out[15] (out)
                                              1.353229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.353229   data arrival time
---------------------------------------------------------------------------------------------
                                              2.396771   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200287    0.000477    1.089674 ^ _171_/A (sg13g2_nand2_1)
     1    0.004533    0.066837    0.091034    1.180708 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.066837    0.000316    1.181023 v _172_/B (sg13g2_nand2_1)
     1    0.008174    0.052925    0.066075    1.247098 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.052956    0.000601    1.247699 ^ output21/A (sg13g2_buf_1)
     1    0.008847    0.045363    0.087150    1.334849 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.045371    0.000598    1.335447 ^ sine_out[25] (out)
                                              1.335447   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.335447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.414553   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038450    0.003025    0.810211 ^ _132_/A (sg13g2_nand2_2)
     4    0.018218    0.066541    0.072446    0.882657 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.066549    0.000600    0.883257 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018842    0.214916    0.204840    1.088097 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.214924    0.001056    1.089153 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.007203    0.090735    0.130752    1.219905 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.090739    0.000548    1.220453 v output25/A (sg13g2_buf_1)
     1    0.008531    0.037000    0.101735    1.322188 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.037010    0.000576    1.322764 v sine_out[29] (out)
                                              1.322764   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.322764   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427236   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029951    0.002253    0.902633 v _140_/A (sg13g2_nor2_2)
     5    0.020382    0.099913    0.101179    1.003812 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099917    0.000530    1.004342 ^ _144_/A (sg13g2_nand2_1)
     2    0.008668    0.071426    0.092187    1.096529 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071455    0.000452    1.096981 v _212_/B (sg13g2_nor2_1)
     2    0.011215    0.113396    0.114761    1.211742 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113407    0.000912    1.212654 ^ output26/A (sg13g2_buf_1)
     1    0.008029    0.044062    0.108221    1.320874 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.044063    0.000239    1.321113 ^ sine_out[2] (out)
                                              1.321113   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.321113   data arrival time
---------------------------------------------------------------------------------------------
                                              2.428887   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029951    0.002253    0.902633 v _140_/A (sg13g2_nor2_2)
     5    0.020382    0.099913    0.101179    1.003812 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099918    0.000582    1.004393 ^ _152_/B (sg13g2_nor2_2)
     4    0.016433    0.049545    0.072233    1.076626 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049568    0.000985    1.077611 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003928    0.117639    0.132374    1.209985 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.117639    0.000267    1.210252 ^ output12/A (sg13g2_buf_1)
     1    0.007792    0.043325    0.108676    1.318928 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.043326    0.000223    1.319151 ^ sine_out[17] (out)
                                              1.319151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.319151   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430849   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038469    0.003101    0.810287 ^ _137_/B (sg13g2_nand3_1)
     5    0.023081    0.206704    0.194384    1.004671 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.206725    0.001771    1.006442 v _138_/B (sg13g2_nor2_1)
     2    0.008073    0.109876    0.129162    1.135604 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.109915    0.000419    1.136023 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004435    0.054411    0.091850    1.227872 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.054412    0.000331    1.228203 v output8/A (sg13g2_buf_1)
     1    0.008057    0.034754    0.085221    1.313424 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.034755    0.000239    1.313663 v sine_out[13] (out)
                                              1.313663   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.313663   data arrival time
---------------------------------------------------------------------------------------------
                                              2.436337   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038450    0.003025    0.810211 ^ _132_/A (sg13g2_nand2_2)
     4    0.018218    0.066541    0.072446    0.882657 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.066549    0.000600    0.883257 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018842    0.214916    0.204840    1.088097 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.214923    0.000977    1.089074 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004332    0.067579    0.116704    1.205778 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.067580    0.000296    1.206074 v output17/A (sg13g2_buf_1)
     1    0.008048    0.035062    0.090813    1.296887 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035063    0.000239    1.297126 v sine_out[21] (out)
                                              1.297126   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.297126   data arrival time
---------------------------------------------------------------------------------------------
                                              2.452874   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034152    0.003161    0.817239 v _141_/A (sg13g2_or2_1)
     3    0.013710    0.058620    0.134809    0.952048 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.058629    0.000734    0.952781 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008816    0.121778    0.129618    1.082399 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.121778    0.000293    1.082692 ^ _174_/B (sg13g2_nand2_1)
     1    0.004163    0.046219    0.079943    1.162635 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.046219    0.000170    1.162805 v _175_/B (sg13g2_nand2_1)
     1    0.005888    0.041028    0.050721    1.213526 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.041029    0.000443    1.213969 ^ output22/A (sg13g2_buf_1)
     1    0.007970    0.041712    0.079622    1.293591 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.041713    0.000234    1.293826 ^ sine_out[26] (out)
                                              1.293826   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.293826   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456174   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038450    0.003025    0.810211 ^ _132_/A (sg13g2_nand2_2)
     4    0.018218    0.066541    0.072446    0.882657 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.066549    0.000600    0.883257 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018842    0.214916    0.204840    1.088097 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.214919    0.000650    1.088747 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003827    0.065185    0.113932    1.202678 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.065185    0.000264    1.202942 v output5/A (sg13g2_buf_1)
     1    0.008039    0.034975    0.089770    1.292712 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034976    0.000237    1.292949 v sine_out[10] (out)
                                              1.292949   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.292949   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457051   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029767    0.001145    0.901525 v _158_/B (sg13g2_nor2_1)
     3    0.014750    0.136206    0.120677    1.022202 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.136209    0.000492    1.022695 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003505    0.057192    0.094472    1.117167 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057192    0.000139    1.117305 v _160_/B (sg13g2_nor2_1)
     1    0.005641    0.068885    0.075313    1.192618 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.068887    0.000426    1.193044 ^ output14/A (sg13g2_buf_1)
     1    0.008126    0.043119    0.092035    1.285079 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.043120    0.000244    1.285323 ^ sine_out[19] (out)
                                              1.285323   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.285323   data arrival time
---------------------------------------------------------------------------------------------
                                              2.464677   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024458    0.001140    0.153126 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004921    0.022552    0.174926    0.328052 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022552    0.000149    0.328201 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009499    0.055677    0.390344    0.718546 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.055677    0.000769    0.719315 v fanout74/A (sg13g2_buf_8)
     8    0.043025    0.031444    0.094433    0.813748 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.032037    0.002574    0.816323 v _126_/A (sg13g2_inv_2)
     3    0.014571    0.037806    0.041387    0.857709 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.037814    0.000449    0.858158 ^ _161_/B (sg13g2_nand2_2)
     3    0.018480    0.066694    0.078037    0.936196 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.066732    0.001295    0.937491 v _177_/B (sg13g2_nand2_1)
     3    0.014293    0.076104    0.086160    1.023651 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.076121    0.000927    1.024578 ^ _179_/A (sg13g2_nand2_1)
     2    0.007905    0.063657    0.080029    1.104607 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063657    0.000266    1.104873 v _281_/B (sg13g2_nor2_1)
     1    0.006005    0.072669    0.079587    1.184459 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.072708    0.000740    1.185199 ^ output35/A (sg13g2_buf_1)
     1    0.008126    0.043226    0.093674    1.278873 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.043227    0.000243    1.279116 ^ sine_out[8] (out)
                                              1.279116   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.279116   data arrival time
---------------------------------------------------------------------------------------------
                                              2.470884   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038469    0.003101    0.810287 ^ _137_/B (sg13g2_nand3_1)
     5    0.023081    0.206704    0.194384    1.004671 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.206725    0.001771    1.006442 v _138_/B (sg13g2_nor2_1)
     2    0.008073    0.109876    0.129162    1.135604 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.109876    0.000266    1.135870 ^ _279_/B (sg13g2_nor2_1)
     1    0.004443    0.037386    0.057428    1.193297 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.037387    0.000318    1.193615 v output34/A (sg13g2_buf_1)
     1    0.008500    0.035588    0.078901    1.272516 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.035598    0.000566    1.273082 v sine_out[7] (out)
                                              1.273082   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.273082   data arrival time
---------------------------------------------------------------------------------------------
                                              2.476918   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038469    0.003101    0.810287 ^ _137_/B (sg13g2_nand3_1)
     5    0.023081    0.206704    0.194384    1.004671 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.206725    0.001778    1.006449 v _156_/B (sg13g2_nand2b_1)
     2    0.008427    0.079702    0.106334    1.112784 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.079702    0.000251    1.113034 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003231    0.045131    0.076336    1.189370 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.045131    0.000128    1.189498 v output13/A (sg13g2_buf_1)
     1    0.008149    0.034788    0.081490    1.270988 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.034789    0.000245    1.271233 v sine_out[18] (out)
                                              1.271233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.271233   data arrival time
---------------------------------------------------------------------------------------------
                                              2.478767   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038469    0.003101    0.810287 ^ _137_/B (sg13g2_nand3_1)
     5    0.023081    0.206704    0.194384    1.004671 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.206725    0.001778    1.006449 v _156_/B (sg13g2_nand2b_1)
     2    0.008427    0.079702    0.106334    1.112784 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.079703    0.000434    1.113218 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004481    0.046145    0.073524    1.186742 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.046146    0.000313    1.187055 v output23/A (sg13g2_buf_1)
     1    0.007847    0.033938    0.081183    1.268238 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.033939    0.000227    1.268465 v sine_out[27] (out)
                                              1.268465   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.268465   data arrival time
---------------------------------------------------------------------------------------------
                                              2.481535   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029951    0.002253    0.902633 v _140_/A (sg13g2_nor2_2)
     5    0.020382    0.099913    0.101179    1.003812 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099918    0.000582    1.004393 ^ _152_/B (sg13g2_nor2_2)
     4    0.016433    0.049545    0.072233    1.076626 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049567    0.000972    1.077598 v _165_/A2 (sg13g2_a21oi_1)
     1    0.004622    0.065616    0.087629    1.165227 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.065616    0.000319    1.165546 ^ output18/A (sg13g2_buf_1)
     1    0.008227    0.043408    0.090924    1.256470 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043408    0.000250    1.256720 ^ sine_out[22] (out)
                                              1.256720   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.256720   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493280   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029951    0.002253    0.902633 v _140_/A (sg13g2_nor2_2)
     5    0.020382    0.099913    0.101179    1.003812 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099918    0.000582    1.004393 ^ _152_/B (sg13g2_nor2_2)
     4    0.016433    0.049545    0.072233    1.076626 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049550    0.000524    1.077150 v _283_/A2 (sg13g2_a21oi_1)
     1    0.004231    0.070611    0.085310    1.162459 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.070611    0.000284    1.162744 ^ output6/A (sg13g2_buf_1)
     1    0.007861    0.042123    0.092006    1.254750 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.042123    0.000228    1.254978 ^ sine_out[11] (out)
                                              1.254978   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.254978   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495022   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038450    0.003025    0.810211 ^ _132_/A (sg13g2_nand2_2)
     4    0.018218    0.066541    0.072446    0.882657 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.066549    0.000600    0.883257 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018842    0.214916    0.204840    1.088097 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.214919    0.000647    1.088744 ^ _276_/B (sg13g2_nor2_1)
     1    0.003522    0.050791    0.070574    1.159318 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.050791    0.000254    1.159572 v output31/A (sg13g2_buf_1)
     1    0.007947    0.034344    0.083408    1.242980 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.034345    0.000232    1.243212 v sine_out[4] (out)
                                              1.243212   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.243212   data arrival time
---------------------------------------------------------------------------------------------
                                              2.506788   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024458    0.001140    0.153126 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004921    0.022552    0.174926    0.328052 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022552    0.000149    0.328201 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009499    0.055677    0.390344    0.718546 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.055677    0.000769    0.719315 v fanout74/A (sg13g2_buf_8)
     8    0.043025    0.031444    0.094433    0.813748 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.032037    0.002574    0.816323 v _126_/A (sg13g2_inv_2)
     3    0.014571    0.037806    0.041387    0.857709 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.037814    0.000449    0.858158 ^ _161_/B (sg13g2_nand2_2)
     3    0.018480    0.066694    0.078037    0.936196 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.066732    0.001295    0.937491 v _177_/B (sg13g2_nand2_1)
     3    0.014293    0.076104    0.086160    1.023651 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.076121    0.000927    1.024578 ^ _179_/A (sg13g2_nand2_1)
     2    0.007905    0.063657    0.080029    1.104607 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063657    0.000248    1.104854 v _180_/B (sg13g2_nand2_1)
     1    0.005047    0.041408    0.054605    1.159460 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.041409    0.000357    1.159817 ^ output24/A (sg13g2_buf_1)
     1    0.008624    0.044182    0.081538    1.241355 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.044189    0.000583    1.241938 ^ sine_out[28] (out)
                                              1.241938   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.241938   data arrival time
---------------------------------------------------------------------------------------------
                                              2.508062   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029951    0.002253    0.902633 v _140_/A (sg13g2_nor2_2)
     5    0.020382    0.099913    0.101179    1.003812 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099917    0.000530    1.004342 ^ _144_/A (sg13g2_nand2_1)
     2    0.008668    0.071426    0.092187    1.096529 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071426    0.000261    1.096790 v _145_/B (sg13g2_nand2_1)
     1    0.005151    0.043269    0.057832    1.154623 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043270    0.000367    1.154990 ^ output9/A (sg13g2_buf_1)
     1    0.007813    0.041172    0.080127    1.235117 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.041172    0.000225    1.235342 ^ sine_out[14] (out)
                                              1.235342   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.235342   data arrival time
---------------------------------------------------------------------------------------------
                                              2.514658   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006697    0.037611    0.175650    0.328883 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037612    0.000184    0.329067 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009648    0.058374    0.384814    0.713881 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058374    0.000413    0.714293 ^ fanout77/A (sg13g2_buf_8)
     8    0.049584    0.038035    0.092893    0.807186 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.038469    0.003101    0.810287 ^ _137_/B (sg13g2_nand3_1)
     5    0.023081    0.206704    0.194384    1.004671 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.206719    0.001508    1.006178 v _166_/A (sg13g2_nor2_1)
     1    0.003508    0.067896    0.099596    1.105775 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.067896    0.000137    1.105911 ^ _167_/B (sg13g2_nor2_1)
     1    0.006026    0.034096    0.050331    1.156242 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.034103    0.000453    1.156695 v output19/A (sg13g2_buf_1)
     1    0.007870    0.033697    0.076106    1.232801 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.033697    0.000228    1.233029 v sine_out[23] (out)
                                              1.233029   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.233029   data arrival time
---------------------------------------------------------------------------------------------
                                              2.516971   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    0.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.016945    0.159112    0.311754 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016945    0.000072    0.311826 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003059    0.037123    0.365171    0.676997 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037123    0.000121    0.677118 v fanout62/A (sg13g2_buf_2)
     4    0.033026    0.063188    0.111416    0.788534 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.063267    0.001983    0.790517 v fanout59/A (sg13g2_buf_8)
     8    0.032246    0.028301    0.094665    0.885182 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028365    0.001727    0.886909 v _130_/B (sg13g2_nor2_1)
     2    0.010988    0.106006    0.097817    0.984727 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106008    0.000383    0.985110 ^ _136_/B (sg13g2_nand2b_2)
     4    0.014968    0.068155    0.087761    1.072872 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.068186    0.000556    1.073428 v _277_/A (sg13g2_nor2_1)
     1    0.003475    0.051799    0.071901    1.145329 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.051799    0.000263    1.145592 ^ output32/A (sg13g2_buf_1)
     1    0.008275    0.043197    0.085134    1.230726 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.043198    0.000252    1.230978 ^ sine_out[5] (out)
                                              1.230978   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.230978   data arrival time
---------------------------------------------------------------------------------------------
                                              2.519022   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    0.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.016945    0.159112    0.311754 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016945    0.000072    0.311826 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003059    0.037123    0.365171    0.676997 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037123    0.000121    0.677118 v fanout62/A (sg13g2_buf_2)
     4    0.033026    0.063188    0.111416    0.788534 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.063267    0.001983    0.790517 v fanout59/A (sg13g2_buf_8)
     8    0.032246    0.028301    0.094665    0.885182 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028400    0.001994    0.887176 v _131_/B (sg13g2_or2_1)
     6    0.021949    0.084985    0.149627    1.036803 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085009    0.001324    1.038128 v _280_/B1 (sg13g2_a21oi_1)
     1    0.002938    0.061464    0.079559    1.117687 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.061464    0.000113    1.117800 ^ output36/A (sg13g2_buf_1)
     1    0.008620    0.044726    0.090138    1.207938 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.044733    0.000585    1.208522 ^ sine_out[9] (out)
                                              1.208522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.208522   data arrival time
---------------------------------------------------------------------------------------------
                                              2.541478   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029951    0.002253    0.902633 v _140_/A (sg13g2_nor2_2)
     5    0.020382    0.099913    0.101179    1.003812 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099917    0.000525    1.004336 ^ _169_/A (sg13g2_nand2_1)
     1    0.003656    0.047000    0.066917    1.071254 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.047000    0.000142    1.071396 v _170_/B (sg13g2_nand2_1)
     1    0.007050    0.045351    0.054624    1.126020 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.045358    0.000509    1.126529 ^ output20/A (sg13g2_buf_1)
     1    0.007948    0.041752    0.081415    1.207944 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.041752    0.000233    1.208177 ^ sine_out[24] (out)
                                              1.208177   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.208177   data arrival time
---------------------------------------------------------------------------------------------
                                              2.541823   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    0.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.016945    0.159112    0.311754 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016945    0.000072    0.311826 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003059    0.037123    0.365171    0.676997 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037123    0.000121    0.677118 v fanout62/A (sg13g2_buf_2)
     4    0.033026    0.063188    0.111416    0.788534 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.063267    0.001983    0.790517 v fanout59/A (sg13g2_buf_8)
     8    0.032246    0.028301    0.094665    0.885182 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028365    0.001727    0.886909 v _130_/B (sg13g2_nor2_1)
     2    0.010988    0.106006    0.097817    0.984727 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106009    0.000456    0.985182 ^ _284_/A (sg13g2_and2_1)
     1    0.004457    0.033826    0.111753    1.096936 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.033833    0.000300    1.097236 ^ output7/A (sg13g2_buf_1)
     1    0.008813    0.044703    0.078831    1.176066 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.044711    0.000598    1.176665 ^ sine_out[12] (out)
                                              1.176665   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.176665   data arrival time
---------------------------------------------------------------------------------------------
                                              2.573335   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    0.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001879    0.020308    0.161457    0.314098 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020308    0.000070    0.314168 ^ hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003147    0.035080    0.353378    0.667546 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.035080    0.000125    0.667671 ^ fanout62/A (sg13g2_buf_2)
     4    0.033827    0.077987    0.113086    0.780756 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.078083    0.001924    0.782681 ^ fanout61/A (sg13g2_buf_8)
     8    0.035649    0.032587    0.097933    0.880614 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.032616    0.001557    0.882171 ^ _181_/B (sg13g2_and2_1)
     4    0.015135    0.072069    0.119681    1.001852 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.072070    0.000412    1.002264 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.008206    0.068187    0.079130    1.081394 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.068192    0.000639    1.082032 v output28/A (sg13g2_buf_1)
     1    0.008671    0.036843    0.092462    1.174495 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.036852    0.000583    1.175078 v sine_out[31] (out)
                                              1.175078   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.175078   data arrival time
---------------------------------------------------------------------------------------------
                                              2.574922   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024458    0.001140    0.153126 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004921    0.022552    0.174926    0.328052 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022552    0.000149    0.328201 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009499    0.055677    0.390344    0.718546 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.055677    0.000769    0.719315 v fanout74/A (sg13g2_buf_8)
     8    0.043025    0.031444    0.094433    0.813748 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.032037    0.002574    0.816323 v _126_/A (sg13g2_inv_2)
     3    0.014571    0.037806    0.041387    0.857709 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.037814    0.000449    0.858158 ^ _161_/B (sg13g2_nand2_2)
     3    0.018480    0.066694    0.078037    0.936196 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.066727    0.001209    0.937405 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004043    0.062674    0.090542    1.027947 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.062674    0.000280    1.028226 ^ output16/A (sg13g2_buf_1)
     1    0.007779    0.041574    0.088358    1.116584 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041574    0.000223    1.116807 ^ sine_out[20] (out)
                                              1.116807   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.116807   data arrival time
---------------------------------------------------------------------------------------------
                                              2.633192   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    0.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.016945    0.159112    0.311754 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016945    0.000072    0.311826 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003059    0.037123    0.365171    0.676997 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037123    0.000121    0.677118 v fanout62/A (sg13g2_buf_2)
     4    0.033026    0.063188    0.111416    0.788534 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.063267    0.001983    0.790517 v fanout59/A (sg13g2_buf_8)
     8    0.032246    0.028301    0.094665    0.885182 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028455    0.002344    0.887526 v _148_/B1 (sg13g2_a21oi_1)
     1    0.005958    0.079664    0.077344    0.964870 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.079664    0.000430    0.965300 ^ output11/A (sg13g2_buf_1)
     1    0.008026    0.043012    0.096373    1.061673 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.043012    0.000238    1.061911 ^ sine_out[16] (out)
                                              1.061911   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.061911   data arrival time
---------------------------------------------------------------------------------------------
                                              2.688089   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029951    0.002253    0.902633 v _140_/A (sg13g2_nor2_2)
     5    0.020382    0.099913    0.101179    1.003812 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099917    0.000530    1.004342 ^ _144_/A (sg13g2_nand2_1)
     2    0.008668    0.071426    0.092187    1.096529 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071455    0.000452    1.096981 v _212_/B (sg13g2_nor2_1)
     2    0.011215    0.113396    0.114761    1.211742 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113402    0.000667    1.212409 ^ _213_/C (sg13g2_nand3_1)
     2    0.013243    0.132288    0.164153    1.376563 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.132341    0.000957    1.377520 v _214_/B (sg13g2_xnor2_1)
     1    0.002806    0.040405    0.121113    1.498633 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.040407    0.000196    1.498829 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002426    0.035381    0.375955    1.874784 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035381    0.000085    1.874869 v _300_/D (sg13g2_dfrbpq_1)
                                              1.874869   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    5.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    5.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    5.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902249   clock uncertainty
                                  0.000000    4.902249   clock reconvergence pessimism
                                 -0.117151    4.785098   library setup time
                                              4.785098   data required time
---------------------------------------------------------------------------------------------
                                              4.785098   data required time
                                             -1.874869   data arrival time
---------------------------------------------------------------------------------------------
                                              2.910229   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034032    0.002716    0.816794 v _191_/A (sg13g2_xnor2_1)
     2    0.006083    0.055369    0.099997    0.916792 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.055385    0.000439    0.917231 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011868    0.149379    0.149926    1.067157 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149386    0.000843    1.068000 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010920    0.098849    0.133956    1.201956 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098853    0.000764    1.202720 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010665    0.140140    0.165149    1.367869 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.140186    0.000340    1.368209 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011901    0.097811    0.136731    1.504940 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.097812    0.000588    1.505529 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006562    0.106479    0.128919    1.634447 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.106479    0.000274    1.634721 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002263    0.059148    0.110498    1.745219 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.059148    0.000084    1.745303 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.745303   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    5.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    5.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    5.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902642   clock uncertainty
                                  0.000000    4.902642   clock reconvergence pessimism
                                 -0.124864    4.777777   library setup time
                                              4.777777   data required time
---------------------------------------------------------------------------------------------
                                              4.777777   data required time
                                             -1.745303   data arrival time
---------------------------------------------------------------------------------------------
                                              3.032474   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034032    0.002716    0.816794 v _191_/A (sg13g2_xnor2_1)
     2    0.006083    0.055369    0.099997    0.916792 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.055385    0.000439    0.917231 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011868    0.149379    0.149926    1.067157 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149386    0.000843    1.068000 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010920    0.098849    0.133956    1.201956 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098853    0.000764    1.202720 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010665    0.140140    0.165149    1.367869 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.140186    0.000340    1.368209 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011901    0.097811    0.136731    1.504940 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.097811    0.000456    1.505397 v _208_/B (sg13g2_xor2_1)
     1    0.001960    0.052421    0.115176    1.620573 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.052421    0.000070    1.620643 v _298_/D (sg13g2_dfrbpq_1)
                                              1.620643   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    5.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    5.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    5.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902228   clock uncertainty
                                  0.000000    4.902228   clock reconvergence pessimism
                                 -0.123290    4.778938   library setup time
                                              4.778938   data required time
---------------------------------------------------------------------------------------------
                                              4.778938   data required time
                                             -1.620643   data arrival time
---------------------------------------------------------------------------------------------
                                              3.158295   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034032    0.002716    0.816794 v _191_/A (sg13g2_xnor2_1)
     2    0.006083    0.055369    0.099997    0.916792 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.055385    0.000439    0.917231 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011868    0.149379    0.149926    1.067157 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149386    0.000843    1.068000 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010920    0.098849    0.133956    1.201956 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098853    0.000764    1.202720 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010665    0.140140    0.165149    1.367869 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.140187    0.000406    1.368275 ^ _204_/B (sg13g2_xor2_1)
     1    0.002450    0.055356    0.126610    1.494885 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.055356    0.000087    1.494972 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.494972   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    5.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    5.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    5.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902255   clock uncertainty
                                  0.000000    4.902255   clock reconvergence pessimism
                                 -0.123634    4.778620   library setup time
                                              4.778620   data required time
---------------------------------------------------------------------------------------------
                                              4.778620   data required time
                                             -1.494972   data arrival time
---------------------------------------------------------------------------------------------
                                              3.283648   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029951    0.002253    0.902633 v _140_/A (sg13g2_nor2_2)
     5    0.020382    0.099913    0.101179    1.003812 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099917    0.000530    1.004342 ^ _144_/A (sg13g2_nand2_1)
     2    0.008668    0.071426    0.092187    1.096529 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071455    0.000452    1.096981 v _212_/B (sg13g2_nor2_1)
     2    0.011215    0.113396    0.114761    1.211742 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113402    0.000667    1.212409 ^ _213_/C (sg13g2_nand3_1)
     2    0.013243    0.132288    0.164153    1.376563 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.132337    0.000783    1.377346 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005378    0.088399    0.076803    1.454149 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.088399    0.000372    1.454521 ^ _219_/A (sg13g2_inv_1)
     1    0.001870    0.025820    0.040520    1.495041 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.025820    0.000071    1.495112 v _301_/D (sg13g2_dfrbpq_1)
                                              1.495112   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    5.153240 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903240   clock uncertainty
                                  0.000000    4.903240   clock reconvergence pessimism
                                 -0.113582    4.789658   library setup time
                                              4.789658   data required time
---------------------------------------------------------------------------------------------
                                              4.789658   data required time
                                             -1.495112   data arrival time
---------------------------------------------------------------------------------------------
                                              3.294545   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    0.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009685    0.048873    0.184029    0.336278 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048876    0.000447    0.336725 ^ _127_/A (sg13g2_inv_1)
     1    0.004544    0.025352    0.037315    0.374040 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.025356    0.000321    0.374361 v output3/A (sg13g2_buf_1)
     1    0.007577    0.032585    0.071607    0.445968 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.032588    0.000345    0.446312 v signB (out)
                                              0.446312   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.446312   data arrival time
---------------------------------------------------------------------------------------------
                                              3.303688   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    0.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    0.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    0.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009685    0.048873    0.184029    0.336278 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048873    0.000295    0.336573 ^ output2/A (sg13g2_buf_1)
     1    0.007721    0.040935    0.082210    0.418783 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.040937    0.000351    0.419134 ^ sign (out)
                                              0.419134   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.419134   data arrival time
---------------------------------------------------------------------------------------------
                                              3.330865   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034032    0.002716    0.816794 v _191_/A (sg13g2_xnor2_1)
     2    0.006083    0.055369    0.099997    0.916792 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.055384    0.000400    0.917192 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.006595    0.046767    0.398588    1.315780 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.046767    0.000514    1.316294 v _192_/B (sg13g2_xnor2_1)
     1    0.002458    0.036780    0.089483    1.405777 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.036780    0.000088    1.405865 v _294_/D (sg13g2_dfrbpq_1)
                                              1.405865   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    5.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903234   clock uncertainty
                                  0.000000    4.903234   clock reconvergence pessimism
                                 -0.117531    4.785704   library setup time
                                              4.785704   data required time
---------------------------------------------------------------------------------------------
                                              4.785704   data required time
                                             -1.405865   data arrival time
---------------------------------------------------------------------------------------------
                                              3.379838   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034032    0.002716    0.816794 v _191_/A (sg13g2_xnor2_1)
     2    0.006083    0.055369    0.099997    0.916792 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.055385    0.000439    0.917231 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011868    0.149379    0.149926    1.067157 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149386    0.000843    1.068000 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010920    0.098849    0.133956    1.201956 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098854    0.000803    1.202759 v _200_/A (sg13g2_xor2_1)
     1    0.003010    0.055063    0.122725    1.325483 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.055063    0.000211    1.325695 v _296_/D (sg13g2_dfrbpq_1)
                                              1.325695   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    5.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903214   clock uncertainty
                                  0.000000    4.903214   clock reconvergence pessimism
                                 -0.124118    4.779097   library setup time
                                              4.779097   data required time
---------------------------------------------------------------------------------------------
                                              4.779097   data required time
                                             -1.325695   data arrival time
---------------------------------------------------------------------------------------------
                                              3.453402   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029193    0.002057    1.178489 v _129_/A (sg13g2_inv_1)
     1    0.007091    0.037393    0.041277    1.219766 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.037406    0.000542    1.220309 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220309   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    5.153240 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903240   clock uncertainty
                                  0.000000    4.903240   clock reconvergence pessimism
                                 -0.124731    4.778509   library recovery time
                                              4.778509   data required time
---------------------------------------------------------------------------------------------
                                              4.778509   data required time
                                             -1.220309   data arrival time
---------------------------------------------------------------------------------------------
                                              3.558200   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029251    0.002362    1.178794 v _289_/A (sg13g2_inv_1)
     1    0.006197    0.033959    0.038732    1.217526 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.033962    0.000260    1.217786 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217786   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    5.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    5.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000578    5.152228 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902228   clock uncertainty
                                  0.000000    4.902228   clock reconvergence pessimism
                                 -0.123749    4.778479   library recovery time
                                              4.778479   data required time
---------------------------------------------------------------------------------------------
                                              4.778479   data required time
                                             -1.217786   data arrival time
---------------------------------------------------------------------------------------------
                                              3.560693   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029272    0.002465    1.178897 v _291_/A (sg13g2_inv_1)
     1    0.006004    0.033216    0.038163    1.217060 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033231    0.000250    1.217311 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217311   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    5.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    5.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000599    5.152249 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902249   clock uncertainty
                                  0.000000    4.902249   clock reconvergence pessimism
                                 -0.123526    4.778723   library recovery time
                                              4.778723   data required time
---------------------------------------------------------------------------------------------
                                              4.778723   data required time
                                             -1.217311   data arrival time
---------------------------------------------------------------------------------------------
                                              3.561413   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029189    0.002035    1.178467 v _285_/A (sg13g2_inv_1)
     1    0.006264    0.034201    0.038913    1.217380 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.034204    0.000265    1.217645 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217645   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    5.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903234   clock uncertainty
                                  0.000000    4.903234   clock reconvergence pessimism
                                 -0.123754    4.779480   library recovery time
                                              4.779480   data required time
---------------------------------------------------------------------------------------------
                                              4.779480   data required time
                                             -1.217645   data arrival time
---------------------------------------------------------------------------------------------
                                              3.561835   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029305    0.002619    1.179051 v _290_/A (sg13g2_inv_1)
     1    0.005946    0.032999    0.037999    1.217050 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033014    0.000246    1.217296 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217296   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    5.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    5.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023986    0.000992    5.152642 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902642   clock uncertainty
                                  0.000000    4.902642   clock reconvergence pessimism
                                 -0.123458    4.779183   library recovery time
                                              4.779183   data required time
---------------------------------------------------------------------------------------------
                                              4.779183   data required time
                                             -1.217296   data arrival time
---------------------------------------------------------------------------------------------
                                              3.561887   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029244    0.002326    1.178757 v _288_/A (sg13g2_inv_1)
     1    0.005817    0.032498    0.037595    1.216353 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032512    0.000240    1.216592 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.216592   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024545    0.001635    5.085111 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021405    0.023973    0.066539    5.151650 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023975    0.000605    5.152255 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902255   clock uncertainty
                                  0.000000    4.902255   clock reconvergence pessimism
                                 -0.123306    4.778948   library recovery time
                                              4.778948   data required time
---------------------------------------------------------------------------------------------
                                              4.778948   data required time
                                             -1.216592   data arrival time
---------------------------------------------------------------------------------------------
                                              3.562356   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029214    0.002170    1.178602 v _287_/A (sg13g2_inv_1)
     1    0.005814    0.032482    0.037577    1.216179 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032496    0.000240    1.216420 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.216420   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024461    0.001228    5.153214 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903214   clock uncertainty
                                  0.000000    4.903214   clock reconvergence pessimism
                                 -0.123233    4.779981   library recovery time
                                              4.779981   data required time
---------------------------------------------------------------------------------------------
                                              4.779981   data required time
                                             -1.216420   data arrival time
---------------------------------------------------------------------------------------------
                                              3.563561   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029167    0.001905    1.178337 v _286_/A (sg13g2_inv_1)
     1    0.005835    0.032551    0.037629    1.215966 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032566    0.000236    1.216202 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.216202   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024458    0.001140    5.153126 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.903126   clock uncertainty
                                  0.000000    4.903126   clock reconvergence pessimism
                                 -0.123226    4.779900   library recovery time
                                              4.779900   data required time
---------------------------------------------------------------------------------------------
                                              4.779900   data required time
                                             -1.216202   data arrival time
---------------------------------------------------------------------------------------------
                                              3.563698   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034032    0.002716    0.816794 v _191_/A (sg13g2_xnor2_1)
     2    0.006083    0.055369    0.099997    0.916792 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.055385    0.000439    0.917231 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011868    0.149379    0.149926    1.067157 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149387    0.000907    1.068064 ^ _196_/A (sg13g2_xor2_1)
     1    0.002204    0.057141    0.132807    1.200872 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.057141    0.000079    1.200950 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.200950   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024458    0.001140    5.153126 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.903126   clock uncertainty
                                  0.000000    4.903126   clock reconvergence pessimism
                                 -0.123952    4.779174   library setup time
                                              4.779174   data required time
---------------------------------------------------------------------------------------------
                                              4.779174   data required time
                                             -1.200950   data arrival time
---------------------------------------------------------------------------------------------
                                              3.578224   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000540    1.086320 v _292_/A (sg13g2_inv_1)
     1    0.006881    0.040644    0.047977    1.134297 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.040648    0.000300    1.134597 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.134597   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    5.153240 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903240   clock uncertainty
                                  0.000000    4.903240   clock reconvergence pessimism
                                 -0.125720    4.777520   library recovery time
                                              4.777520   data required time
---------------------------------------------------------------------------------------------
                                              4.777520   data required time
                                             -1.134597   data arrival time
---------------------------------------------------------------------------------------------
                                              3.642923   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    0.153240 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002290    0.017931    0.160252    0.313491 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017931    0.000083    0.313575 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010234    0.058177    0.390293    0.703868 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058177    0.000835    0.704703 v fanout79/A (sg13g2_buf_8)
     7    0.043000    0.031566    0.096022    0.800725 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.031958    0.002216    0.802941 v _128_/A (sg13g2_inv_2)
     5    0.022405    0.053212    0.052855    0.855796 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053220    0.000550    0.856346 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.856346   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    5.153240 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903240   clock uncertainty
                                  0.000000    4.903240   clock reconvergence pessimism
                                 -0.122869    4.780371   library setup time
                                              4.780371   data required time
---------------------------------------------------------------------------------------------
                                              4.780371   data required time
                                             -0.856346   data arrival time
---------------------------------------------------------------------------------------------
                                              3.924025   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.017170    0.002246    1.002246 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002246 v input1/A (sg13g2_buf_1)
     2    0.013906    0.051396    0.083534    1.085780 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.051401    0.000512    1.086292 v fanout80/A (sg13g2_buf_8)
     8    0.035666    0.028998    0.090140    1.176432 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.029193    0.002057    1.178489 v _129_/A (sg13g2_inv_1)
     1    0.007091    0.037393    0.041277    1.219766 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.037406    0.000542    1.220309 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220309   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015560    0.031393    0.013642    5.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    5.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    5.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    5.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    5.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001254    5.153240 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903240   clock uncertainty
                                  0.000000    4.903240   clock reconvergence pessimism
                                 -0.124731    4.778509   library recovery time
                                              4.778509   data required time
---------------------------------------------------------------------------------------------
                                              4.778509   data required time
                                             -1.220309   data arrival time
---------------------------------------------------------------------------------------------
                                              3.558200   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015560    0.031393    0.013642    0.013642 ^ clk (in)
                                                         clk (net)
                      0.031413    0.000000    0.013642 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021947    0.024510    0.069834    0.083476 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024548    0.001686    0.085162 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022492    0.024442    0.066824    0.151986 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024462    0.001248    0.153234 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006523    0.029254    0.170542    0.323775 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029254    0.000181    0.323956 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009362    0.055219    0.393765    0.717721 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055219    0.000400    0.718121 v fanout77/A (sg13g2_buf_8)
     8    0.048448    0.033642    0.095957    0.814078 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034125    0.003065    0.817143 v fanout76/A (sg13g2_buf_8)
     8    0.039313    0.029621    0.083237    0.900380 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029939    0.002195    0.902575 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017504    0.200285    0.186622    1.089197 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200287    0.000441    1.089638 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008281    0.084722    0.135088    1.224726 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084723    0.000456    1.225182 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004146    0.080346    0.113412    1.338595 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.080346    0.000303    1.338898 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004407    0.054950    0.078441    1.417339 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.054950    0.000324    1.417663 v _273_/A (sg13g2_nor2_1)
     1    0.003920    0.055341    0.070449    1.488112 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.055341    0.000154    1.488266 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006233    0.067893    0.074286    1.562552 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.067894    0.000617    1.563169 v output15/A (sg13g2_buf_1)
     1    0.008659    0.036800    0.092309    1.655479 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.036809    0.000578    1.656057 v sine_out[1] (out)
                                              1.656057   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.656057   data arrival time
---------------------------------------------------------------------------------------------
                                              2.093943   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.424100e-05 0.000000e+00 4.490155e-09 9.424549e-05  58.7%
Combinational        1.141000e-06 1.535609e-06 4.185344e-08 2.718463e-06   1.7%
Clock                4.456355e-05 1.896326e-05 2.141074e-09 6.352895e-05  39.6%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.399456e-04 2.049887e-05 4.848465e-08 1.604929e-04 100.0%
                            87.2%        12.8%         0.0%
Writing metric power__internal__total: 0.00013994556502439082
Writing metric power__switching__total: 2.0498873709584586e-5
Writing metric power__leakage__total: 4.8484654513458736e-8
Writing metric power__total: 0.00016049292753450572

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.25101166300422584
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.152228 source latency _298_/CLK ^
-0.153240 target latency _301_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.251012 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.25101166300422584
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.153240 source latency _301_/CLK ^
-0.152228 target latency _298_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.251012 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.3018710922230096
nom_typ_1p20V_25C: 0.3018710922230096
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.093943300242395
nom_typ_1p20V_25C: 2.093943300242395
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.301871
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 2.910229
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.152228         network latency _298_/CLK
        0.153240 network latency _293_/CLK
---------------
0.152228 0.153240 latency
        0.001012 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.158517         network latency _298_/CLK
        0.159338 network latency _293_/CLK
---------------
0.158517 0.159338 latency
        0.000821 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.09 fmax = 478.52
%OL_END_REPORT
