/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of APOLLO
 *
 *  ----------------------------------------------------------------
 */

#ifndef __APOLLO_REG_DEFINITION_H__
#define __APOLLO_REG_DEFINITION_H__

/*
 * Feature: Interface 
 */
#define APOLLO_DIGITAL_INTERFACE_SELECT_ADDR                                                                   (0x23000)
  #define APOLLO_DIGITAL_INTERFACE_SELECT_ORG_COL_OFFSET                                                       (1)
  #define APOLLO_DIGITAL_INTERFACE_SELECT_ORG_COL_MASK                                                         (0x1 << APOLLO_DIGITAL_INTERFACE_SELECT_ORG_COL_OFFSET)
  #define APOLLO_DIGITAL_INTERFACE_SELECT_ORG_CRS_OFFSET                                                       (0)
  #define APOLLO_DIGITAL_INTERFACE_SELECT_ORG_CRS_MASK                                                         (0x1 << APOLLO_DIGITAL_INTERFACE_SELECT_ORG_CRS_OFFSET)

#define APOLLO_SKIP_MII_RXER_ADDR                                                                              (0x0)
  #define APOLLO_SKIP_MII_RXER_SKIP_MII_RXER_OFFSET                                                            (0)
  #define APOLLO_SKIP_MII_RXER_SKIP_MII_RXER_MASK                                                              (0x1 << APOLLO_SKIP_MII_RXER_SKIP_MII_RXER_OFFSET)

#define APOLLO_EXT_RGMXF_ADDR                                                                                  (0x4)
  #define APOLLO_EXT_RGMXF_EXT_RGTX_INV_OFFSET                                                                 (6)
  #define APOLLO_EXT_RGMXF_EXT_RGTX_INV_MASK                                                                   (0x1 << APOLLO_EXT_RGMXF_EXT_RGTX_INV_OFFSET)
  #define APOLLO_EXT_RGMXF_EXT_RGRX_INV_OFFSET                                                                 (5)
  #define APOLLO_EXT_RGMXF_EXT_RGRX_INV_MASK                                                                   (0x1 << APOLLO_EXT_RGMXF_EXT_RGRX_INV_OFFSET)
  #define APOLLO_EXT_RGMXF_EXT_RGMXF_OFFSET                                                                    (0)
  #define APOLLO_EXT_RGMXF_EXT_RGMXF_MASK                                                                      (0x1F << APOLLO_EXT_RGMXF_EXT_RGMXF_OFFSET)

#define APOLLO_I2C_CLOCK_DIV_ADDR                                                                              (0x23004)
  #define APOLLO_I2C_CLOCK_DIV_I2C_DEV_ID_OFFSET                                                               (12)
  #define APOLLO_I2C_CLOCK_DIV_I2C_DEV_ID_MASK                                                                 (0x7F << APOLLO_I2C_CLOCK_DIV_I2C_DEV_ID_OFFSET)
  #define APOLLO_I2C_CLOCK_DIV_I2C_AW_OFFSET                                                                   (11)
  #define APOLLO_I2C_CLOCK_DIV_I2C_AW_MASK                                                                     (0x1 << APOLLO_I2C_CLOCK_DIV_I2C_AW_OFFSET)
  #define APOLLO_I2C_CLOCK_DIV_I2C_DW_OFFSET                                                                   (10)
  #define APOLLO_I2C_CLOCK_DIV_I2C_DW_MASK                                                                     (0x1 << APOLLO_I2C_CLOCK_DIV_I2C_DW_OFFSET)
  #define APOLLO_I2C_CLOCK_DIV_I2C_CLOCK_DIV_OFFSET                                                            (0)
  #define APOLLO_I2C_CLOCK_DIV_I2C_CLOCK_DIV_MASK                                                              (0x3FF << APOLLO_I2C_CLOCK_DIV_I2C_CLOCK_DIV_OFFSET)

#define APOLLO_MDX_MDC_DIV_ADDR                                                                                (0x8)
  #define APOLLO_MDX_MDC_DIV_MDX_MDC_DIV_OFFSET                                                                (0)
  #define APOLLO_MDX_MDC_DIV_MDX_MDC_DIV_MASK                                                                  (0x3FF << APOLLO_MDX_MDC_DIV_MDX_MDC_DIV_OFFSET)

#define APOLLO_EXT_TXC_DLY_ADDR                                                                                (0xC)
  #define APOLLO_EXT_TXC_DLY_EXT_GMII_TX_DELAY_OFFSET                                                          (3)
  #define APOLLO_EXT_TXC_DLY_EXT_GMII_TX_DELAY_MASK                                                            (0x7 << APOLLO_EXT_TXC_DLY_EXT_GMII_TX_DELAY_OFFSET)
  #define APOLLO_EXT_TXC_DLY_EXT_RGMII_TX_DELAY_OFFSET                                                         (0)
  #define APOLLO_EXT_TXC_DLY_EXT_RGMII_TX_DELAY_MASK                                                           (0x7 << APOLLO_EXT_TXC_DLY_EXT_RGMII_TX_DELAY_OFFSET)

#define APOLLO_GPHY_IND_WD_ADDR                                                                                (0x10)
  #define APOLLO_GPHY_IND_WD_WR_DAT_OFFSET                                                                     (0)
  #define APOLLO_GPHY_IND_WD_WR_DAT_MASK                                                                       (0xFFFF << APOLLO_GPHY_IND_WD_WR_DAT_OFFSET)

#define APOLLO_GPHY_IND_CMD_ADDR                                                                               (0x14)
  #define APOLLO_GPHY_IND_CMD_WREN_OFFSET                                                                      (22)
  #define APOLLO_GPHY_IND_CMD_WREN_MASK                                                                        (0x1 << APOLLO_GPHY_IND_CMD_WREN_OFFSET)
  #define APOLLO_GPHY_IND_CMD_CMD_EN_OFFSET                                                                    (21)
  #define APOLLO_GPHY_IND_CMD_CMD_EN_MASK                                                                      (0x1 << APOLLO_GPHY_IND_CMD_CMD_EN_OFFSET)
  #define APOLLO_GPHY_IND_CMD_ADR_OFFSET                                                                       (0)
  #define APOLLO_GPHY_IND_CMD_ADR_MASK                                                                         (0x1FFFFF << APOLLO_GPHY_IND_CMD_ADR_OFFSET)

#define APOLLO_GPHY_IND_RD_ADDR                                                                                (0x18)
  #define APOLLO_GPHY_IND_RD_BUSY_OFFSET                                                                       (16)
  #define APOLLO_GPHY_IND_RD_BUSY_MASK                                                                         (0x1 << APOLLO_GPHY_IND_RD_BUSY_OFFSET)
  #define APOLLO_GPHY_IND_RD_RD_DAT_OFFSET                                                                     (0)
  #define APOLLO_GPHY_IND_RD_RD_DAT_MASK                                                                       (0xFFFF << APOLLO_GPHY_IND_RD_RD_DAT_OFFSET)

#define APOLLO_EFUSE_IND_WD_ADDR                                                                               (0x1C)
  #define APOLLO_EFUSE_IND_WD_WR_DAT_OFFSET                                                                    (0)
  #define APOLLO_EFUSE_IND_WD_WR_DAT_MASK                                                                      (0xFFFF << APOLLO_EFUSE_IND_WD_WR_DAT_OFFSET)

#define APOLLO_EFUSE_IND_CMD_ADDR                                                                              (0x20)
  #define APOLLO_EFUSE_IND_CMD_WREN_OFFSET                                                                     (17)
  #define APOLLO_EFUSE_IND_CMD_WREN_MASK                                                                       (0x1 << APOLLO_EFUSE_IND_CMD_WREN_OFFSET)
  #define APOLLO_EFUSE_IND_CMD_CMD_EN_OFFSET                                                                   (16)
  #define APOLLO_EFUSE_IND_CMD_CMD_EN_MASK                                                                     (0x1 << APOLLO_EFUSE_IND_CMD_CMD_EN_OFFSET)
  #define APOLLO_EFUSE_IND_CMD_ADR_OFFSET                                                                      (0)
  #define APOLLO_EFUSE_IND_CMD_ADR_MASK                                                                        (0xFFFF << APOLLO_EFUSE_IND_CMD_ADR_OFFSET)

#define APOLLO_EFUSE_IND_RD_ADDR                                                                               (0x24)
  #define APOLLO_EFUSE_IND_RD_BUSY_OFFSET                                                                      (16)
  #define APOLLO_EFUSE_IND_RD_BUSY_MASK                                                                        (0x1 << APOLLO_EFUSE_IND_RD_BUSY_OFFSET)
  #define APOLLO_EFUSE_IND_RD_RD_DAT_OFFSET                                                                    (0)
  #define APOLLO_EFUSE_IND_RD_RD_DAT_MASK                                                                      (0xFFFF << APOLLO_EFUSE_IND_RD_RD_DAT_OFFSET)

#define APOLLO_I2C_IND_WD_ADDR                                                                                 (0x28)
  #define APOLLO_I2C_IND_WD_WR_DAT_OFFSET                                                                      (0)
  #define APOLLO_I2C_IND_WD_WR_DAT_MASK                                                                        (0xFFFF << APOLLO_I2C_IND_WD_WR_DAT_OFFSET)

#define APOLLO_I2C_IND_CMD_ADDR                                                                                (0x2C)
  #define APOLLO_I2C_IND_CMD_WREN_OFFSET                                                                       (17)
  #define APOLLO_I2C_IND_CMD_WREN_MASK                                                                         (0x1 << APOLLO_I2C_IND_CMD_WREN_OFFSET)
  #define APOLLO_I2C_IND_CMD_CMD_EN_OFFSET                                                                     (16)
  #define APOLLO_I2C_IND_CMD_CMD_EN_MASK                                                                       (0x1 << APOLLO_I2C_IND_CMD_CMD_EN_OFFSET)
  #define APOLLO_I2C_IND_CMD_ADR_OFFSET                                                                        (0)
  #define APOLLO_I2C_IND_CMD_ADR_MASK                                                                          (0xFFFF << APOLLO_I2C_IND_CMD_ADR_OFFSET)

#define APOLLO_I2C_IND_RD_ADDR                                                                                 (0x30)
  #define APOLLO_I2C_IND_RD_BUSY_OFFSET                                                                        (16)
  #define APOLLO_I2C_IND_RD_BUSY_MASK                                                                          (0x1 << APOLLO_I2C_IND_RD_BUSY_OFFSET)
  #define APOLLO_I2C_IND_RD_RD_DAT_OFFSET                                                                      (0)
  #define APOLLO_I2C_IND_RD_RD_DAT_MASK                                                                        (0xFFFF << APOLLO_I2C_IND_RD_RD_DAT_OFFSET)

#define APOLLO_TAB_IND_WD_ADDR                                                                                 (0x34)
  #define APOLLO_TAB_IND_WD_WR_DAT_OFFSET                                                                      (0)
  #define APOLLO_TAB_IND_WD_WR_DAT_MASK                                                                        (0xFFFF << APOLLO_TAB_IND_WD_WR_DAT_OFFSET)

#define APOLLO_TAB_IND_CMD_ADDR                                                                                (0x38)
  #define APOLLO_TAB_IND_CMD_WREN_OFFSET                                                                       (17)
  #define APOLLO_TAB_IND_CMD_WREN_MASK                                                                         (0x1 << APOLLO_TAB_IND_CMD_WREN_OFFSET)
  #define APOLLO_TAB_IND_CMD_CMD_EN_OFFSET                                                                     (16)
  #define APOLLO_TAB_IND_CMD_CMD_EN_MASK                                                                       (0x1 << APOLLO_TAB_IND_CMD_CMD_EN_OFFSET)
  #define APOLLO_TAB_IND_CMD_ADR_OFFSET                                                                        (0)
  #define APOLLO_TAB_IND_CMD_ADR_MASK                                                                          (0xFFFF << APOLLO_TAB_IND_CMD_ADR_OFFSET)

#define APOLLO_TAB_IND_RD_ADDR                                                                                 (0x3C)
  #define APOLLO_TAB_IND_RD_BUSY_OFFSET                                                                        (16)
  #define APOLLO_TAB_IND_RD_BUSY_MASK                                                                          (0x1 << APOLLO_TAB_IND_RD_BUSY_OFFSET)
  #define APOLLO_TAB_IND_RD_RD_DAT_OFFSET                                                                      (0)
  #define APOLLO_TAB_IND_RD_RD_DAT_MASK                                                                        (0xFFFF << APOLLO_TAB_IND_RD_RD_DAT_OFFSET)

#define APOLLO_REGCTRL_GLB_ADDR                                                                                (0x23008)
  #define APOLLO_REGCTRL_GLB_PHY_OCP_TOF_OFFSET                                                                (25)
  #define APOLLO_REGCTRL_GLB_PHY_OCP_TOF_MASK                                                                  (0x1F << APOLLO_REGCTRL_GLB_PHY_OCP_TOF_OFFSET)
  #define APOLLO_REGCTRL_GLB_PHY_OCP_TO_OFFSET                                                                 (17)
  #define APOLLO_REGCTRL_GLB_PHY_OCP_TO_MASK                                                                   (0xFF << APOLLO_REGCTRL_GLB_PHY_OCP_TO_OFFSET)
  #define APOLLO_REGCTRL_GLB_PHY_ACK_TO_OFFSET                                                                 (1)
  #define APOLLO_REGCTRL_GLB_PHY_ACK_TO_MASK                                                                   (0xFFFF << APOLLO_REGCTRL_GLB_PHY_ACK_TO_OFFSET)
  #define APOLLO_REGCTRL_GLB_SMI_EN_OFFSET                                                                     (0)
  #define APOLLO_REGCTRL_GLB_SMI_EN_MASK                                                                       (0x1 << APOLLO_REGCTRL_GLB_SMI_EN_OFFSET)

#define APOLLO_IOPAD_CFG_ADDR                                                                                  (0x2300C)
  #define APOLLO_IOPAD_CFG_RGM_DP_OFFSET                                                                       (24)
  #define APOLLO_IOPAD_CFG_RGM_DP_MASK                                                                         (0x7 << APOLLO_IOPAD_CFG_RGM_DP_OFFSET)
  #define APOLLO_IOPAD_CFG_RGM_DN_OFFSET                                                                       (21)
  #define APOLLO_IOPAD_CFG_RGM_DN_MASK                                                                         (0x7 << APOLLO_IOPAD_CFG_RGM_DN_OFFSET)
  #define APOLLO_IOPAD_CFG_RGM_SEL33_OFFSET                                                                    (20)
  #define APOLLO_IOPAD_CFG_RGM_SEL33_MASK                                                                      (0x1 << APOLLO_IOPAD_CFG_RGM_SEL33_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_LED_OFFSET                                                                      (19)
  #define APOLLO_IOPAD_CFG_DRI_LED_MASK                                                                        (0x1 << APOLLO_IOPAD_CFG_DRI_LED_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_EXCK_OFFSET                                                                     (18)
  #define APOLLO_IOPAD_CFG_DRI_EXCK_MASK                                                                       (0x1 << APOLLO_IOPAD_CFG_DRI_EXCK_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_EXDT_OFFSET                                                                     (17)
  #define APOLLO_IOPAD_CFG_DRI_EXDT_MASK                                                                       (0x1 << APOLLO_IOPAD_CFG_DRI_EXDT_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_IFCK_OFFSET                                                                     (16)
  #define APOLLO_IOPAD_CFG_DRI_IFCK_MASK                                                                       (0x1 << APOLLO_IOPAD_CFG_DRI_IFCK_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_IFDT_OFFSET                                                                     (15)
  #define APOLLO_IOPAD_CFG_DRI_IFDT_MASK                                                                       (0x1 << APOLLO_IOPAD_CFG_DRI_IFDT_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_SLIC_CK_OFFSET                                                                  (14)
  #define APOLLO_IOPAD_CFG_DRI_SLIC_CK_MASK                                                                    (0x1 << APOLLO_IOPAD_CFG_DRI_SLIC_CK_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_SLIC_DT_OFFSET                                                                  (13)
  #define APOLLO_IOPAD_CFG_DRI_SLIC_DT_MASK                                                                    (0x1 << APOLLO_IOPAD_CFG_DRI_SLIC_DT_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_SPI_CK_OFFSET                                                                   (12)
  #define APOLLO_IOPAD_CFG_DRI_SPI_CK_MASK                                                                     (0x1 << APOLLO_IOPAD_CFG_DRI_SPI_CK_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_SPI_DT_OFFSET                                                                   (11)
  #define APOLLO_IOPAD_CFG_DRI_SPI_DT_MASK                                                                     (0x1 << APOLLO_IOPAD_CFG_DRI_SPI_DT_OFFSET)
  #define APOLLO_IOPAD_CFG_DRI_OTH_OFFSET                                                                      (10)
  #define APOLLO_IOPAD_CFG_DRI_OTH_MASK                                                                        (0x1 << APOLLO_IOPAD_CFG_DRI_OTH_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_EXCK_OFFSET                                                                      (9)
  #define APOLLO_IOPAD_CFG_SR_EXCK_MASK                                                                        (0x1 << APOLLO_IOPAD_CFG_SR_EXCK_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_EXDT_OFFSET                                                                      (8)
  #define APOLLO_IOPAD_CFG_SR_EXDT_MASK                                                                        (0x1 << APOLLO_IOPAD_CFG_SR_EXDT_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_IFCK_OFFSET                                                                      (7)
  #define APOLLO_IOPAD_CFG_SR_IFCK_MASK                                                                        (0x1 << APOLLO_IOPAD_CFG_SR_IFCK_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_IFDT_OFFSET                                                                      (6)
  #define APOLLO_IOPAD_CFG_SR_IFDT_MASK                                                                        (0x1 << APOLLO_IOPAD_CFG_SR_IFDT_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_SLIC_CK_OFFSET                                                                   (5)
  #define APOLLO_IOPAD_CFG_SR_SLIC_CK_MASK                                                                     (0x1 << APOLLO_IOPAD_CFG_SR_SLIC_CK_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_SLIC_DT_OFFSET                                                                   (4)
  #define APOLLO_IOPAD_CFG_SR_SLIC_DT_MASK                                                                     (0x1 << APOLLO_IOPAD_CFG_SR_SLIC_DT_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_LED_OFFSET                                                                       (3)
  #define APOLLO_IOPAD_CFG_SR_LED_MASK                                                                         (0x1 << APOLLO_IOPAD_CFG_SR_LED_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_SPI_CK_OFFSET                                                                    (2)
  #define APOLLO_IOPAD_CFG_SR_SPI_CK_MASK                                                                      (0x1 << APOLLO_IOPAD_CFG_SR_SPI_CK_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_SPI_DT_OFFSET                                                                    (1)
  #define APOLLO_IOPAD_CFG_SR_SPI_DT_MASK                                                                      (0x1 << APOLLO_IOPAD_CFG_SR_SPI_DT_OFFSET)
  #define APOLLO_IOPAD_CFG_SR_OTH_OFFSET                                                                       (0)
  #define APOLLO_IOPAD_CFG_SR_OTH_MASK                                                                         (0x1 << APOLLO_IOPAD_CFG_SR_OTH_OFFSET)

#define APOLLO_IO_GPIO_EN2_ADDR                                                                                (0x23010)
  #define APOLLO_IO_GPIO_EN2_GPIO_EN_2_OFFSET                                                                  (0)
  #define APOLLO_IO_GPIO_EN2_GPIO_EN_2_MASK                                                                    (0xFF << APOLLO_IO_GPIO_EN2_GPIO_EN_2_OFFSET)

#define APOLLO_IO_GPIO_EN1_ADDR                                                                                (0x23014)
  #define APOLLO_IO_GPIO_EN1_GPIO_EN_1_OFFSET                                                                  (0)
  #define APOLLO_IO_GPIO_EN1_GPIO_EN_1_MASK                                                                    (0xFFFFFFFF << APOLLO_IO_GPIO_EN1_GPIO_EN_1_OFFSET)

#define APOLLO_IO_GPIO_EN0_ADDR                                                                                (0x23018)
  #define APOLLO_IO_GPIO_EN0_GPIO_EN_0_OFFSET                                                                  (0)
  #define APOLLO_IO_GPIO_EN0_GPIO_EN_0_MASK                                                                    (0xFFFFFFFF << APOLLO_IO_GPIO_EN0_GPIO_EN_0_OFFSET)

#define APOLLO_IO_LED_EN_ADDR                                                                                  (0x2301C)
  #define APOLLO_IO_LED_EN_SERI_LED_EN_OFFSET                                                                  (17)
  #define APOLLO_IO_LED_EN_SERI_LED_EN_MASK                                                                    (0x1 << APOLLO_IO_LED_EN_SERI_LED_EN_OFFSET)
  #define APOLLO_IO_LED_EN_PARA_LED_EN_OFFSET                                                                  (7)
  #define APOLLO_IO_LED_EN_PARA_LED_EN_MASK                                                                    (0x3FF << APOLLO_IO_LED_EN_PARA_LED_EN_OFFSET)
  #define APOLLO_IO_LED_EN_EXTLED_EN_OFFSET                                                                    (5)
  #define APOLLO_IO_LED_EN_EXTLED_EN_MASK                                                                      (0x3 << APOLLO_IO_LED_EN_EXTLED_EN_OFFSET)
  #define APOLLO_IO_LED_EN_PONLED_EN_OFFSET                                                                    (3)
  #define APOLLO_IO_LED_EN_PONLED_EN_MASK                                                                      (0x3 << APOLLO_IO_LED_EN_PONLED_EN_OFFSET)
  #define APOLLO_IO_LED_EN_SATALED_EN_OFFSET                                                                   (2)
  #define APOLLO_IO_LED_EN_SATALED_EN_MASK                                                                     (0x1 << APOLLO_IO_LED_EN_SATALED_EN_OFFSET)
  #define APOLLO_IO_LED_EN_USBLED_EN_OFFSET                                                                    (0)
  #define APOLLO_IO_LED_EN_USBLED_EN_MASK                                                                      (0x3 << APOLLO_IO_LED_EN_USBLED_EN_OFFSET)

#define APOLLO_IO_MODE_EN_ADDR                                                                                 (0x23020)
  #define APOLLO_IO_MODE_EN_OEM_EN_OFFSET                                                                      (19)
  #define APOLLO_IO_MODE_EN_OEM_EN_MASK                                                                        (0x1 << APOLLO_IO_MODE_EN_OEM_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_SLIC_PCM_EN_OFFSET                                                                 (18)
  #define APOLLO_IO_MODE_EN_SLIC_PCM_EN_MASK                                                                   (0x1 << APOLLO_IO_MODE_EN_SLIC_PCM_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_SLIC_SPI_EN_OFFSET                                                                 (17)
  #define APOLLO_IO_MODE_EN_SLIC_SPI_EN_MASK                                                                   (0x1 << APOLLO_IO_MODE_EN_SLIC_SPI_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_SLIC_ZSI_EN_OFFSET                                                                 (16)
  #define APOLLO_IO_MODE_EN_SLIC_ZSI_EN_MASK                                                                   (0x1 << APOLLO_IO_MODE_EN_SLIC_ZSI_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_SLIC_ISI_EN_OFFSET                                                                 (15)
  #define APOLLO_IO_MODE_EN_SLIC_ISI_EN_MASK                                                                   (0x1 << APOLLO_IO_MODE_EN_SLIC_ISI_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_I2C_EN_OFFSET                                                                      (13)
  #define APOLLO_IO_MODE_EN_I2C_EN_MASK                                                                        (0x3 << APOLLO_IO_MODE_EN_I2C_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_INTRPT_EN_OFFSET                                                                   (11)
  #define APOLLO_IO_MODE_EN_INTRPT_EN_MASK                                                                     (0x3 << APOLLO_IO_MODE_EN_INTRPT_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_MDX_M_EN_OFFSET                                                                    (9)
  #define APOLLO_IO_MODE_EN_MDX_M_EN_MASK                                                                      (0x3 << APOLLO_IO_MODE_EN_MDX_M_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_MDX_S_EN_OFFSET                                                                    (8)
  #define APOLLO_IO_MODE_EN_MDX_S_EN_MASK                                                                      (0x1 << APOLLO_IO_MODE_EN_MDX_S_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_SATA_MDC_EN_OFFSET                                                                 (7)
  #define APOLLO_IO_MODE_EN_SATA_MDC_EN_MASK                                                                   (0x1 << APOLLO_IO_MODE_EN_SATA_MDC_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_SPI_EN_OFFSET                                                                      (6)
  #define APOLLO_IO_MODE_EN_SPI_EN_MASK                                                                        (0x1 << APOLLO_IO_MODE_EN_SPI_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_UART_EN_OFFSET                                                                     (3)
  #define APOLLO_IO_MODE_EN_UART_EN_MASK                                                                       (0x7 << APOLLO_IO_MODE_EN_UART_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_SIO_EN_OFFSET                                                                      (1)
  #define APOLLO_IO_MODE_EN_SIO_EN_MASK                                                                        (0x3 << APOLLO_IO_MODE_EN_SIO_EN_OFFSET)
  #define APOLLO_IO_MODE_EN_JTAG_EN_OFFSET                                                                     (0)
  #define APOLLO_IO_MODE_EN_JTAG_EN_MASK                                                                       (0x1 << APOLLO_IO_MODE_EN_JTAG_EN_OFFSET)

#define APOLLO_CFG_PCSXF_ADDR                                                                                  (0x40)
  #define APOLLO_CFG_PCSXF_CFG_PCSXF_OFFSET                                                                    (6)
  #define APOLLO_CFG_PCSXF_CFG_PCSXF_MASK                                                                      (0xF << APOLLO_CFG_PCSXF_CFG_PCSXF_OFFSET)
  #define APOLLO_CFG_PCSXF_RST_RXFIFO_OFFSET                                                                   (1)
  #define APOLLO_CFG_PCSXF_RST_RXFIFO_MASK                                                                     (0x1F << APOLLO_CFG_PCSXF_RST_RXFIFO_OFFSET)
  #define APOLLO_CFG_PCSXF_COL_10M_OFFSET                                                                      (0)
  #define APOLLO_CFG_PCSXF_COL_10M_MASK                                                                        (0x1 << APOLLO_CFG_PCSXF_COL_10M_OFFSET)

#define APOLLO_CFG_PHY_CTRL_ADDR                                                                               (0x44)
  #define APOLLO_CFG_PHY_CTRL_PHY_BRD_MSK_OFFSET                                                               (11)
  #define APOLLO_CFG_PHY_CTRL_PHY_BRD_MSK_MASK                                                                 (0x1F << APOLLO_CFG_PHY_CTRL_PHY_BRD_MSK_OFFSET)
  #define APOLLO_CFG_PHY_CTRL_MSK_MDI_OFFSET                                                                   (6)
  #define APOLLO_CFG_PHY_CTRL_MSK_MDI_MASK                                                                     (0x1F << APOLLO_CFG_PHY_CTRL_MSK_MDI_OFFSET)
  #define APOLLO_CFG_PHY_CTRL_BASE_PHYAD_OFFSET                                                                (1)
  #define APOLLO_CFG_PHY_CTRL_BASE_PHYAD_MASK                                                                  (0x1F << APOLLO_CFG_PHY_CTRL_BASE_PHYAD_OFFSET)
  #define APOLLO_CFG_PHY_CTRL_BYPS_PDPHY_OFFSET                                                                (0)
  #define APOLLO_CFG_PHY_CTRL_BYPS_PDPHY_MASK                                                                  (0x1 << APOLLO_CFG_PHY_CTRL_BYPS_PDPHY_OFFSET)

#define APOLLO_CFG_PHY_POLL_CMD_ADDR                                                                           (0x48)
  #define APOLLO_CFG_PHY_POLL_CMD_HOTCMD_PRD_EN_OFFSET                                                         (15)
  #define APOLLO_CFG_PHY_POLL_CMD_HOTCMD_PRD_EN_MASK                                                           (0x1 << APOLLO_CFG_PHY_POLL_CMD_HOTCMD_PRD_EN_OFFSET)
  #define APOLLO_CFG_PHY_POLL_CMD_HOTCMD_EN_OFFSET                                                             (12)
  #define APOLLO_CFG_PHY_POLL_CMD_HOTCMD_EN_MASK                                                               (0x7 << APOLLO_CFG_PHY_POLL_CMD_HOTCMD_EN_OFFSET)
  #define APOLLO_CFG_PHY_POLL_CMD_CMD_PRD_OFFSET                                                               (8)
  #define APOLLO_CFG_PHY_POLL_CMD_CMD_PRD_MASK                                                                 (0xF << APOLLO_CFG_PHY_POLL_CMD_CMD_PRD_OFFSET)
  #define APOLLO_CFG_PHY_POLL_CMD_CMD_RD_EN_OFFSET                                                             (4)
  #define APOLLO_CFG_PHY_POLL_CMD_CMD_RD_EN_MASK                                                               (0xF << APOLLO_CFG_PHY_POLL_CMD_CMD_RD_EN_OFFSET)
  #define APOLLO_CFG_PHY_POLL_CMD_CMD_WR_EN_OFFSET                                                             (0)
  #define APOLLO_CFG_PHY_POLL_CMD_CMD_WR_EN_MASK                                                               (0xF << APOLLO_CFG_PHY_POLL_CMD_CMD_WR_EN_OFFSET)

#define APOLLO_CFG_PHY_POLL_ADR_0_ADDR                                                                         (0x4C)
  #define APOLLO_CFG_PHY_POLL_ADR_0_CMD0_ADR_OFFSET                                                            (16)
  #define APOLLO_CFG_PHY_POLL_ADR_0_CMD0_ADR_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_ADR_0_CMD0_ADR_OFFSET)
  #define APOLLO_CFG_PHY_POLL_ADR_0_CMD1_ADR_OFFSET                                                            (0)
  #define APOLLO_CFG_PHY_POLL_ADR_0_CMD1_ADR_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_ADR_0_CMD1_ADR_OFFSET)

#define APOLLO_CFG_PHY_POLL_ADR_1_ADDR                                                                         (0x50)
  #define APOLLO_CFG_PHY_POLL_ADR_1_CMD2_ADR_OFFSET                                                            (16)
  #define APOLLO_CFG_PHY_POLL_ADR_1_CMD2_ADR_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_ADR_1_CMD2_ADR_OFFSET)
  #define APOLLO_CFG_PHY_POLL_ADR_1_CMD3_ADR_OFFSET                                                            (0)
  #define APOLLO_CFG_PHY_POLL_ADR_1_CMD3_ADR_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_ADR_1_CMD3_ADR_OFFSET)

#define APOLLO_CFG_PHY_POLL_INV_0_ADDR                                                                         (0x54)
  #define APOLLO_CFG_PHY_POLL_INV_0_CMD0_INV_OFFSET                                                            (16)
  #define APOLLO_CFG_PHY_POLL_INV_0_CMD0_INV_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_INV_0_CMD0_INV_OFFSET)
  #define APOLLO_CFG_PHY_POLL_INV_0_CMD1_INV_OFFSET                                                            (0)
  #define APOLLO_CFG_PHY_POLL_INV_0_CMD1_INV_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_INV_0_CMD1_INV_OFFSET)

#define APOLLO_CFG_PHY_POLL_INV_1_ADDR                                                                         (0x58)
  #define APOLLO_CFG_PHY_POLL_INV_1_CMD2_INV_OFFSET                                                            (16)
  #define APOLLO_CFG_PHY_POLL_INV_1_CMD2_INV_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_INV_1_CMD2_INV_OFFSET)
  #define APOLLO_CFG_PHY_POLL_INV_1_CMD3_INV_OFFSET                                                            (0)
  #define APOLLO_CFG_PHY_POLL_INV_1_CMD3_INV_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_INV_1_CMD3_INV_OFFSET)

#define APOLLO_CFG_PHY_POLL_WD_0_ADDR                                                                          (0x5C)
  #define APOLLO_CFG_PHY_POLL_WD_0_CMD0_WDAT_OFFSET                                                            (16)
  #define APOLLO_CFG_PHY_POLL_WD_0_CMD0_WDAT_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_WD_0_CMD0_WDAT_OFFSET)
  #define APOLLO_CFG_PHY_POLL_WD_0_CMD1_WDAT_OFFSET                                                            (0)
  #define APOLLO_CFG_PHY_POLL_WD_0_CMD1_WDAT_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_WD_0_CMD1_WDAT_OFFSET)

#define APOLLO_CFG_PHY_POLL_WD_1_ADDR                                                                          (0x60)
  #define APOLLO_CFG_PHY_POLL_WD_1_CMD2_WDAT_OFFSET                                                            (16)
  #define APOLLO_CFG_PHY_POLL_WD_1_CMD2_WDAT_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_WD_1_CMD2_WDAT_OFFSET)
  #define APOLLO_CFG_PHY_POLL_WD_1_CMD3_WDAT_OFFSET                                                            (0)
  #define APOLLO_CFG_PHY_POLL_WD_1_CMD3_WDAT_MASK                                                              (0xFFFF << APOLLO_CFG_PHY_POLL_WD_1_CMD3_WDAT_OFFSET)

#define APOLLO_CHIP_DEBUG_OUT_ADDR                                                                             (0x64)
  #define APOLLO_CHIP_DEBUG_OUT_DBGO_OFFSET                                                                    (0)
  #define APOLLO_CHIP_DEBUG_OUT_DBGO_MASK                                                                      (0xFFFFFFFF << APOLLO_CHIP_DEBUG_OUT_DBGO_OFFSET)

/*
 * Feature: Reset 
 */
#define APOLLO_CHIP_RST_ADDR                                                                                   (0x68)
  #define APOLLO_CHIP_RST_PONMAC_RST_OFFSET                                                                    (11)
  #define APOLLO_CHIP_RST_PONMAC_RST_MASK                                                                      (0x1 << APOLLO_CHIP_RST_PONMAC_RST_OFFSET)
  #define APOLLO_CHIP_RST_SW_RST_OFFSET                                                                        (10)
  #define APOLLO_CHIP_RST_SW_RST_MASK                                                                          (0x1 << APOLLO_CHIP_RST_SW_RST_OFFSET)

/*
 * Feature: Interrupt 
 */
#define APOLLO_INTR_CTRL_ADDR                                                                                  (0x1D000)
  #define APOLLO_INTR_CTRL_INTR_POLARITY_OFFSET                                                                (0)
  #define APOLLO_INTR_CTRL_INTR_POLARITY_MASK                                                                  (0x1 << APOLLO_INTR_CTRL_INTR_POLARITY_OFFSET)

#define APOLLO_INTR_IMR_ADDR                                                                                   (0x1D004)
  #define APOLLO_INTR_IMR_IMR_ADC_ALARM_OFFSET                                                                 (15)
  #define APOLLO_INTR_IMR_IMR_ADC_ALARM_MASK                                                                   (0x1 << APOLLO_INTR_IMR_IMR_ADC_ALARM_OFFSET)
  #define APOLLO_INTR_IMR_IMR_THERMAL_ALARM_OFFSET                                                             (14)
  #define APOLLO_INTR_IMR_IMR_THERMAL_ALARM_MASK                                                               (0x1 << APOLLO_INTR_IMR_IMR_THERMAL_ALARM_OFFSET)
  #define APOLLO_INTR_IMR_IMR_DYING_GASP_OFFSET                                                                (13)
  #define APOLLO_INTR_IMR_IMR_DYING_GASP_MASK                                                                  (0x1 << APOLLO_INTR_IMR_IMR_DYING_GASP_OFFSET)
  #define APOLLO_INTR_IMR_IMR_PTP_OFFSET                                                                       (12)
  #define APOLLO_INTR_IMR_IMR_PTP_MASK                                                                         (0x1 << APOLLO_INTR_IMR_IMR_PTP_OFFSET)
  #define APOLLO_INTR_IMR_IMR_EPON_OFFSET                                                                      (11)
  #define APOLLO_INTR_IMR_IMR_EPON_MASK                                                                        (0x1 << APOLLO_INTR_IMR_IMR_EPON_OFFSET)
  #define APOLLO_INTR_IMR_IMR_GPON_OFFSET                                                                      (10)
  #define APOLLO_INTR_IMR_IMR_GPON_MASK                                                                        (0x1 << APOLLO_INTR_IMR_IMR_GPON_OFFSET)
  #define APOLLO_INTR_IMR_IMR_SERDES_OFFSET                                                                    (9)
  #define APOLLO_INTR_IMR_IMR_SERDES_MASK                                                                      (0x1 << APOLLO_INTR_IMR_IMR_SERDES_OFFSET)
  #define APOLLO_INTR_IMR_IMR_GPHY_OFFSET                                                                      (8)
  #define APOLLO_INTR_IMR_IMR_GPHY_MASK                                                                        (0x1 << APOLLO_INTR_IMR_IMR_GPHY_OFFSET)
  #define APOLLO_INTR_IMR_IMR_ACL_OFFSET                                                                       (7)
  #define APOLLO_INTR_IMR_IMR_ACL_MASK                                                                         (0x1 << APOLLO_INTR_IMR_IMR_ACL_OFFSET)
  #define APOLLO_INTR_IMR_IMR_RTCT_OFFSET                                                                      (6)
  #define APOLLO_INTR_IMR_IMR_RTCT_MASK                                                                        (0x1 << APOLLO_INTR_IMR_IMR_RTCT_OFFSET)
  #define APOLLO_INTR_IMR_IMR_LOOP_OFFSET                                                                      (5)
  #define APOLLO_INTR_IMR_IMR_LOOP_MASK                                                                        (0x1 << APOLLO_INTR_IMR_IMR_LOOP_OFFSET)
  #define APOLLO_INTR_IMR_IMR_SPE_CONGEST_OFFSET                                                               (4)
  #define APOLLO_INTR_IMR_IMR_SPE_CONGEST_MASK                                                                 (0x1 << APOLLO_INTR_IMR_IMR_SPE_CONGEST_OFFSET)
  #define APOLLO_INTR_IMR_IMR_SPE_CHG_OFFSET                                                                   (3)
  #define APOLLO_INTR_IMR_IMR_SPE_CHG_MASK                                                                     (0x1 << APOLLO_INTR_IMR_IMR_SPE_CHG_OFFSET)
  #define APOLLO_INTR_IMR_IMR_L2_LRN_OVER_OFFSET                                                               (2)
  #define APOLLO_INTR_IMR_IMR_L2_LRN_OVER_MASK                                                                 (0x1 << APOLLO_INTR_IMR_IMR_L2_LRN_OVER_OFFSET)
  #define APOLLO_INTR_IMR_IMR_METER_EXCEED_OFFSET                                                              (1)
  #define APOLLO_INTR_IMR_IMR_METER_EXCEED_MASK                                                                (0x1 << APOLLO_INTR_IMR_IMR_METER_EXCEED_OFFSET)
  #define APOLLO_INTR_IMR_IMR_LINK_CHG_OFFSET                                                                  (0)
  #define APOLLO_INTR_IMR_IMR_LINK_CHG_MASK                                                                    (0x1 << APOLLO_INTR_IMR_IMR_LINK_CHG_OFFSET)

#define APOLLO_INTR_IMS_ADDR                                                                                   (0x1D008)
  #define APOLLO_INTR_IMS_IMS_ADC_ALARM_OFFSET                                                                 (15)
  #define APOLLO_INTR_IMS_IMS_ADC_ALARM_MASK                                                                   (0x1 << APOLLO_INTR_IMS_IMS_ADC_ALARM_OFFSET)
  #define APOLLO_INTR_IMS_IMS_THERMAL_ALARM_OFFSET                                                             (14)
  #define APOLLO_INTR_IMS_IMS_THERMAL_ALARM_MASK                                                               (0x1 << APOLLO_INTR_IMS_IMS_THERMAL_ALARM_OFFSET)
  #define APOLLO_INTR_IMS_IMS_DYING_GASP_OFFSET                                                                (13)
  #define APOLLO_INTR_IMS_IMS_DYING_GASP_MASK                                                                  (0x1 << APOLLO_INTR_IMS_IMS_DYING_GASP_OFFSET)
  #define APOLLO_INTR_IMS_IMS_PTP_OFFSET                                                                       (12)
  #define APOLLO_INTR_IMS_IMS_PTP_MASK                                                                         (0x1 << APOLLO_INTR_IMS_IMS_PTP_OFFSET)
  #define APOLLO_INTR_IMS_IMS_EPON_OFFSET                                                                      (11)
  #define APOLLO_INTR_IMS_IMS_EPON_MASK                                                                        (0x1 << APOLLO_INTR_IMS_IMS_EPON_OFFSET)
  #define APOLLO_INTR_IMS_IMS_GPON_OFFSET                                                                      (10)
  #define APOLLO_INTR_IMS_IMS_GPON_MASK                                                                        (0x1 << APOLLO_INTR_IMS_IMS_GPON_OFFSET)
  #define APOLLO_INTR_IMS_IMS_SERDES_OFFSET                                                                    (9)
  #define APOLLO_INTR_IMS_IMS_SERDES_MASK                                                                      (0x1 << APOLLO_INTR_IMS_IMS_SERDES_OFFSET)
  #define APOLLO_INTR_IMS_IMS_GPHY_OFFSET                                                                      (8)
  #define APOLLO_INTR_IMS_IMS_GPHY_MASK                                                                        (0x1 << APOLLO_INTR_IMS_IMS_GPHY_OFFSET)
  #define APOLLO_INTR_IMS_IMS_ACL_OFFSET                                                                       (7)
  #define APOLLO_INTR_IMS_IMS_ACL_MASK                                                                         (0x1 << APOLLO_INTR_IMS_IMS_ACL_OFFSET)
  #define APOLLO_INTR_IMS_IMS_RTCT_OFFSET                                                                      (6)
  #define APOLLO_INTR_IMS_IMS_RTCT_MASK                                                                        (0x1 << APOLLO_INTR_IMS_IMS_RTCT_OFFSET)
  #define APOLLO_INTR_IMS_IMS_LOOP_OFFSET                                                                      (5)
  #define APOLLO_INTR_IMS_IMS_LOOP_MASK                                                                        (0x1 << APOLLO_INTR_IMS_IMS_LOOP_OFFSET)
  #define APOLLO_INTR_IMS_IMS_SPE_CONGEST_OFFSET                                                               (4)
  #define APOLLO_INTR_IMS_IMS_SPE_CONGEST_MASK                                                                 (0x1 << APOLLO_INTR_IMS_IMS_SPE_CONGEST_OFFSET)
  #define APOLLO_INTR_IMS_IMS_SPE_CHG_OFFSET                                                                   (3)
  #define APOLLO_INTR_IMS_IMS_SPE_CHG_MASK                                                                     (0x1 << APOLLO_INTR_IMS_IMS_SPE_CHG_OFFSET)
  #define APOLLO_INTR_IMS_IMS_L2_LRN_OVER_OFFSET                                                               (2)
  #define APOLLO_INTR_IMS_IMS_L2_LRN_OVER_MASK                                                                 (0x1 << APOLLO_INTR_IMS_IMS_L2_LRN_OVER_OFFSET)
  #define APOLLO_INTR_IMS_IMS_METER_EXCEED_OFFSET                                                              (1)
  #define APOLLO_INTR_IMS_IMS_METER_EXCEED_MASK                                                                (0x1 << APOLLO_INTR_IMS_IMS_METER_EXCEED_OFFSET)
  #define APOLLO_INTR_IMS_IMS_LINK_CHG_OFFSET                                                                  (0)
  #define APOLLO_INTR_IMS_IMS_LINK_CHG_MASK                                                                    (0x1 << APOLLO_INTR_IMS_IMS_LINK_CHG_OFFSET)

#define APOLLO_INTR_STAT_ADDR                                                                                  (0x1D00C)
  #define APOLLO_INTR_STAT_INTR_STAT_GPHY_OFFSET                                                               (23)
  #define APOLLO_INTR_STAT_INTR_STAT_GPHY_MASK                                                                 (0x1F << APOLLO_INTR_STAT_INTR_STAT_GPHY_OFFSET)
  #define APOLLO_INTR_STAT_INTR_STAT_PORT_LINKDOWN_OFFSET                                                      (16)
  #define APOLLO_INTR_STAT_INTR_STAT_PORT_LINKDOWN_MASK                                                        (0x7F << APOLLO_INTR_STAT_INTR_STAT_PORT_LINKDOWN_OFFSET)
  #define APOLLO_INTR_STAT_INTR_STAT_PORT_LINKUP_OFFSET                                                        (8)
  #define APOLLO_INTR_STAT_INTR_STAT_PORT_LINKUP_MASK                                                          (0x7F << APOLLO_INTR_STAT_INTR_STAT_PORT_LINKUP_OFFSET)
  #define APOLLO_INTR_STAT_INTR_STAT_PORT_CHANGE_OFFSET                                                        (0)
  #define APOLLO_INTR_STAT_INTR_STAT_PORT_CHANGE_MASK                                                          (0x7F << APOLLO_INTR_STAT_INTR_STAT_PORT_CHANGE_OFFSET)

/*
 * Feature: BIST & BISR 
 */
#define APOLLO_BIST_CFG19_ADDR                                                                                 (0x31000)
  #define APOLLO_BIST_CFG19_STS_BIST_DONE_OFFSET                                                               (0)
  #define APOLLO_BIST_CFG19_STS_BIST_DONE_MASK                                                                 (0xFFFFFFFF << APOLLO_BIST_CFG19_STS_BIST_DONE_OFFSET)

#define APOLLO_BIST_CFG18_ADDR                                                                                 (0x31004)
  #define APOLLO_BIST_CFG18_COND0_BISR_OUT_0_OFFSET                                                            (0)
  #define APOLLO_BIST_CFG18_COND0_BISR_OUT_0_MASK                                                              (0xFFFFFFFF << APOLLO_BIST_CFG18_COND0_BISR_OUT_0_OFFSET)

#define APOLLO_BIST_CFG17_ADDR                                                                                 (0x31008)
  #define APOLLO_BIST_CFG17_COND0_BISR_OUT_1_OFFSET                                                            (0)
  #define APOLLO_BIST_CFG17_COND0_BISR_OUT_1_MASK                                                              (0xFFFFFFFF << APOLLO_BIST_CFG17_COND0_BISR_OUT_1_OFFSET)

#define APOLLO_BIST_CFG16_ADDR                                                                                 (0x3100C)
  #define APOLLO_BIST_CFG16_COND0_BISR_OUT_2_OFFSET                                                            (0)
  #define APOLLO_BIST_CFG16_COND0_BISR_OUT_2_MASK                                                              (0x3F << APOLLO_BIST_CFG16_COND0_BISR_OUT_2_OFFSET)

#define APOLLO_BIST_CFG15_ADDR                                                                                 (0x31010)
  #define APOLLO_BIST_CFG15_COND1_BISR_OUT_0_OFFSET                                                            (0)
  #define APOLLO_BIST_CFG15_COND1_BISR_OUT_0_MASK                                                              (0xFFFFFFFF << APOLLO_BIST_CFG15_COND1_BISR_OUT_0_OFFSET)

#define APOLLO_BIST_CFG14_ADDR                                                                                 (0x31014)
  #define APOLLO_BIST_CFG14_COND1_BISR_OUT_1_OFFSET                                                            (0)
  #define APOLLO_BIST_CFG14_COND1_BISR_OUT_1_MASK                                                              (0xFFFFFFFF << APOLLO_BIST_CFG14_COND1_BISR_OUT_1_OFFSET)

#define APOLLO_BIST_CFG13_ADDR                                                                                 (0x31018)
  #define APOLLO_BIST_CFG13_STS_DRF_START_PAUSE_OFFSET                                                         (0)
  #define APOLLO_BIST_CFG13_STS_DRF_START_PAUSE_MASK                                                           (0xFFFFFFFF << APOLLO_BIST_CFG13_STS_DRF_START_PAUSE_OFFSET)

#define APOLLO_BIST_CFG12_ADDR                                                                                 (0x3101C)
  #define APOLLO_BIST_CFG12_STS_BIST_NOFAIL_OFFSET                                                             (7)
  #define APOLLO_BIST_CFG12_STS_BIST_NOFAIL_MASK                                                               (0x1 << APOLLO_BIST_CFG12_STS_BIST_NOFAIL_OFFSET)
  #define APOLLO_BIST_CFG12_COND1_BISR_OUT_2_OFFSET                                                            (1)
  #define APOLLO_BIST_CFG12_COND1_BISR_OUT_2_MASK                                                              (0x3F << APOLLO_BIST_CFG12_COND1_BISR_OUT_2_OFFSET)
  #define APOLLO_BIST_CFG12_STS_DRF_BIST_NOFAIL_OFFSET                                                         (0)
  #define APOLLO_BIST_CFG12_STS_DRF_BIST_NOFAIL_MASK                                                           (0x1 << APOLLO_BIST_CFG12_STS_DRF_BIST_NOFAIL_OFFSET)

#define APOLLO_BIST_CFG9_ADDR                                                                                  (0x31020)
  #define APOLLO_BIST_CFG9_STS_DRF_BIST_FAIL_1_OFFSET                                                          (0)
  #define APOLLO_BIST_CFG9_STS_DRF_BIST_FAIL_1_MASK                                                            (0xFFFFFFFF << APOLLO_BIST_CFG9_STS_DRF_BIST_FAIL_1_OFFSET)

#define APOLLO_BIST_CFG8_ADDR                                                                                  (0x31024)
  #define APOLLO_BIST_CFG8_STS_DRF_BIST_FAIL_0_OFFSET                                                          (0)
  #define APOLLO_BIST_CFG8_STS_DRF_BIST_FAIL_0_MASK                                                            (0xFFFFFFFF << APOLLO_BIST_CFG8_STS_DRF_BIST_FAIL_0_OFFSET)

#define APOLLO_BIST_CFG7_ADDR                                                                                  (0x31028)
  #define APOLLO_BIST_CFG7_STS_DRF_BIST_DONE_OFFSET                                                            (0)
  #define APOLLO_BIST_CFG7_STS_DRF_BIST_DONE_MASK                                                              (0xFFFFFFFF << APOLLO_BIST_CFG7_STS_DRF_BIST_DONE_OFFSET)

#define APOLLO_BIST_CFG4_ADDR                                                                                  (0x3102C)
  #define APOLLO_BIST_CFG4_STS_BIST_FAIL_1_OFFSET                                                              (0)
  #define APOLLO_BIST_CFG4_STS_BIST_FAIL_1_MASK                                                                (0xFFFFFFFF << APOLLO_BIST_CFG4_STS_BIST_FAIL_1_OFFSET)

#define APOLLO_BIST_CFG3_ADDR                                                                                  (0x31030)
  #define APOLLO_BIST_CFG3_STS_BIST_FAIL_0_OFFSET                                                              (0)
  #define APOLLO_BIST_CFG3_STS_BIST_FAIL_0_MASK                                                                (0xFFFFFFFF << APOLLO_BIST_CFG3_STS_BIST_FAIL_0_OFFSET)

#define APOLLO_BIST_CFG2_ADDR                                                                                  (0x31034)
  #define APOLLO_BIST_CFG2_DRF_TCAMSEL_OFFSET                                                                  (13)
  #define APOLLO_BIST_CFG2_DRF_TCAMSEL_MASK                                                                    (0x1 << APOLLO_BIST_CFG2_DRF_TCAMSEL_OFFSET)
  #define APOLLO_BIST_CFG2_STS_BISR_REPAIRED_OFFSET                                                            (10)
  #define APOLLO_BIST_CFG2_STS_BISR_REPAIRED_MASK                                                              (0x7 << APOLLO_BIST_CFG2_STS_BISR_REPAIRED_OFFSET)
  #define APOLLO_BIST_CFG2_COND1_DRF_BIST_NOFAIL_OFFSET                                                        (9)
  #define APOLLO_BIST_CFG2_COND1_DRF_BIST_NOFAIL_MASK                                                          (0x1 << APOLLO_BIST_CFG2_COND1_DRF_BIST_NOFAIL_OFFSET)
  #define APOLLO_BIST_CFG2_COND0_DRF_BIST_NOFAIL_OFFSET                                                        (8)
  #define APOLLO_BIST_CFG2_COND0_DRF_BIST_NOFAIL_MASK                                                          (0x1 << APOLLO_BIST_CFG2_COND0_DRF_BIST_NOFAIL_OFFSET)
  #define APOLLO_BIST_CFG2_COND1_BIST_NOFAIL_OFFSET                                                            (7)
  #define APOLLO_BIST_CFG2_COND1_BIST_NOFAIL_MASK                                                              (0x1 << APOLLO_BIST_CFG2_COND1_BIST_NOFAIL_OFFSET)
  #define APOLLO_BIST_CFG2_COND0_BIST_NOFAIL_OFFSET                                                            (6)
  #define APOLLO_BIST_CFG2_COND0_BIST_NOFAIL_MASK                                                              (0x1 << APOLLO_BIST_CFG2_COND0_BIST_NOFAIL_OFFSET)
  #define APOLLO_BIST_CFG2_COND1_BISR_REPAIRED_OFFSET                                                          (3)
  #define APOLLO_BIST_CFG2_COND1_BISR_REPAIRED_MASK                                                            (0x7 << APOLLO_BIST_CFG2_COND1_BISR_REPAIRED_OFFSET)
  #define APOLLO_BIST_CFG2_COND0_BISR_REPAIRED_OFFSET                                                          (0)
  #define APOLLO_BIST_CFG2_COND0_BISR_REPAIRED_MASK                                                            (0x7 << APOLLO_BIST_CFG2_COND0_BISR_REPAIRED_OFFSET)

#define APOLLO_BIST_CFG1_ADDR                                                                                  (0x31038)
  #define APOLLO_BIST_CFG1_CFG_DRF_BIST_MODE_OFFSET                                                            (0)
  #define APOLLO_BIST_CFG1_CFG_DRF_BIST_MODE_MASK                                                              (0xFFFFFFFF << APOLLO_BIST_CFG1_CFG_DRF_BIST_MODE_OFFSET)

#define APOLLO_BIST_CFG0_ADDR                                                                                  (0x3103C)
  #define APOLLO_BIST_CFG0_CFG_BIST_MODE_OFFSET                                                                (0)
  #define APOLLO_BIST_CFG0_CFG_BIST_MODE_MASK                                                                  (0xFFFFFFFF << APOLLO_BIST_CFG0_CFG_BIST_MODE_OFFSET)

#define APOLLO_DIAG_MODE_ADDR                                                                                  (0x31040)
  #define APOLLO_DIAG_MODE_DIAGNOSIS_MODE_OFFSET                                                               (0)
  #define APOLLO_DIAG_MODE_DIAGNOSIS_MODE_MASK                                                                 (0x3F << APOLLO_DIAG_MODE_DIAGNOSIS_MODE_OFFSET)

#define APOLLO_DFR_TEST_RESUME_ADDR                                                                            (0x31044)
  #define APOLLO_DFR_TEST_RESUME_DRF_TEST_RESUME_OFFSET                                                        (0)
  #define APOLLO_DFR_TEST_RESUME_DRF_TEST_RESUME_MASK                                                          (0x1 << APOLLO_DFR_TEST_RESUME_DRF_TEST_RESUME_OFFSET)

#define APOLLO_BIST_CFG_ADDR                                                                                   (0x6C)
  #define APOLLO_BIST_CFG_BIST_DONE_ALL_OFFSET                                                                 (8)
  #define APOLLO_BIST_CFG_BIST_DONE_ALL_MASK                                                                   (0x1 << APOLLO_BIST_CFG_BIST_DONE_ALL_OFFSET)
  #define APOLLO_BIST_CFG_BIST_PASS_OFFSET                                                                     (5)
  #define APOLLO_BIST_CFG_BIST_PASS_MASK                                                                       (0x7 << APOLLO_BIST_CFG_BIST_PASS_OFFSET)
  #define APOLLO_BIST_CFG_DRF_BIST_DONE_ALL_OFFSET                                                             (4)
  #define APOLLO_BIST_CFG_DRF_BIST_DONE_ALL_MASK                                                               (0x1 << APOLLO_BIST_CFG_DRF_BIST_DONE_ALL_OFFSET)
  #define APOLLO_BIST_CFG_DRF_START_PAUSE_ALL_OFFSET                                                           (3)
  #define APOLLO_BIST_CFG_DRF_START_PAUSE_ALL_MASK                                                             (0x1 << APOLLO_BIST_CFG_DRF_START_PAUSE_ALL_OFFSET)
  #define APOLLO_BIST_CFG_BISR_COND_EN_OFFSET                                                                  (0)
  #define APOLLO_BIST_CFG_BISR_COND_EN_MASK                                                                    (0x7 << APOLLO_BIST_CFG_BISR_COND_EN_OFFSET)

#define APOLLO_RAM_DVS_CFG2_ADDR                                                                               (0x23024)
  #define APOLLO_RAM_DVS_CFG2_PIRRAM_DVSE_OFFSET                                                               (19)
  #define APOLLO_RAM_DVS_CFG2_PIRRAM_DVSE_MASK                                                                 (0x1 << APOLLO_RAM_DVS_CFG2_PIRRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG2_PIRRAM_DVS_OFFSET                                                                (15)
  #define APOLLO_RAM_DVS_CFG2_PIRRAM_DVS_MASK                                                                  (0xF << APOLLO_RAM_DVS_CFG2_PIRRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG2_DBARAM_DVSE_OFFSET                                                               (14)
  #define APOLLO_RAM_DVS_CFG2_DBARAM_DVSE_MASK                                                                 (0x1 << APOLLO_RAM_DVS_CFG2_DBARAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG2_DBARAM_DVS_OFFSET                                                                (10)
  #define APOLLO_RAM_DVS_CFG2_DBARAM_DVS_MASK                                                                  (0xF << APOLLO_RAM_DVS_CFG2_DBARAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG2_QCNTRAM_DVSE_OFFSET                                                              (9)
  #define APOLLO_RAM_DVS_CFG2_QCNTRAM_DVSE_MASK                                                                (0x1 << APOLLO_RAM_DVS_CFG2_QCNTRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG2_QCNTRAM_DVS_OFFSET                                                               (5)
  #define APOLLO_RAM_DVS_CFG2_QCNTRAM_DVS_MASK                                                                 (0xF << APOLLO_RAM_DVS_CFG2_QCNTRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG2_PTRRAM_DVSE_OFFSET                                                               (4)
  #define APOLLO_RAM_DVS_CFG2_PTRRAM_DVSE_MASK                                                                 (0x1 << APOLLO_RAM_DVS_CFG2_PTRRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG2_PTRRAM_DVS_OFFSET                                                                (0)
  #define APOLLO_RAM_DVS_CFG2_PTRRAM_DVS_MASK                                                                  (0xF << APOLLO_RAM_DVS_CFG2_PTRRAM_DVS_OFFSET)

#define APOLLO_RAM_DVS_CFG3_ADDR                                                                               (0x23028)
  #define APOLLO_RAM_DVS_CFG3_US_FRAGRAM_DVSE_OFFSET                                                           (19)
  #define APOLLO_RAM_DVS_CFG3_US_FRAGRAM_DVSE_MASK                                                             (0x1 << APOLLO_RAM_DVS_CFG3_US_FRAGRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG3_US_FRAGRAM_DVS_OFFSET                                                            (15)
  #define APOLLO_RAM_DVS_CFG3_US_FRAGRAM_DVS_MASK                                                              (0xF << APOLLO_RAM_DVS_CFG3_US_FRAGRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG3_US_DATARAM_DVSE_OFFSET                                                           (14)
  #define APOLLO_RAM_DVS_CFG3_US_DATARAM_DVSE_MASK                                                             (0x1 << APOLLO_RAM_DVS_CFG3_US_DATARAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG3_US_DATARAM_DVS_OFFSET                                                            (10)
  #define APOLLO_RAM_DVS_CFG3_US_DATARAM_DVS_MASK                                                              (0xF << APOLLO_RAM_DVS_CFG3_US_DATARAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG3_LBRAM_DVSE_OFFSET                                                                (9)
  #define APOLLO_RAM_DVS_CFG3_LBRAM_DVSE_MASK                                                                  (0x1 << APOLLO_RAM_DVS_CFG3_LBRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG3_LBRAM_DVS_OFFSET                                                                 (5)
  #define APOLLO_RAM_DVS_CFG3_LBRAM_DVS_MASK                                                                   (0xF << APOLLO_RAM_DVS_CFG3_LBRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG3_CIRRAM_DVSE_OFFSET                                                               (4)
  #define APOLLO_RAM_DVS_CFG3_CIRRAM_DVSE_MASK                                                                 (0x1 << APOLLO_RAM_DVS_CFG3_CIRRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG3_CIRRAM_DVS_OFFSET                                                                (0)
  #define APOLLO_RAM_DVS_CFG3_CIRRAM_DVS_MASK                                                                  (0xF << APOLLO_RAM_DVS_CFG3_CIRRAM_DVS_OFFSET)

#define APOLLO_PON_INTEGRATION_ADDR                                                                            (0x70)
  #define APOLLO_PON_INTEGRATION_DIS_EPON_BIST_OFFSET                                                          (1)
  #define APOLLO_PON_INTEGRATION_DIS_EPON_BIST_MASK                                                            (0x1 << APOLLO_PON_INTEGRATION_DIS_EPON_BIST_OFFSET)
  #define APOLLO_PON_INTEGRATION_DIS_GPON_BIST_OFFSET                                                          (0)
  #define APOLLO_PON_INTEGRATION_DIS_GPON_BIST_MASK                                                            (0x1 << APOLLO_PON_INTEGRATION_DIS_GPON_BIST_OFFSET)

/*
 * Feature: CPU relative 
 */
/*
 * Feature: LED 
 */
#define APOLLO_LED_LED_ADDR                                                                                    (0x1E000)
  #define APOLLO_LED_LED_LED_SEL_OFFSET                                                                        (0)
  #define APOLLO_LED_LED_LED_SEL_MASK                                                                          (0x1 << APOLLO_LED_LED_LED_SEL_OFFSET)

#define APOLLO_DATA_LED_CFG_ADDR(index)                                                                        (0x1E004 + (((index) << 2))) /* index: 0-31 */
  #define APOLLO_DATA_LED_CFG_LED_CFG_OFFSET                                                                   (16)
  #define APOLLO_DATA_LED_CFG_LED_CFG_MASK                                                                     (0x1F << APOLLO_DATA_LED_CFG_LED_CFG_OFFSET)
  #define APOLLO_DATA_LED_CFG_CPU_FORCE_MOD_OFFSET                                                             (12)
  #define APOLLO_DATA_LED_CFG_CPU_FORCE_MOD_MASK                                                               (0x1 << APOLLO_DATA_LED_CFG_CPU_FORCE_MOD_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_SPD1000_OFFSET                                                               (11)
  #define APOLLO_DATA_LED_CFG_UTP_SPD1000_MASK                                                                 (0x1 << APOLLO_DATA_LED_CFG_UTP_SPD1000_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_SPD100_OFFSET                                                                (9)
  #define APOLLO_DATA_LED_CFG_UTP_SPD100_MASK                                                                  (0x1 << APOLLO_DATA_LED_CFG_UTP_SPD100_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_SPD10_OFFSET                                                                 (8)
  #define APOLLO_DATA_LED_CFG_UTP_SPD10_MASK                                                                   (0x1 << APOLLO_DATA_LED_CFG_UTP_SPD10_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_DUP_OFFSET                                                                   (7)
  #define APOLLO_DATA_LED_CFG_UTP_DUP_MASK                                                                     (0x1 << APOLLO_DATA_LED_CFG_UTP_DUP_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_SPD1000_ACT_OFFSET                                                           (6)
  #define APOLLO_DATA_LED_CFG_UTP_SPD1000_ACT_MASK                                                             (0x1 << APOLLO_DATA_LED_CFG_UTP_SPD1000_ACT_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_SPD100_ACT_OFFSET                                                            (4)
  #define APOLLO_DATA_LED_CFG_UTP_SPD100_ACT_MASK                                                              (0x1 << APOLLO_DATA_LED_CFG_UTP_SPD100_ACT_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_SPD10_ACT_OFFSET                                                             (3)
  #define APOLLO_DATA_LED_CFG_UTP_SPD10_ACT_MASK                                                               (0x1 << APOLLO_DATA_LED_CFG_UTP_SPD10_ACT_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_RX_ACT_OFFSET                                                                (2)
  #define APOLLO_DATA_LED_CFG_UTP_RX_ACT_MASK                                                                  (0x1 << APOLLO_DATA_LED_CFG_UTP_RX_ACT_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_TX_ACT_OFFSET                                                                (1)
  #define APOLLO_DATA_LED_CFG_UTP_TX_ACT_MASK                                                                  (0x1 << APOLLO_DATA_LED_CFG_UTP_TX_ACT_OFFSET)
  #define APOLLO_DATA_LED_CFG_UTP_COL_OFFSET                                                                   (0)
  #define APOLLO_DATA_LED_CFG_UTP_COL_MASK                                                                     (0x1 << APOLLO_DATA_LED_CFG_UTP_COL_OFFSET)

#define APOLLO_LED_ACTIVE_LOW_CFG_ADDR(index)                                                                  (0x1E084 + (((index / 17) << 2))) /* index: 0-16 */
  #define APOLLO_LED_ACTIVE_LOW_CFG_LED_ACTIVE_LOW_OFFSET(index)                                               (index % 0x11)
  #define APOLLO_LED_ACTIVE_LOW_CFG_LED_ACTIVE_LOW_MASK(index)                                                 (0x1 << APOLLO_LED_ACTIVE_LOW_CFG_LED_ACTIVE_LOW_OFFSET(index))

#define APOLLO_SERI_LED_ACTIVE_LOW_CFG_ADDR                                                                    (0x1E088)
  #define APOLLO_SERI_LED_ACTIVE_LOW_CFG_SERI_LED_ACTIVE_LOW_OFFSET                                            (0)
  #define APOLLO_SERI_LED_ACTIVE_LOW_CFG_SERI_LED_ACTIVE_LOW_MASK                                              (0x1 << APOLLO_SERI_LED_ACTIVE_LOW_CFG_SERI_LED_ACTIVE_LOW_OFFSET)

#define APOLLO_PWR_ON_LIGHT_EN_ADDR                                                                            (0x1E08C)
  #define APOLLO_PWR_ON_LIGHT_EN_EN_PWR_ON_LIGHT_OFFSET                                                        (0)
  #define APOLLO_PWR_ON_LIGHT_EN_EN_PWR_ON_LIGHT_MASK                                                          (0x1 << APOLLO_PWR_ON_LIGHT_EN_EN_PWR_ON_LIGHT_OFFSET)

#define APOLLO_LED_FORCE_VALUE_CFG_ADDR(index)                                                                 (0x1E0A0 + (((index >> 4) << 2))) /* index: 0-31 */
  #define APOLLO_LED_FORCE_VALUE_CFG_SEL_LED_FORCE_VALUE_OFFSET(index)                                         ((index & 0xF) << 1)
  #define APOLLO_LED_FORCE_VALUE_CFG_SEL_LED_FORCE_VALUE_MASK(index)                                           (0x3 << APOLLO_LED_FORCE_VALUE_CFG_SEL_LED_FORCE_VALUE_OFFSET(index))

#define APOLLO_LED_BLINK_RATE_CFG_ADDR                                                                         (0x1E0B0)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_LED_FORCE_RATE_OFFSET                                                  (12)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_LED_FORCE_RATE_MASK                                                    (0x7 << APOLLO_LED_BLINK_RATE_CFG_SEL_LED_FORCE_RATE_OFFSET)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_MAC_LED_RATE_OFFSET                                                    (9)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_MAC_LED_RATE_MASK                                                      (0x7 << APOLLO_LED_BLINK_RATE_CFG_SEL_MAC_LED_RATE_OFFSET)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_USB_LED_RATE_OFFSET                                                    (6)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_USB_LED_RATE_MASK                                                      (0x7 << APOLLO_LED_BLINK_RATE_CFG_SEL_USB_LED_RATE_OFFSET)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_SATA_LED_RATE_OFFSET                                                   (3)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_SATA_LED_RATE_MASK                                                     (0x7 << APOLLO_LED_BLINK_RATE_CFG_SEL_SATA_LED_RATE_OFFSET)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_PCIE_LED_RATE_OFFSET                                                   (0)
  #define APOLLO_LED_BLINK_RATE_CFG_SEL_PCIE_LED_RATE_MASK                                                     (0x7 << APOLLO_LED_BLINK_RATE_CFG_SEL_PCIE_LED_RATE_OFFSET)

#define APOLLO_LOW_RATE_BLINK_CFG_ADDR                                                                         (0x1E0B4)
  #define APOLLO_LOW_RATE_BLINK_CFG_SEL_LOW_RATE_BLINK_OFFSET                                                  (0)
  #define APOLLO_LOW_RATE_BLINK_CFG_SEL_LOW_RATE_BLINK_MASK                                                    (0x1 << APOLLO_LOW_RATE_BLINK_CFG_SEL_LOW_RATE_BLINK_OFFSET)

#define APOLLO_LED_EN_ADDR                                                                                     (0x1E0BC)
  #define APOLLO_LED_EN_CFG_LPI_TAG3_OFFSET                                                                    (28)
  #define APOLLO_LED_EN_CFG_LPI_TAG3_MASK                                                                      (0xF << APOLLO_LED_EN_CFG_LPI_TAG3_OFFSET)
  #define APOLLO_LED_EN_CFG_LPI_TAG2_OFFSET                                                                    (24)
  #define APOLLO_LED_EN_CFG_LPI_TAG2_MASK                                                                      (0xF << APOLLO_LED_EN_CFG_LPI_TAG2_OFFSET)
  #define APOLLO_LED_EN_CFG_LPI_TAG1_OFFSET                                                                    (20)
  #define APOLLO_LED_EN_CFG_LPI_TAG1_MASK                                                                      (0xF << APOLLO_LED_EN_CFG_LPI_TAG1_OFFSET)
  #define APOLLO_LED_EN_LED_SERI_DATA_EN_OFFSET                                                                (19)
  #define APOLLO_LED_EN_LED_SERI_DATA_EN_MASK                                                                  (0x1 << APOLLO_LED_EN_LED_SERI_DATA_EN_OFFSET)
  #define APOLLO_LED_EN_LED_SERI_CLK_EN_OFFSET                                                                 (18)
  #define APOLLO_LED_EN_LED_SERI_CLK_EN_MASK                                                                   (0x1 << APOLLO_LED_EN_LED_SERI_CLK_EN_OFFSET)
  #define APOLLO_LED_EN_LED_PARA_P04_EN_OFFSET                                                                 (1)
  #define APOLLO_LED_EN_LED_PARA_P04_EN_MASK                                                                   (0x1FFFF << APOLLO_LED_EN_LED_PARA_P04_EN_OFFSET)
  #define APOLLO_LED_EN_LED_LOOP_DET_BUZZER_EN_OFFSET                                                          (0)
  #define APOLLO_LED_EN_LED_LOOP_DET_BUZZER_EN_MASK                                                            (0x1 << APOLLO_LED_EN_LED_LOOP_DET_BUZZER_EN_OFFSET)

/*
 * Feature: HW Misc. 
 */
#define APOLLO_FORCE_P_DMP_ADDR(index)                                                                         (0x11000 + (((index >> 2) << 2))) /* index: 0-6 */
  #define APOLLO_FORCE_P_DMP_FORCE_PROT_MASK_OFFSET(index)                                                     ((index & 0x3) * 7)
  #define APOLLO_FORCE_P_DMP_FORCE_PROT_MASK_MASK(index)                                                       (0x7F << APOLLO_FORCE_P_DMP_FORCE_PROT_MASK_OFFSET(index))

#define APOLLO_EN_FORCE_P_DMP_ADDR                                                                             (0x11008)
  #define APOLLO_EN_FORCE_P_DMP_FORCE_MODE_OFFSET                                                              (0)
  #define APOLLO_EN_FORCE_P_DMP_FORCE_MODE_MASK                                                                (0x1 << APOLLO_EN_FORCE_P_DMP_FORCE_MODE_OFFSET)

#define APOLLO_GLB_MAC_MISC_ADDR                                                                               (0x2302C)
  #define APOLLO_GLB_MAC_MISC_EEEP_DEFER_TXLPI_OFFSET                                                          (2)
  #define APOLLO_GLB_MAC_MISC_EEEP_DEFER_TXLPI_MASK                                                            (0x1 << APOLLO_GLB_MAC_MISC_EEEP_DEFER_TXLPI_OFFSET)
  #define APOLLO_GLB_MAC_MISC_RX_DMA_SRC_OFFSET                                                                (1)
  #define APOLLO_GLB_MAC_MISC_RX_DMA_SRC_MASK                                                                  (0x1 << APOLLO_GLB_MAC_MISC_RX_DMA_SRC_OFFSET)
  #define APOLLO_GLB_MAC_MISC_RX_NEW_DMA_OFFSET                                                                (0)
  #define APOLLO_GLB_MAC_MISC_RX_NEW_DMA_MASK                                                                  (0x1 << APOLLO_GLB_MAC_MISC_RX_NEW_DMA_OFFSET)

#define APOLLO_WRAP_GPHY_MISC_ADDR                                                                             (0x7C)
  #define APOLLO_WRAP_GPHY_MISC_PATCH_PHY_DONE_OFFSET                                                          (0)
  #define APOLLO_WRAP_GPHY_MISC_PATCH_PHY_DONE_MASK                                                            (0x1 << APOLLO_WRAP_GPHY_MISC_PATCH_PHY_DONE_OFFSET)

/*
 * Feature: Chp Information 
 */
#define APOLLO_MODEL_NAME_INFO_ADDR                                                                            (0x10000)
  #define APOLLO_MODEL_NAME_INFO_RTL_ID_OFFSET                                                                 (16)
  #define APOLLO_MODEL_NAME_INFO_RTL_ID_MASK                                                                   (0xFFFF << APOLLO_MODEL_NAME_INFO_RTL_ID_OFFSET)
  #define APOLLO_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET                                                         (11)
  #define APOLLO_MODEL_NAME_INFO_MODEL_CHAR_1ST_MASK                                                           (0x1F << APOLLO_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET)
  #define APOLLO_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET                                                         (6)
  #define APOLLO_MODEL_NAME_INFO_MODEL_CHAR_2ND_MASK                                                           (0x1F << APOLLO_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET)
  #define APOLLO_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET                                                         (1)
  #define APOLLO_MODEL_NAME_INFO_MODEL_CHAR_3RD_MASK                                                           (0x1F << APOLLO_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET)

#define APOLLO_CHIP_INFO_ADDR                                                                                  (0x10004)
  #define APOLLO_CHIP_INFO_CHIP_INFO_EN_OFFSET                                                                 (28)
  #define APOLLO_CHIP_INFO_CHIP_INFO_EN_MASK                                                                   (0xF << APOLLO_CHIP_INFO_CHIP_INFO_EN_OFFSET)
  #define APOLLO_CHIP_INFO_CHIP_VER_OFFSET                                                                     (16)
  #define APOLLO_CHIP_INFO_CHIP_VER_MASK                                                                       (0x1F << APOLLO_CHIP_INFO_CHIP_VER_OFFSET)
  #define APOLLO_CHIP_INFO_RL_ID_OFFSET                                                                        (0)
  #define APOLLO_CHIP_INFO_RL_ID_MASK                                                                          (0xFFFF << APOLLO_CHIP_INFO_RL_ID_OFFSET)

#define APOLLO_BOND_INFO_ADDR                                                                                  (0x10008)
  #define APOLLO_BOND_INFO_BOND_INFO_EN_OFFSET                                                                 (28)
  #define APOLLO_BOND_INFO_BOND_INFO_EN_MASK                                                                   (0xF << APOLLO_BOND_INFO_BOND_INFO_EN_OFFSET)
  #define APOLLO_BOND_INFO_BOND_CHIP_MODE_OFFSET                                                               (0)
  #define APOLLO_BOND_INFO_BOND_CHIP_MODE_MASK                                                                 (0x1F << APOLLO_BOND_INFO_BOND_CHIP_MODE_OFFSET)

#define APOLLO_EFUSE_CFG_ADDR                                                                                  (0x88)
  #define APOLLO_EFUSE_CFG_EFUSE_TMRF_OFFSET                                                                   (0)
  #define APOLLO_EFUSE_CFG_EFUSE_TMRF_MASK                                                                     (0x3 << APOLLO_EFUSE_CFG_EFUSE_TMRF_OFFSET)

#define APOLLO_MISCELLANEOUS_CONFIGURE0_ADDR                                                                   (0x8C)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_ADCCKI_FROM_PAD_OFFSET                                               (9)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_ADCCKI_FROM_PAD_MASK                                                 (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_ADCCKI_FROM_PAD_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_ADCCKI_EN_OFFSET                                                     (8)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_ADCCKI_EN_MASK                                                       (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_ADCCKI_EN_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_FLASH_ENABLE_OFFSET                                                  (7)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_FLASH_ENABLE_MASK                                                    (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_FLASH_ENABLE_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_EEE_ENABLE_OFFSET                                                    (6)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_EEE_ENABLE_MASK                                                      (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_EEE_ENABLE_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_NIC_ENABLE_OFFSET                                                    (5)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_NIC_ENABLE_MASK                                                      (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_NIC_ENABLE_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_FT_ENABLE_OFFSET                                                     (4)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_FT_ENABLE_MASK                                                       (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_FT_ENABLE_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_OLT_ENABLE_OFFSET                                                    (3)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_OLT_ENABLE_MASK                                                      (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_OLT_ENABLE_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_DIS_PWRON_TABLE_INIT_OFFSET                                          (2)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_DIS_PWRON_TABLE_INIT_MASK                                            (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_DIS_PWRON_TABLE_INIT_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_DIS_PWRON_BIST_OFFSET                                                (1)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_DIS_PWRON_BIST_MASK                                                  (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_DIS_PWRON_BIST_OFFSET)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_EFUSE_EN_OFFSET                                                      (0)
  #define APOLLO_MISCELLANEOUS_CONFIGURE0_EFUSE_EN_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_CONFIGURE0_EFUSE_EN_OFFSET)

#define APOLLO_PHY_AD_ADDR                                                                                     (0x90)
  #define APOLLO_PHY_AD_EN_PHY_MAX_POWER_OFFSET                                                                (14)
  #define APOLLO_PHY_AD_EN_PHY_MAX_POWER_MASK                                                                  (0x1 << APOLLO_PHY_AD_EN_PHY_MAX_POWER_OFFSET)
  #define APOLLO_PHY_AD_EN_PHY_SEL_DEG_OFFSET                                                                  (13)
  #define APOLLO_PHY_AD_EN_PHY_SEL_DEG_MASK                                                                    (0x1 << APOLLO_PHY_AD_EN_PHY_SEL_DEG_OFFSET)
  #define APOLLO_PHY_AD_EXTPHY_AD_OFFSET                                                                       (8)
  #define APOLLO_PHY_AD_EXTPHY_AD_MASK                                                                         (0x1F << APOLLO_PHY_AD_EXTPHY_AD_OFFSET)
  #define APOLLO_PHY_AD_EN_PHY_LOW_POWER_MODE_OFFSET                                                           (7)
  #define APOLLO_PHY_AD_EN_PHY_LOW_POWER_MODE_MASK                                                             (0x1 << APOLLO_PHY_AD_EN_PHY_LOW_POWER_MODE_OFFSET)
  #define APOLLO_PHY_AD_EN_PHY_GREEN_OFFSET                                                                    (6)
  #define APOLLO_PHY_AD_EN_PHY_GREEN_MASK                                                                      (0x1 << APOLLO_PHY_AD_EN_PHY_GREEN_OFFSET)
  #define APOLLO_PHY_AD_PDNPHY_OFFSET                                                                          (5)
  #define APOLLO_PHY_AD_PDNPHY_MASK                                                                            (0x1 << APOLLO_PHY_AD_PDNPHY_OFFSET)
  #define APOLLO_PHY_AD_INTPHY_AD_OFFSET                                                                       (0)
  #define APOLLO_PHY_AD_INTPHY_AD_MASK                                                                         (0x1F << APOLLO_PHY_AD_INTPHY_AD_OFFSET)

#define APOLLO_FORCE_P_ABLTY_ADDR(port)                                                                        (0x94 + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_FORCE_P_ABLTY_LPI_1000_ABLTY_OFFSET                                                           (11)
  #define APOLLO_FORCE_P_ABLTY_LPI_1000_ABLTY_MASK                                                             (0x1 << APOLLO_FORCE_P_ABLTY_LPI_1000_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_LPI_100_ABLTY_OFFSET                                                            (10)
  #define APOLLO_FORCE_P_ABLTY_LPI_100_ABLTY_MASK                                                              (0x1 << APOLLO_FORCE_P_ABLTY_LPI_100_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_MST_FAULT_ABLTY_OFFSET                                                          (9)
  #define APOLLO_FORCE_P_ABLTY_MST_FAULT_ABLTY_MASK                                                            (0x1 << APOLLO_FORCE_P_ABLTY_MST_FAULT_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_MST_MOD_ABLTY_OFFSET                                                            (8)
  #define APOLLO_FORCE_P_ABLTY_MST_MOD_ABLTY_MASK                                                              (0x1 << APOLLO_FORCE_P_ABLTY_MST_MOD_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_NWAY_ABLTY_OFFSET                                                               (7)
  #define APOLLO_FORCE_P_ABLTY_NWAY_ABLTY_MASK                                                                 (0x1 << APOLLO_FORCE_P_ABLTY_NWAY_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_TXPAUSE_ABLTY_OFFSET                                                            (6)
  #define APOLLO_FORCE_P_ABLTY_TXPAUSE_ABLTY_MASK                                                              (0x1 << APOLLO_FORCE_P_ABLTY_TXPAUSE_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_RXPAUSE_ABLTY_OFFSET                                                            (5)
  #define APOLLO_FORCE_P_ABLTY_RXPAUSE_ABLTY_MASK                                                              (0x1 << APOLLO_FORCE_P_ABLTY_RXPAUSE_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_LINK_ABLTY_OFFSET                                                               (4)
  #define APOLLO_FORCE_P_ABLTY_LINK_ABLTY_MASK                                                                 (0x1 << APOLLO_FORCE_P_ABLTY_LINK_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_FIB1G_ABLTY_OFFSET                                                              (3)
  #define APOLLO_FORCE_P_ABLTY_FIB1G_ABLTY_MASK                                                                (0x1 << APOLLO_FORCE_P_ABLTY_FIB1G_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_DUPLEX_ABLTY_OFFSET                                                             (2)
  #define APOLLO_FORCE_P_ABLTY_DUPLEX_ABLTY_MASK                                                               (0x1 << APOLLO_FORCE_P_ABLTY_DUPLEX_ABLTY_OFFSET)
  #define APOLLO_FORCE_P_ABLTY_SPEED_ABLTY_OFFSET                                                              (0)
  #define APOLLO_FORCE_P_ABLTY_SPEED_ABLTY_MASK                                                                (0x3 << APOLLO_FORCE_P_ABLTY_SPEED_ABLTY_OFFSET)

#define APOLLO_MDX_PHY_REG0_ADDR                                                                               (0xB0)
  #define APOLLO_MDX_PHY_REG0_MDX_INDACC_PAGE_OFFSET                                                           (0)
  #define APOLLO_MDX_PHY_REG0_MDX_INDACC_PAGE_MASK                                                             (0xF << APOLLO_MDX_PHY_REG0_MDX_INDACC_PAGE_OFFSET)

#define APOLLO_MDX_PHY_REG1_ADDR                                                                               (0xB4)
  #define APOLLO_MDX_PHY_REG1_PHY_BRD_MODE_OFFSET                                                              (5)
  #define APOLLO_MDX_PHY_REG1_PHY_BRD_MODE_MASK                                                                (0x1 << APOLLO_MDX_PHY_REG1_PHY_BRD_MODE_OFFSET)
  #define APOLLO_MDX_PHY_REG1_BRD_PHYAD_OFFSET                                                                 (0)
  #define APOLLO_MDX_PHY_REG1_BRD_PHYAD_MASK                                                                   (0x1F << APOLLO_MDX_PHY_REG1_BRD_PHYAD_OFFSET)

#define APOLLO_UPS_CTRL2_ADDR                                                                                  (0xB8)
  #define APOLLO_UPS_CTRL2_IGNOE_MAC5_LINK_OFFSET                                                              (15)
  #define APOLLO_UPS_CTRL2_IGNOE_MAC5_LINK_MASK                                                                (0x1 << APOLLO_UPS_CTRL2_IGNOE_MAC5_LINK_OFFSET)
  #define APOLLO_UPS_CTRL2_AGREE_SLEEP_OFFSET                                                                  (14)
  #define APOLLO_UPS_CTRL2_AGREE_SLEEP_MASK                                                                    (0x1 << APOLLO_UPS_CTRL2_AGREE_SLEEP_OFFSET)
  #define APOLLO_UPS_CTRL2_WAIT_FOR_AGREEMENT_OFFSET                                                           (13)
  #define APOLLO_UPS_CTRL2_WAIT_FOR_AGREEMENT_MASK                                                             (0x1 << APOLLO_UPS_CTRL2_WAIT_FOR_AGREEMENT_OFFSET)
  #define APOLLO_UPS_CTRL2_WAKE_UP_BY_LINK_OFFSET                                                              (12)
  #define APOLLO_UPS_CTRL2_WAKE_UP_BY_LINK_MASK                                                                (0x1 << APOLLO_UPS_CTRL2_WAKE_UP_BY_LINK_OFFSET)
  #define APOLLO_UPS_CTRL2_WAKE_UP_BY_PHY_OFFSET                                                               (11)
  #define APOLLO_UPS_CTRL2_WAKE_UP_BY_PHY_MASK                                                                 (0x1 << APOLLO_UPS_CTRL2_WAKE_UP_BY_PHY_OFFSET)
  #define APOLLO_UPS_CTRL2_SLOW_CLK_TGL_RATE_OFFSET                                                            (7)
  #define APOLLO_UPS_CTRL2_SLOW_CLK_TGL_RATE_MASK                                                              (0xF << APOLLO_UPS_CTRL2_SLOW_CLK_TGL_RATE_OFFSET)
  #define APOLLO_UPS_CTRL2_PLL_G1_CTRL_EN_OFFSET                                                               (6)
  #define APOLLO_UPS_CTRL2_PLL_G1_CTRL_EN_MASK                                                                 (0x1 << APOLLO_UPS_CTRL2_PLL_G1_CTRL_EN_OFFSET)
  #define APOLLO_UPS_CTRL2_PLL_G0_CTRL_EN_OFFSET                                                               (5)
  #define APOLLO_UPS_CTRL2_PLL_G0_CTRL_EN_MASK                                                                 (0x1 << APOLLO_UPS_CTRL2_PLL_G0_CTRL_EN_OFFSET)
  #define APOLLO_UPS_CTRL2_SLOW_DOWN_PLL_EN_OFFSET                                                             (4)
  #define APOLLO_UPS_CTRL2_SLOW_DOWN_PLL_EN_MASK                                                               (0x1 << APOLLO_UPS_CTRL2_SLOW_DOWN_PLL_EN_OFFSET)
  #define APOLLO_UPS_CTRL2_SLOW_DOWN_CLK_EN_OFFSET                                                             (3)
  #define APOLLO_UPS_CTRL2_SLOW_DOWN_CLK_EN_MASK                                                               (0x1 << APOLLO_UPS_CTRL2_SLOW_DOWN_CLK_EN_OFFSET)
  #define APOLLO_UPS_CTRL2_GATING_CLK_SDS_EN_OFFSET                                                            (2)
  #define APOLLO_UPS_CTRL2_GATING_CLK_SDS_EN_MASK                                                              (0x1 << APOLLO_UPS_CTRL2_GATING_CLK_SDS_EN_OFFSET)
  #define APOLLO_UPS_CTRL2_GATING_CLK_CHIP_EN_OFFSET                                                           (1)
  #define APOLLO_UPS_CTRL2_GATING_CLK_CHIP_EN_MASK                                                             (0x1 << APOLLO_UPS_CTRL2_GATING_CLK_CHIP_EN_OFFSET)
  #define APOLLO_UPS_CTRL2_GATING_SW_EN_OFFSET                                                                 (0)
  #define APOLLO_UPS_CTRL2_GATING_SW_EN_MASK                                                                   (0x1 << APOLLO_UPS_CTRL2_GATING_SW_EN_OFFSET)

#define APOLLO_GATING_CLK_1_ADDR                                                                               (0xBC)
  #define APOLLO_GATING_CLK_1_IFMX_AFF_NOT_FF_OUT_OFFSET                                                       (8)
  #define APOLLO_GATING_CLK_1_IFMX_AFF_NOT_FF_OUT_MASK                                                         (0x1 << APOLLO_GATING_CLK_1_IFMX_AFF_NOT_FF_OUT_OFFSET)
  #define APOLLO_GATING_CLK_1_WATER_LEVEL_FD_OFFSET                                                            (5)
  #define APOLLO_GATING_CLK_1_WATER_LEVEL_FD_MASK                                                              (0x7 << APOLLO_GATING_CLK_1_WATER_LEVEL_FD_OFFSET)
  #define APOLLO_GATING_CLK_1_WATER_LEVEL_Y2X_OFFSET                                                           (2)
  #define APOLLO_GATING_CLK_1_WATER_LEVEL_Y2X_MASK                                                             (0x7 << APOLLO_GATING_CLK_1_WATER_LEVEL_Y2X_OFFSET)
  #define APOLLO_GATING_CLK_1_WATER_LEVEL_X2Y_2_OFFSET                                                         (1)
  #define APOLLO_GATING_CLK_1_WATER_LEVEL_X2Y_2_MASK                                                           (0x1 << APOLLO_GATING_CLK_1_WATER_LEVEL_X2Y_2_OFFSET)
  #define APOLLO_GATING_CLK_1_IGNOE_MAC6_LINK_OFFSET                                                           (0)
  #define APOLLO_GATING_CLK_1_IGNOE_MAC6_LINK_MASK                                                             (0x1 << APOLLO_GATING_CLK_1_IGNOE_MAC6_LINK_OFFSET)

#define APOLLO_UPS_CTRL6_ADDR                                                                                  (0xC0)
  #define APOLLO_UPS_CTRL6_SPIF_CK_OFFSET                                                                      (0)
  #define APOLLO_UPS_CTRL6_SPIF_CK_MASK                                                                        (0xF << APOLLO_UPS_CTRL6_SPIF_CK_OFFSET)

#define APOLLO_EEE_CFG_ADDR                                                                                    (0xC4)
  #define APOLLO_EEE_CFG_CFG_BYPASS_GATELPTD_OFFSET                                                            (11)
  #define APOLLO_EEE_CFG_CFG_BYPASS_GATELPTD_MASK                                                              (0x1 << APOLLO_EEE_CFG_CFG_BYPASS_GATELPTD_OFFSET)
  #define APOLLO_EEE_CFG_EEE_ABT_ADDR2_OFFSET                                                                  (6)
  #define APOLLO_EEE_CFG_EEE_ABT_ADDR2_MASK                                                                    (0x1F << APOLLO_EEE_CFG_EEE_ABT_ADDR2_OFFSET)
  #define APOLLO_EEE_CFG_EEE_ABT_ADDR1_OFFSET                                                                  (1)
  #define APOLLO_EEE_CFG_EEE_ABT_ADDR1_MASK                                                                    (0x1F << APOLLO_EEE_CFG_EEE_ABT_ADDR1_OFFSET)
  #define APOLLO_EEE_CFG_EEE_POLL_EN_OFFSET                                                                    (0)
  #define APOLLO_EEE_CFG_EEE_POLL_EN_MASK                                                                      (0x1 << APOLLO_EEE_CFG_EEE_POLL_EN_OFFSET)

#define APOLLO_EEE_PAGE_ADDR                                                                                   (0xC8)
  #define APOLLO_EEE_PAGE_PAGE_OFFSET                                                                          (0)
  #define APOLLO_EEE_PAGE_PAGE_MASK                                                                            (0xFFFF << APOLLO_EEE_PAGE_PAGE_OFFSET)

#define APOLLO_EEE_EXT_PAGE_ADDR                                                                               (0xCC)
  #define APOLLO_EEE_EXT_PAGE_EXT_PAGE_OFFSET                                                                  (0)
  #define APOLLO_EEE_EXT_PAGE_EXT_PAGE_MASK                                                                    (0xFFFF << APOLLO_EEE_EXT_PAGE_EXT_PAGE_OFFSET)

#define APOLLO_EEE_EN_SPD1000_ADDR                                                                             (0xD0)
  #define APOLLO_EEE_EN_SPD1000_EN_SPD1000_OFFSET                                                              (0)
  #define APOLLO_EEE_EN_SPD1000_EN_SPD1000_MASK                                                                (0xFFFF << APOLLO_EEE_EN_SPD1000_EN_SPD1000_OFFSET)

#define APOLLO_EEE_EN_SPD100_ADDR                                                                              (0xD4)
  #define APOLLO_EEE_EN_SPD100_EN_SPD100_OFFSET                                                                (0)
  #define APOLLO_EEE_EN_SPD100_EN_SPD100_MASK                                                                  (0xFFFF << APOLLO_EEE_EN_SPD100_EN_SPD100_OFFSET)

#define APOLLO_EEE_LP_SPD1000_ADDR                                                                             (0xD8)
  #define APOLLO_EEE_LP_SPD1000_LP_SPD1000_OFFSET                                                              (0)
  #define APOLLO_EEE_LP_SPD1000_LP_SPD1000_MASK                                                                (0xFFFF << APOLLO_EEE_LP_SPD1000_LP_SPD1000_OFFSET)

#define APOLLO_EEE_LP_SPD100_ADDR                                                                              (0xDC)
  #define APOLLO_EEE_LP_SPD100_LP_SPD100_OFFSET                                                                (0)
  #define APOLLO_EEE_LP_SPD100_LP_SPD100_MASK                                                                  (0xFFFF << APOLLO_EEE_LP_SPD100_LP_SPD100_OFFSET)

#define APOLLO_ROUTER_UPS_CFG_ADDR                                                                             (0xE0)
  #define APOLLO_ROUTER_UPS_CFG_SOFTSTART_OFFSET                                                               (0)
  #define APOLLO_ROUTER_UPS_CFG_SOFTSTART_MASK                                                                 (0x1 << APOLLO_ROUTER_UPS_CFG_SOFTSTART_OFFSET)

#define APOLLO_P_ABLTY_ADDR(port)                                                                              (0xE4 + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_P_ABLTY_LPI_1000_OFFSET                                                                       (11)
  #define APOLLO_P_ABLTY_LPI_1000_MASK                                                                         (0x1 << APOLLO_P_ABLTY_LPI_1000_OFFSET)
  #define APOLLO_P_ABLTY_LPI_100_OFFSET                                                                        (10)
  #define APOLLO_P_ABLTY_LPI_100_MASK                                                                          (0x1 << APOLLO_P_ABLTY_LPI_100_OFFSET)
  #define APOLLO_P_ABLTY_P_NWAY_FAULT_OFFSET                                                                   (9)
  #define APOLLO_P_ABLTY_P_NWAY_FAULT_MASK                                                                     (0x1 << APOLLO_P_ABLTY_P_NWAY_FAULT_OFFSET)
  #define APOLLO_P_ABLTY_P_MSTR_OFFSET                                                                         (8)
  #define APOLLO_P_ABLTY_P_MSTR_MASK                                                                           (0x1 << APOLLO_P_ABLTY_P_MSTR_OFFSET)
  #define APOLLO_P_ABLTY_P_NWAY_ABLTY_OFFSET                                                                   (7)
  #define APOLLO_P_ABLTY_P_NWAY_ABLTY_MASK                                                                     (0x1 << APOLLO_P_ABLTY_P_NWAY_ABLTY_OFFSET)
  #define APOLLO_P_ABLTY_P_TX_FC_OFFSET                                                                        (6)
  #define APOLLO_P_ABLTY_P_TX_FC_MASK                                                                          (0x1 << APOLLO_P_ABLTY_P_TX_FC_OFFSET)
  #define APOLLO_P_ABLTY_P_RX_FC_OFFSET                                                                        (5)
  #define APOLLO_P_ABLTY_P_RX_FC_MASK                                                                          (0x1 << APOLLO_P_ABLTY_P_RX_FC_OFFSET)
  #define APOLLO_P_ABLTY_P_LINK_STATUS_OFFSET                                                                  (4)
  #define APOLLO_P_ABLTY_P_LINK_STATUS_MASK                                                                    (0x1 << APOLLO_P_ABLTY_P_LINK_STATUS_OFFSET)
  #define APOLLO_P_ABLTY_P_LINK_FIB1G_OFFSET                                                                   (3)
  #define APOLLO_P_ABLTY_P_LINK_FIB1G_MASK                                                                     (0x1 << APOLLO_P_ABLTY_P_LINK_FIB1G_OFFSET)
  #define APOLLO_P_ABLTY_P_DUPLEX_OFFSET                                                                       (2)
  #define APOLLO_P_ABLTY_P_DUPLEX_MASK                                                                         (0x1 << APOLLO_P_ABLTY_P_DUPLEX_OFFSET)
  #define APOLLO_P_ABLTY_P_LINK_SPD_OFFSET                                                                     (0)
  #define APOLLO_P_ABLTY_P_LINK_SPD_MASK                                                                       (0x3 << APOLLO_P_ABLTY_P_LINK_SPD_OFFSET)

#define APOLLO_GPIO_CTRL_0_ADDR(index)                                                                         (0x100 + (((index >> 5) << 2))) /* index: 0-71 */
  #define APOLLO_GPIO_CTRL_0_CTRL_GPIO_OFFSET(index)                                                           (index % 0x20)
  #define APOLLO_GPIO_CTRL_0_CTRL_GPIO_MASK(index)                                                             (0x1 << APOLLO_GPIO_CTRL_0_CTRL_GPIO_OFFSET(index))

#define APOLLO_GPIO_CTRL_1_ADDR(index)                                                                         (0x10C + (((index >> 5) << 2))) /* index: 0-71 */
  #define APOLLO_GPIO_CTRL_1_STS_GPIO_OFFSET(index)                                                            (index % 0x20)
  #define APOLLO_GPIO_CTRL_1_STS_GPIO_MASK(index)                                                              (0x1 << APOLLO_GPIO_CTRL_1_STS_GPIO_OFFSET(index))

#define APOLLO_GPIO_CTRL_2_ADDR(index)                                                                         (0x118 + (((index >> 5) << 2))) /* index: 0-71 */
  #define APOLLO_GPIO_CTRL_2_EN_GPIO_OFFSET(index)                                                             (index % 0x20)
  #define APOLLO_GPIO_CTRL_2_EN_GPIO_MASK(index)                                                               (0x1 << APOLLO_GPIO_CTRL_2_EN_GPIO_OFFSET(index))

#define APOLLO_GPIO_CTRL_3_ADDR(index)                                                                         (0x124 + (((index >> 5) << 2))) /* index: 0-71 */
  #define APOLLO_GPIO_CTRL_3_INTRP_GPIO_OFFSET(index)                                                          (index % 0x20)
  #define APOLLO_GPIO_CTRL_3_INTRP_GPIO_MASK(index)                                                            (0x1 << APOLLO_GPIO_CTRL_3_INTRP_GPIO_OFFSET(index))

#define APOLLO_RTL_OUI_CFG_ADDR                                                                                (0x130)
  #define APOLLO_RTL_OUI_CFG_OUI_CFG_OFFSET                                                                    (0)
  #define APOLLO_RTL_OUI_CFG_OUI_CFG_MASK                                                                      (0xFFFFFF << APOLLO_RTL_OUI_CFG_OUI_CFG_OFFSET)

#define APOLLO_REVISON_CFG_ADDR                                                                                (0x134)
  #define APOLLO_REVISON_CFG_REVISOIN_CFG_OFFSET                                                               (0)
  #define APOLLO_REVISON_CFG_REVISOIN_CFG_MASK                                                                 (0xF << APOLLO_REVISON_CFG_REVISOIN_CFG_OFFSET)

#define APOLLO_MODEL_CFG_ADDR                                                                                  (0x138)
  #define APOLLO_MODEL_CFG_MODEL_CFG_OFFSET                                                                    (0)
  #define APOLLO_MODEL_CFG_MODEL_CFG_MASK                                                                      (0x3F << APOLLO_MODEL_CFG_MODEL_CFG_OFFSET)

#define APOLLO_WAKELPI_SLOT_PRD_ADDR                                                                           (0x13C)
  #define APOLLO_WAKELPI_SLOT_PRD_WAKE_LPI_SLOT_PRD_OFFSET                                                     (0)
  #define APOLLO_WAKELPI_SLOT_PRD_WAKE_LPI_SLOT_PRD_MASK                                                       (0x1F << APOLLO_WAKELPI_SLOT_PRD_WAKE_LPI_SLOT_PRD_OFFSET)

#define APOLLO_WAKELPI_SLOT_PG0_ADDR                                                                           (0x140)
  #define APOLLO_WAKELPI_SLOT_PG0_WAKELPI_SLOT_P1_OFFSET                                                       (8)
  #define APOLLO_WAKELPI_SLOT_PG0_WAKELPI_SLOT_P1_MASK                                                         (0x1F << APOLLO_WAKELPI_SLOT_PG0_WAKELPI_SLOT_P1_OFFSET)
  #define APOLLO_WAKELPI_SLOT_PG0_WAKELPI_SLOT_P0_OFFSET                                                       (0)
  #define APOLLO_WAKELPI_SLOT_PG0_WAKELPI_SLOT_P0_MASK                                                         (0x1F << APOLLO_WAKELPI_SLOT_PG0_WAKELPI_SLOT_P0_OFFSET)

#define APOLLO_WAKELPI_SLOT_PG1_ADDR                                                                           (0x144)
  #define APOLLO_WAKELPI_SLOT_PG1_WAKELPI_SLOT_P3_OFFSET                                                       (8)
  #define APOLLO_WAKELPI_SLOT_PG1_WAKELPI_SLOT_P3_MASK                                                         (0x1F << APOLLO_WAKELPI_SLOT_PG1_WAKELPI_SLOT_P3_OFFSET)
  #define APOLLO_WAKELPI_SLOT_PG1_WAKELPI_SLOT_P2_OFFSET                                                       (0)
  #define APOLLO_WAKELPI_SLOT_PG1_WAKELPI_SLOT_P2_MASK                                                         (0x1F << APOLLO_WAKELPI_SLOT_PG1_WAKELPI_SLOT_P2_OFFSET)

#define APOLLO_WAKELPI_SLOT_PG2_ADDR                                                                           (0x148)
  #define APOLLO_WAKELPI_SLOT_PG2_WAKELPI_SLOT_P5_OFFSET                                                       (8)
  #define APOLLO_WAKELPI_SLOT_PG2_WAKELPI_SLOT_P5_MASK                                                         (0x1F << APOLLO_WAKELPI_SLOT_PG2_WAKELPI_SLOT_P5_OFFSET)
  #define APOLLO_WAKELPI_SLOT_PG2_WAKELPI_SLOT_P4_OFFSET                                                       (0)
  #define APOLLO_WAKELPI_SLOT_PG2_WAKELPI_SLOT_P4_MASK                                                         (0x1F << APOLLO_WAKELPI_SLOT_PG2_WAKELPI_SLOT_P4_OFFSET)

#define APOLLO_WAKELPI_SLOT_PG3_ADDR                                                                           (0x14C)
  #define APOLLO_WAKELPI_SLOT_PG3_WAKELPI_SLOT_P6_OFFSET                                                       (0)
  #define APOLLO_WAKELPI_SLOT_PG3_WAKELPI_SLOT_P6_MASK                                                         (0x1F << APOLLO_WAKELPI_SLOT_PG3_WAKELPI_SLOT_P6_OFFSET)

#define APOLLO_RGM_EEE_ADDR                                                                                    (0x150)
  #define APOLLO_RGM_EEE_EXT_PAD_STOP_EN_OFFSET                                                                (4)
  #define APOLLO_RGM_EEE_EXT_PAD_STOP_EN_MASK                                                                  (0x1 << APOLLO_RGM_EEE_EXT_PAD_STOP_EN_OFFSET)
  #define APOLLO_RGM_EEE_EXT_CYCLE_PAD_OFFSET                                                                  (0)
  #define APOLLO_RGM_EEE_EXT_CYCLE_PAD_MASK                                                                    (0xF << APOLLO_RGM_EEE_EXT_CYCLE_PAD_OFFSET)

#define APOLLO_ABLTY_FORCE_MODE_ADDR                                                                           (0x154)
  #define APOLLO_ABLTY_FORCE_MODE_ABLTY_FORCE_MODE_OFFSET                                                      (0)
  #define APOLLO_ABLTY_FORCE_MODE_ABLTY_FORCE_MODE_MASK                                                        (0x7F << APOLLO_ABLTY_FORCE_MODE_ABLTY_FORCE_MODE_OFFSET)

#define APOLLO_DEBUG_SEL_ADDR                                                                                  (0x158)
  #define APOLLO_DEBUG_SEL_DBGEN_BY_REG_OFFSET                                                                 (25)
  #define APOLLO_DEBUG_SEL_DBGEN_BY_REG_MASK                                                                   (0x1 << APOLLO_DEBUG_SEL_DBGEN_BY_REG_OFFSET)
  #define APOLLO_DEBUG_SEL_DBG_BY_SPI_OFFSET                                                                   (24)
  #define APOLLO_DEBUG_SEL_DBG_BY_SPI_MASK                                                                     (0x1 << APOLLO_DEBUG_SEL_DBG_BY_SPI_OFFSET)
  #define APOLLO_DEBUG_SEL_DBG_BY_OEM_OFFSET                                                                   (22)
  #define APOLLO_DEBUG_SEL_DBG_BY_OEM_MASK                                                                     (0x3 << APOLLO_DEBUG_SEL_DBG_BY_OEM_OFFSET)
  #define APOLLO_DEBUG_SEL_DBG_BY_SLIC_OFFSET                                                                  (21)
  #define APOLLO_DEBUG_SEL_DBG_BY_SLIC_MASK                                                                    (0x1 << APOLLO_DEBUG_SEL_DBG_BY_SLIC_OFFSET)
  #define APOLLO_DEBUG_SEL_DBG_BY_EXT_OFFSET                                                                   (20)
  #define APOLLO_DEBUG_SEL_DBG_BY_EXT_MASK                                                                     (0x1 << APOLLO_DEBUG_SEL_DBG_BY_EXT_OFFSET)
  #define APOLLO_DEBUG_SEL_CFG_DBGO_SHIFT_OFFSET                                                               (16)
  #define APOLLO_DEBUG_SEL_CFG_DBGO_SHIFT_MASK                                                                 (0xF << APOLLO_DEBUG_SEL_CFG_DBGO_SHIFT_OFFSET)
  #define APOLLO_DEBUG_SEL_DBGO_SEL_OFFSET                                                                     (0)
  #define APOLLO_DEBUG_SEL_DBGO_SEL_MASK                                                                       (0xFFFF << APOLLO_DEBUG_SEL_DBGO_SEL_OFFSET)

#define APOLLO_RST_SYNC_FIFO_ADDR                                                                              (0x15C)
  #define APOLLO_RST_SYNC_FIFO_CFG_SYNC_FIFO_TX_OFFSET                                                         (3)
  #define APOLLO_RST_SYNC_FIFO_CFG_SYNC_FIFO_TX_MASK                                                           (0x1 << APOLLO_RST_SYNC_FIFO_CFG_SYNC_FIFO_TX_OFFSET)
  #define APOLLO_RST_SYNC_FIFO_CFG_SYNC_FIFO_RX_OFFSET                                                         (2)
  #define APOLLO_RST_SYNC_FIFO_CFG_SYNC_FIFO_RX_MASK                                                           (0x1 << APOLLO_RST_SYNC_FIFO_CFG_SYNC_FIFO_RX_OFFSET)
  #define APOLLO_RST_SYNC_FIFO_CFG_STOP_GLI_CLK_EN_OFFSET                                                      (1)
  #define APOLLO_RST_SYNC_FIFO_CFG_STOP_GLI_CLK_EN_MASK                                                        (0x1 << APOLLO_RST_SYNC_FIFO_CFG_STOP_GLI_CLK_EN_OFFSET)
  #define APOLLO_RST_SYNC_FIFO_CFG_STOP_CLK_PORT_EN_OFFSET                                                     (0)
  #define APOLLO_RST_SYNC_FIFO_CFG_STOP_CLK_PORT_EN_MASK                                                       (0x1 << APOLLO_RST_SYNC_FIFO_CFG_STOP_CLK_PORT_EN_OFFSET)

#define APOLLO_SDS_CFG_ADDR                                                                                    (0x160)
  #define APOLLO_SDS_CFG_CFG_SDS_MODE_OFFSET                                                                   (0)
  #define APOLLO_SDS_CFG_CFG_SDS_MODE_MASK                                                                     (0x1F << APOLLO_SDS_CFG_CFG_SDS_MODE_OFFSET)

#define APOLLO_MAC_ACT_CFG_ADDR                                                                                (0x168)
  #define APOLLO_MAC_ACT_CFG_CFG_MAC_ACTIVE_OFFSET                                                             (9)
  #define APOLLO_MAC_ACT_CFG_CFG_MAC_ACTIVE_MASK                                                               (0xFF << APOLLO_MAC_ACT_CFG_CFG_MAC_ACTIVE_OFFSET)
  #define APOLLO_MAC_ACT_CFG_CFG_LINK_DOWN_TIME_EN_OFFSET                                                      (8)
  #define APOLLO_MAC_ACT_CFG_CFG_LINK_DOWN_TIME_EN_MASK                                                        (0x1 << APOLLO_MAC_ACT_CFG_CFG_LINK_DOWN_TIME_EN_OFFSET)
  #define APOLLO_MAC_ACT_CFG_CFG_LINK_DOWN_TIME_OFFSET                                                         (0)
  #define APOLLO_MAC_ACT_CFG_CFG_LINK_DOWN_TIME_MASK                                                           (0xFF << APOLLO_MAC_ACT_CFG_CFG_LINK_DOWN_TIME_OFFSET)

#define APOLLO_UTP_FIB_DET_CFG_ADDR                                                                            (0x16C)
  #define APOLLO_UTP_FIB_DET_CFG_P4_SIG_DET_OFFSET                                                             (24)
  #define APOLLO_UTP_FIB_DET_CFG_P4_SIG_DET_MASK                                                               (0x1 << APOLLO_UTP_FIB_DET_CFG_P4_SIG_DET_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_P4_FRC_LKDN_OFFSET                                                        (23)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_P4_FRC_LKDN_MASK                                                          (0x1 << APOLLO_UTP_FIB_DET_CFG_CFG_P4_FRC_LKDN_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_P4_DIS_RX_OFFSET                                                          (22)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_P4_DIS_RX_MASK                                                            (0x1 << APOLLO_UTP_FIB_DET_CFG_CFG_P4_DIS_RX_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_SD_TMR_OFFSET                                                         (20)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_SD_TMR_MASK                                                           (0x3 << APOLLO_UTP_FIB_DET_CFG_CFG_UTP_SD_TMR_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_LNK_TMR_OFFSET                                                        (18)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_LNK_TMR_MASK                                                          (0x3 << APOLLO_UTP_FIB_DET_CFG_CFG_UTP_LNK_TMR_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_FRC_LD_OFFSET                                                         (16)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_FRC_LD_MASK                                                           (0x3 << APOLLO_UTP_FIB_DET_CFG_CFG_UTP_FRC_LD_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_FIRST_OFFSET                                                          (15)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_FIRST_MASK                                                            (0x1 << APOLLO_UTP_FIB_DET_CFG_CFG_UTP_FIRST_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_DIS_RX_OFFSET                                                         (13)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_UTP_DIS_RX_MASK                                                           (0x3 << APOLLO_UTP_FIB_DET_CFG_CFG_UTP_DIS_RX_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_DIS_DET_OFFSET                                                            (12)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_DIS_DET_MASK                                                              (0x1 << APOLLO_UTP_FIB_DET_CFG_CFG_DIS_DET_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FRC_SEL_FIB_OFFSET                                                        (10)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FRC_SEL_FIB_MASK                                                          (0x3 << APOLLO_UTP_FIB_DET_CFG_CFG_FRC_SEL_FIB_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FRC_REG4_FIB100_OFFSET                                                    (9)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FRC_REG4_FIB100_MASK                                                      (0x1 << APOLLO_UTP_FIB_DET_CFG_CFG_FRC_REG4_FIB100_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FRC_REG4_EN_OFFSET                                                        (8)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FRC_REG4_EN_MASK                                                          (0x1 << APOLLO_UTP_FIB_DET_CFG_CFG_FRC_REG4_EN_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FRC_MAC_ACTIVE_OFFSET                                                     (7)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FRC_MAC_ACTIVE_MASK                                                       (0x1 << APOLLO_UTP_FIB_DET_CFG_CFG_FRC_MAC_ACTIVE_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FORCE_AUTODET_OFFSET                                                      (6)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FORCE_AUTODET_MASK                                                        (0x1 << APOLLO_UTP_FIB_DET_CFG_CFG_FORCE_AUTODET_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FINAL_TMR_OFFSET                                                          (4)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FINAL_TMR_MASK                                                            (0x3 << APOLLO_UTP_FIB_DET_CFG_CFG_FINAL_TMR_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FIB_SD_TMR_OFFSET                                                         (2)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FIB_SD_TMR_MASK                                                           (0x3 << APOLLO_UTP_FIB_DET_CFG_CFG_FIB_SD_TMR_OFFSET)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FIB_LNK_TMR_OFFSET                                                        (0)
  #define APOLLO_UTP_FIB_DET_CFG_CFG_FIB_LNK_TMR_MASK                                                          (0x3 << APOLLO_UTP_FIB_DET_CFG_CFG_FIB_LNK_TMR_OFFSET)

#define APOLLO_CHIP_CFG_ADDR                                                                                   (0x170)
  #define APOLLO_CHIP_CFG_CFG_GPHY_MDX_MDC_DIV_OFFSET                                                          (17)
  #define APOLLO_CHIP_CFG_CFG_GPHY_MDX_MDC_DIV_MASK                                                            (0x3FF << APOLLO_CHIP_CFG_CFG_GPHY_MDX_MDC_DIV_OFFSET)
  #define APOLLO_CHIP_CFG_CFG_CLR_ALL_OFFSET                                                                   (16)
  #define APOLLO_CHIP_CFG_CFG_CLR_ALL_MASK                                                                     (0x1 << APOLLO_CHIP_CFG_CFG_CLR_ALL_OFFSET)
  #define APOLLO_CHIP_CFG_CFG_CKOUTEN_OFFSET                                                                   (15)
  #define APOLLO_CHIP_CFG_CFG_CKOUTEN_MASK                                                                     (0x1 << APOLLO_CHIP_CFG_CFG_CKOUTEN_OFFSET)
  #define APOLLO_CHIP_CFG_CFG_CHIP_ECO_OFFSET                                                                  (0)
  #define APOLLO_CHIP_CFG_CFG_CHIP_ECO_MASK                                                                    (0x7FFF << APOLLO_CHIP_CFG_CFG_CHIP_ECO_OFFSET)

#define APOLLO_BYPS_ABLTY_LOCK_ADDR                                                                            (0x174)
  #define APOLLO_BYPS_ABLTY_LOCK_BYPS_ABLTY_LOCK_OFFSET                                                        (0)
  #define APOLLO_BYPS_ABLTY_LOCK_BYPS_ABLTY_LOCK_MASK                                                          (0x7F << APOLLO_BYPS_ABLTY_LOCK_BYPS_ABLTY_LOCK_OFFSET)

#define APOLLO_FIFO_ERR_STS_ADDR                                                                               (0x178)
  #define APOLLO_FIFO_ERR_STS_STS_SYNC_FIFO_TX_ERR_OFFSET                                                      (6)
  #define APOLLO_FIFO_ERR_STS_STS_SYNC_FIFO_TX_ERR_MASK                                                        (0x1 << APOLLO_FIFO_ERR_STS_STS_SYNC_FIFO_TX_ERR_OFFSET)
  #define APOLLO_FIFO_ERR_STS_STS_SYNC_FIFO_RX_ERR_OFFSET                                                      (0)
  #define APOLLO_FIFO_ERR_STS_STS_SYNC_FIFO_RX_ERR_MASK                                                        (0x3F << APOLLO_FIFO_ERR_STS_STS_SYNC_FIFO_RX_ERR_OFFSET)

#define APOLLO_SDS_AN_RX_CFG_ADDR                                                                              (0x17C)
  #define APOLLO_SDS_AN_RX_CFG_RX_CFG_REG_SDS_OFFSET                                                           (0)
  #define APOLLO_SDS_AN_RX_CFG_RX_CFG_REG_SDS_MASK                                                             (0xFFFF << APOLLO_SDS_AN_RX_CFG_RX_CFG_REG_SDS_OFFSET)

#define APOLLO_SDS_FIB_STATUS_ADDR                                                                             (0x180)
  #define APOLLO_SDS_FIB_STATUS_FIBER_ABLTY_OFFSET                                                             (5)
  #define APOLLO_SDS_FIB_STATUS_FIBER_ABLTY_MASK                                                               (0xFFF << APOLLO_SDS_FIB_STATUS_FIBER_ABLTY_OFFSET)
  #define APOLLO_SDS_FIB_STATUS_SDS_LINK_OK_OFFSET                                                             (4)
  #define APOLLO_SDS_FIB_STATUS_SDS_LINK_OK_MASK                                                               (0x1 << APOLLO_SDS_FIB_STATUS_SDS_LINK_OK_OFFSET)
  #define APOLLO_SDS_FIB_STATUS_SDS_INTB_OFFSET                                                                (3)
  #define APOLLO_SDS_FIB_STATUS_SDS_INTB_MASK                                                                  (0x1 << APOLLO_SDS_FIB_STATUS_SDS_INTB_OFFSET)
  #define APOLLO_SDS_FIB_STATUS_SDS_ANFAULT_OFFSET                                                             (2)
  #define APOLLO_SDS_FIB_STATUS_SDS_ANFAULT_MASK                                                               (0x1 << APOLLO_SDS_FIB_STATUS_SDS_ANFAULT_OFFSET)
  #define APOLLO_SDS_FIB_STATUS_FIB_ISO_OFFSET                                                                 (1)
  #define APOLLO_SDS_FIB_STATUS_FIB_ISO_MASK                                                                   (0x1 << APOLLO_SDS_FIB_STATUS_FIB_ISO_OFFSET)
  #define APOLLO_SDS_FIB_STATUS_FIB100_DET_OFFSET                                                              (0)
  #define APOLLO_SDS_FIB_STATUS_FIB100_DET_MASK                                                                (0x1 << APOLLO_SDS_FIB_STATUS_FIB100_DET_OFFSET)

#define APOLLO_EXT_STS_ADDR                                                                                    (0x184)
  #define APOLLO_EXT_STS_EXT_STS_EXTXF_OFFSET                                                                  (0)
  #define APOLLO_EXT_STS_EXT_STS_EXTXF_MASK                                                                    (0xFFFF << APOLLO_EXT_STS_EXT_STS_EXTXF_OFFSET)

#define APOLLO_AFE_VER_ADDR                                                                                    (0x188)
  #define APOLLO_AFE_VER_AFE_VERSION_OFFSET                                                                    (0)
  #define APOLLO_AFE_VER_AFE_VERSION_MASK                                                                      (0x1 << APOLLO_AFE_VER_AFE_VERSION_OFFSET)

#define APOLLO_SOFTWARE_RST_ADDR                                                                               (0x18C)
  #define APOLLO_SOFTWARE_RST_CMD_CFG_RST_PS_OFFSET                                                            (3)
  #define APOLLO_SOFTWARE_RST_CMD_CFG_RST_PS_MASK                                                              (0x1 << APOLLO_SOFTWARE_RST_CMD_CFG_RST_PS_OFFSET)
  #define APOLLO_SOFTWARE_RST_CMD_CHIP_RST_PS_OFFSET                                                           (2)
  #define APOLLO_SOFTWARE_RST_CMD_CHIP_RST_PS_MASK                                                             (0x1 << APOLLO_SOFTWARE_RST_CMD_CHIP_RST_PS_OFFSET)
  #define APOLLO_SOFTWARE_RST_CMD_GPHY_RST_PS_OFFSET                                                           (1)
  #define APOLLO_SOFTWARE_RST_CMD_GPHY_RST_PS_MASK                                                             (0x1 << APOLLO_SOFTWARE_RST_CMD_GPHY_RST_PS_OFFSET)
  #define APOLLO_SOFTWARE_RST_CMD_SDS_RST_PS_OFFSET                                                            (0)
  #define APOLLO_SOFTWARE_RST_CMD_SDS_RST_PS_MASK                                                              (0x1 << APOLLO_SOFTWARE_RST_CMD_SDS_RST_PS_OFFSET)

#define APOLLO_PON_MODE_CFG_ADDR                                                                               (0x190)
  #define APOLLO_PON_MODE_CFG_EPON_EN_OFFSET                                                                   (1)
  #define APOLLO_PON_MODE_CFG_EPON_EN_MASK                                                                     (0x1 << APOLLO_PON_MODE_CFG_EPON_EN_OFFSET)
  #define APOLLO_PON_MODE_CFG_GPON_EN_OFFSET                                                                   (0)
  #define APOLLO_PON_MODE_CFG_GPON_EN_MASK                                                                     (0x1 << APOLLO_PON_MODE_CFG_GPON_EN_OFFSET)

#define APOLLO_PARSER_FIELD_SELTOR_CTRL_14_15_ADDR                                                             (0x23030)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_14_15_CFG_PAR_FIELD_CTRL_15_OFFSET                                   (11)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_14_15_CFG_PAR_FIELD_CTRL_15_MASK                                     (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_14_15_CFG_PAR_FIELD_CTRL_15_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_14_15_CFG_PAR_FIELD_CTRL_14_OFFSET                                   (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_14_15_CFG_PAR_FIELD_CTRL_14_MASK                                     (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_14_15_CFG_PAR_FIELD_CTRL_14_OFFSET)

#define APOLLO_PARSER_FIELD_SELTOR_CTRL_12_13_ADDR                                                             (0x23034)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_12_13_CFG_PAR_FIELD_CTRL_13_OFFSET                                   (11)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_12_13_CFG_PAR_FIELD_CTRL_13_MASK                                     (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_12_13_CFG_PAR_FIELD_CTRL_13_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_12_13_CFG_PAR_FIELD_CTRL_12_OFFSET                                   (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_12_13_CFG_PAR_FIELD_CTRL_12_MASK                                     (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_12_13_CFG_PAR_FIELD_CTRL_12_OFFSET)

#define APOLLO_PARSER_FIELD_SELTOR_CTRL_10_11_ADDR                                                             (0x23038)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_10_11_CFG_PAR_FIELD_CTRL_11_OFFSET                                   (11)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_10_11_CFG_PAR_FIELD_CTRL_11_MASK                                     (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_10_11_CFG_PAR_FIELD_CTRL_11_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_10_11_CFG_PAR_FIELD_CTRL_10_OFFSET                                   (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_10_11_CFG_PAR_FIELD_CTRL_10_MASK                                     (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_10_11_CFG_PAR_FIELD_CTRL_10_OFFSET)

#define APOLLO_PARSER_FIELD_SELTOR_CTRL_8_9_ADDR                                                               (0x2303C)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_8_9_CFG_PAR_FIELD_CTRL_09_OFFSET                                     (11)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_8_9_CFG_PAR_FIELD_CTRL_09_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_8_9_CFG_PAR_FIELD_CTRL_09_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_8_9_CFG_PAR_FIELD_CTRL_08_OFFSET                                     (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_8_9_CFG_PAR_FIELD_CTRL_08_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_8_9_CFG_PAR_FIELD_CTRL_08_OFFSET)

#define APOLLO_PARSER_FIELD_SELTOR_CTRL_6_7_ADDR                                                               (0x23040)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_6_7_CFG_PAR_FIELD_CTRL_07_OFFSET                                     (11)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_6_7_CFG_PAR_FIELD_CTRL_07_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_6_7_CFG_PAR_FIELD_CTRL_07_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_6_7_CFG_PAR_FIELD_CTRL_06_OFFSET                                     (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_6_7_CFG_PAR_FIELD_CTRL_06_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_6_7_CFG_PAR_FIELD_CTRL_06_OFFSET)

#define APOLLO_PARSER_FIELD_SELTOR_CTRL_4_5_ADDR                                                               (0x23044)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_4_5_CFG_PAR_FIELD_CTRL_05_OFFSET                                     (11)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_4_5_CFG_PAR_FIELD_CTRL_05_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_4_5_CFG_PAR_FIELD_CTRL_05_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_4_5_CFG_PAR_FIELD_CTRL_04_OFFSET                                     (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_4_5_CFG_PAR_FIELD_CTRL_04_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_4_5_CFG_PAR_FIELD_CTRL_04_OFFSET)

#define APOLLO_PARSER_FIELD_SELTOR_CTRL_2_3_ADDR                                                               (0x23048)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_2_3_CFG_PAR_FIELD_CTRL_03_OFFSET                                     (11)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_2_3_CFG_PAR_FIELD_CTRL_03_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_2_3_CFG_PAR_FIELD_CTRL_03_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_2_3_CFG_PAR_FIELD_CTRL_02_OFFSET                                     (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_2_3_CFG_PAR_FIELD_CTRL_02_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_2_3_CFG_PAR_FIELD_CTRL_02_OFFSET)

#define APOLLO_PARSER_FIELD_SELTOR_CTRL_0_1_ADDR                                                               (0x2304C)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_0_1_CFG_PAR_FIELD_CTRL_01_OFFSET                                     (11)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_0_1_CFG_PAR_FIELD_CTRL_01_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_0_1_CFG_PAR_FIELD_CTRL_01_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_0_1_CFG_PAR_FIELD_CTRL_00_OFFSET                                     (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_0_1_CFG_PAR_FIELD_CTRL_00_MASK                                       (0x7FF << APOLLO_PARSER_FIELD_SELTOR_CTRL_0_1_CFG_PAR_FIELD_CTRL_00_OFFSET)

#define APOLLO_HTRAM_DVS_CFG_ADDR                                                                              (0x23050)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_3_OFFSET                                                         (15)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_3_MASK                                                           (0x1 << APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_3_OFFSET)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_3_OFFSET                                                          (12)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_3_MASK                                                            (0x7 << APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_3_OFFSET)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_2_OFFSET                                                         (11)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_2_MASK                                                           (0x1 << APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_2_OFFSET)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_2_OFFSET                                                          (8)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_2_MASK                                                            (0x7 << APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_2_OFFSET)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_1_OFFSET                                                         (7)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_1_MASK                                                           (0x1 << APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_1_OFFSET)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_1_OFFSET                                                          (4)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_1_MASK                                                            (0x7 << APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_1_OFFSET)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_0_OFFSET                                                         (3)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_0_MASK                                                           (0x1 << APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVSE_0_OFFSET)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_0_OFFSET                                                          (0)
  #define APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_0_MASK                                                            (0x7 << APOLLO_HTRAM_DVS_CFG_CFG_HTRAM_DVS_0_OFFSET)

#define APOLLO_RAM_DVS_CFG0_ADDR                                                                               (0x23054)
  #define APOLLO_RAM_DVS_CFG0_CFG_PBRAM_DVSE_OFFSET                                                            (19)
  #define APOLLO_RAM_DVS_CFG0_CFG_PBRAM_DVSE_MASK                                                              (0x1 << APOLLO_RAM_DVS_CFG0_CFG_PBRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG0_CFG_PBRAM_DVS_OFFSET                                                             (15)
  #define APOLLO_RAM_DVS_CFG0_CFG_PBRAM_DVS_MASK                                                               (0xF << APOLLO_RAM_DVS_CFG0_CFG_PBRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG0_CFG_OUTQRAM_DVSE_OFFSET                                                          (14)
  #define APOLLO_RAM_DVS_CFG0_CFG_OUTQRAM_DVSE_MASK                                                            (0x1 << APOLLO_RAM_DVS_CFG0_CFG_OUTQRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG0_CFG_OUTQRAM_DVS_OFFSET                                                           (10)
  #define APOLLO_RAM_DVS_CFG0_CFG_OUTQRAM_DVS_MASK                                                             (0xF << APOLLO_RAM_DVS_CFG0_CFG_OUTQRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG0_CFG_MIBRAM_DVSE_OFFSET                                                           (9)
  #define APOLLO_RAM_DVS_CFG0_CFG_MIBRAM_DVSE_MASK                                                             (0x1 << APOLLO_RAM_DVS_CFG0_CFG_MIBRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG0_CFG_MIBRAM_DVS_OFFSET                                                            (5)
  #define APOLLO_RAM_DVS_CFG0_CFG_MIBRAM_DVS_MASK                                                              (0xF << APOLLO_RAM_DVS_CFG0_CFG_MIBRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG0_CFG_L2RAM_DVSE_OFFSET                                                            (4)
  #define APOLLO_RAM_DVS_CFG0_CFG_L2RAM_DVSE_MASK                                                              (0x1 << APOLLO_RAM_DVS_CFG0_CFG_L2RAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG0_CFG_L2RAM_DVS_OFFSET                                                             (0)
  #define APOLLO_RAM_DVS_CFG0_CFG_L2RAM_DVS_MASK                                                               (0xF << APOLLO_RAM_DVS_CFG0_CFG_L2RAM_DVS_OFFSET)

#define APOLLO_RAM_DVS_CFG1_ADDR                                                                               (0x23058)
  #define APOLLO_RAM_DVS_CFG1_CFG_INQRAM_DVSE_OFFSET                                                           (19)
  #define APOLLO_RAM_DVS_CFG1_CFG_INQRAM_DVSE_MASK                                                             (0x1 << APOLLO_RAM_DVS_CFG1_CFG_INQRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG1_CFG_INQRAM_DVS_OFFSET                                                            (15)
  #define APOLLO_RAM_DVS_CFG1_CFG_INQRAM_DVS_MASK                                                              (0xF << APOLLO_RAM_DVS_CFG1_CFG_INQRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG1_CFG_HSARAM_DVSE_OFFSET                                                           (14)
  #define APOLLO_RAM_DVS_CFG1_CFG_HSARAM_DVSE_MASK                                                             (0x1 << APOLLO_RAM_DVS_CFG1_CFG_HSARAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG1_CFG_HSARAM_DVS_OFFSET                                                            (10)
  #define APOLLO_RAM_DVS_CFG1_CFG_HSARAM_DVS_MASK                                                              (0xF << APOLLO_RAM_DVS_CFG1_CFG_HSARAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG1_CFG_CVLANRAM_DVSE_OFFSET                                                         (9)
  #define APOLLO_RAM_DVS_CFG1_CFG_CVLANRAM_DVSE_MASK                                                           (0x1 << APOLLO_RAM_DVS_CFG1_CFG_CVLANRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG1_CFG_CVLANRAM_DVS_OFFSET                                                          (5)
  #define APOLLO_RAM_DVS_CFG1_CFG_CVLANRAM_DVS_MASK                                                            (0xF << APOLLO_RAM_DVS_CFG1_CFG_CVLANRAM_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG1_CFG_ACTRAM_DVSE_OFFSET                                                           (4)
  #define APOLLO_RAM_DVS_CFG1_CFG_ACTRAM_DVSE_MASK                                                             (0x1 << APOLLO_RAM_DVS_CFG1_CFG_ACTRAM_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG1_CFG_ACTRAM_DVS_OFFSET                                                            (0)
  #define APOLLO_RAM_DVS_CFG1_CFG_ACTRAM_DVS_MASK                                                              (0xF << APOLLO_RAM_DVS_CFG1_CFG_ACTRAM_DVS_OFFSET)

#define APOLLO_HWPKT_GEN_STA_ADDR                                                                              (0x2305C)
  #define APOLLO_HWPKT_GEN_STA_HWPKT_GEN_SUS_OFFSET                                                            (8)
  #define APOLLO_HWPKT_GEN_STA_HWPKT_GEN_SUS_MASK                                                              (0xFF << APOLLO_HWPKT_GEN_STA_HWPKT_GEN_SUS_OFFSET)
  #define APOLLO_HWPKT_GEN_STA_HWPKT_GEN_STATUS_OFFSET                                                         (0)
  #define APOLLO_HWPKT_GEN_STA_HWPKT_GEN_STATUS_MASK                                                           (0xFF << APOLLO_HWPKT_GEN_STA_HWPKT_GEN_STATUS_OFFSET)

#define APOLLO_ALL_PORT_LKDN_TIME_ADDR                                                                         (0x194)
  #define APOLLO_ALL_PORT_LKDN_TIME_ALL_PORT_LKDN_TIME_OFFSET                                                  (0)
  #define APOLLO_ALL_PORT_LKDN_TIME_ALL_PORT_LKDN_TIME_MASK                                                    (0x1F << APOLLO_ALL_PORT_LKDN_TIME_ALL_PORT_LKDN_TIME_OFFSET)

#define APOLLO_MODE_EXT_ADDR                                                                                   (0x198)
  #define APOLLO_MODE_EXT_MODE_EXT_OFFSET                                                                      (0)
  #define APOLLO_MODE_EXT_MODE_EXT_MASK                                                                        (0xF << APOLLO_MODE_EXT_MODE_EXT_OFFSET)

#define APOLLO_GPHY_AFE_DBG_CFG_ADDR                                                                           (0x19C)
  #define APOLLO_GPHY_AFE_DBG_CFG_REG_ANA_OFFSET                                                               (2)
  #define APOLLO_GPHY_AFE_DBG_CFG_REG_ANA_MASK                                                                 (0xF << APOLLO_GPHY_AFE_DBG_CFG_REG_ANA_OFFSET)
  #define APOLLO_GPHY_AFE_DBG_CFG_EN_RTT2_OFFSET                                                               (1)
  #define APOLLO_GPHY_AFE_DBG_CFG_EN_RTT2_MASK                                                                 (0x1 << APOLLO_GPHY_AFE_DBG_CFG_EN_RTT2_OFFSET)
  #define APOLLO_GPHY_AFE_DBG_CFG_EN_RTT1_OFFSET                                                               (0)
  #define APOLLO_GPHY_AFE_DBG_CFG_EN_RTT1_MASK                                                                 (0x1 << APOLLO_GPHY_AFE_DBG_CFG_EN_RTT1_OFFSET)

#define APOLLO_AD5_CTRL_ADDR                                                                                   (0x1A0)
  #define APOLLO_AD5_CTRL_ISET_AD5_OFFSET                                                                      (7)
  #define APOLLO_AD5_CTRL_ISET_AD5_MASK                                                                        (0x7 << APOLLO_AD5_CTRL_ISET_AD5_OFFSET)
  #define APOLLO_AD5_CTRL_AVSET_AD5_OFFSET                                                                     (4)
  #define APOLLO_AD5_CTRL_AVSET_AD5_MASK                                                                       (0x7 << APOLLO_AD5_CTRL_AVSET_AD5_OFFSET)
  #define APOLLO_AD5_CTRL_VICM_AD5_OFFSET                                                                      (1)
  #define APOLLO_AD5_CTRL_VICM_AD5_MASK                                                                        (0x7 << APOLLO_AD5_CTRL_VICM_AD5_OFFSET)
  #define APOLLO_AD5_CTRL_VINSEL_AD5_OFFSET                                                                    (0)
  #define APOLLO_AD5_CTRL_VINSEL_AD5_MASK                                                                      (0x1 << APOLLO_AD5_CTRL_VINSEL_AD5_OFFSET)

#define APOLLO_PWM_CTRL1_ADDR                                                                                  (0x1A4)
  #define APOLLO_PWM_CTRL1_BYPASS_PWM_OFFSET                                                                   (13)
  #define APOLLO_PWM_CTRL1_BYPASS_PWM_MASK                                                                     (0x1 << APOLLO_PWM_CTRL1_BYPASS_PWM_OFFSET)
  #define APOLLO_PWM_CTRL1_ENCS_PWM_OFFSET                                                                     (12)
  #define APOLLO_PWM_CTRL1_ENCS_PWM_MASK                                                                       (0x1 << APOLLO_PWM_CTRL1_ENCS_PWM_OFFSET)
  #define APOLLO_PWM_CTRL1_ENSS_PWM_OFFSET                                                                     (11)
  #define APOLLO_PWM_CTRL1_ENSS_PWM_MASK                                                                       (0x1 << APOLLO_PWM_CTRL1_ENSS_PWM_OFFSET)
  #define APOLLO_PWM_CTRL1_EN_PWM_OFFSET                                                                       (10)
  #define APOLLO_PWM_CTRL1_EN_PWM_MASK                                                                         (0x1 << APOLLO_PWM_CTRL1_EN_PWM_OFFSET)
  #define APOLLO_PWM_CTRL1_FCK_PWM_OFFSET                                                                      (7)
  #define APOLLO_PWM_CTRL1_FCK_PWM_MASK                                                                        (0x7 << APOLLO_PWM_CTRL1_FCK_PWM_OFFSET)
  #define APOLLO_PWM_CTRL1_IB20UTO5U_PWM_OFFSET                                                                (5)
  #define APOLLO_PWM_CTRL1_IB20UTO5U_PWM_MASK                                                                  (0x3 << APOLLO_PWM_CTRL1_IB20UTO5U_PWM_OFFSET)
  #define APOLLO_PWM_CTRL1_IOS_PWM_OFFSET                                                                      (4)
  #define APOLLO_PWM_CTRL1_IOS_PWM_MASK                                                                        (0x1 << APOLLO_PWM_CTRL1_IOS_PWM_OFFSET)
  #define APOLLO_PWM_CTRL1_LATCH_PWM_OFFSET                                                                    (3)
  #define APOLLO_PWM_CTRL1_LATCH_PWM_MASK                                                                      (0x1 << APOLLO_PWM_CTRL1_LATCH_PWM_OFFSET)
  #define APOLLO_PWM_CTRL1_OCPT_PWM_OFFSET                                                                     (0)
  #define APOLLO_PWM_CTRL1_OCPT_PWM_MASK                                                                       (0x7 << APOLLO_PWM_CTRL1_OCPT_PWM_OFFSET)

#define APOLLO_PWM_CTRL2_ADDR                                                                                  (0x1A8)
  #define APOLLO_PWM_CTRL2_OVPT_PWM_OFFSET                                                                     (27)
  #define APOLLO_PWM_CTRL2_OVPT_PWM_MASK                                                                       (0x7 << APOLLO_PWM_CTRL2_OVPT_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_OOS_PWM_OFFSET                                                                      (26)
  #define APOLLO_PWM_CTRL2_OOS_PWM_MASK                                                                        (0x1 << APOLLO_PWM_CTRL2_OOS_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_OSC_PWM_OFFSET                                                                      (24)
  #define APOLLO_PWM_CTRL2_OSC_PWM_MASK                                                                        (0x3 << APOLLO_PWM_CTRL2_OSC_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_OVPWIN_PWM_OFFSET                                                                   (22)
  #define APOLLO_PWM_CTRL2_OVPWIN_PWM_MASK                                                                     (0x3 << APOLLO_PWM_CTRL2_OVPWIN_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_PWM_OFFSET                                                                          (21)
  #define APOLLO_PWM_CTRL2_PWM_MASK                                                                            (0x1 << APOLLO_PWM_CTRL2_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_SAWFREQ_PWM_OFFSET                                                                  (17)
  #define APOLLO_PWM_CTRL2_SAWFREQ_PWM_MASK                                                                    (0xF << APOLLO_PWM_CTRL2_SAWFREQ_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_SELOS_PWM_OFFSET                                                                    (16)
  #define APOLLO_PWM_CTRL2_SELOS_PWM_MASK                                                                      (0x1 << APOLLO_PWM_CTRL2_SELOS_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_SSCLK_PWM_OFFSET                                                                    (13)
  #define APOLLO_PWM_CTRL2_SSCLK_PWM_MASK                                                                      (0x7 << APOLLO_PWM_CTRL2_SSCLK_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_VCMOCP_PWM_OFFSET                                                                   (10)
  #define APOLLO_PWM_CTRL2_VCMOCP_PWM_MASK                                                                     (0x7 << APOLLO_PWM_CTRL2_VCMOCP_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_VREF09_PWM_OFFSET                                                                   (7)
  #define APOLLO_PWM_CTRL2_VREF09_PWM_MASK                                                                     (0x7 << APOLLO_PWM_CTRL2_VREF09_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_VREFOCP_PWM_OFFSET                                                                  (3)
  #define APOLLO_PWM_CTRL2_VREFOCP_PWM_MASK                                                                    (0xF << APOLLO_PWM_CTRL2_VREFOCP_PWM_OFFSET)
  #define APOLLO_PWM_CTRL2_VREFOVP_PWM_OFFSET                                                                  (0)
  #define APOLLO_PWM_CTRL2_VREFOVP_PWM_MASK                                                                    (0x7 << APOLLO_PWM_CTRL2_VREFOVP_PWM_OFFSET)

#define APOLLO_TM_DLY_ADDR                                                                                     (0x1AC)
  #define APOLLO_TM_DLY_CMPDLY_TM_OFFSET                                                                       (16)
  #define APOLLO_TM_DLY_CMPDLY_TM_MASK                                                                         (0xFFFF << APOLLO_TM_DLY_CMPDLY_TM_OFFSET)
  #define APOLLO_TM_DLY_PONDLY_TM_OFFSET                                                                       (0)
  #define APOLLO_TM_DLY_PONDLY_TM_MASK                                                                         (0xFFFF << APOLLO_TM_DLY_PONDLY_TM_OFFSET)

#define APOLLO_TM_CTRL_ADDR                                                                                    (0x1B0)
  #define APOLLO_TM_CTRL_ENABLE_TM_OFFSET                                                                      (17)
  #define APOLLO_TM_CTRL_ENABLE_TM_MASK                                                                        (0x1 << APOLLO_TM_CTRL_ENABLE_TM_OFFSET)
  #define APOLLO_TM_CTRL_REVERSE_TM_OFFSET                                                                     (16)
  #define APOLLO_TM_CTRL_REVERSE_TM_MASK                                                                       (0x1 << APOLLO_TM_CTRL_REVERSE_TM_OFFSET)
  #define APOLLO_TM_CTRL_SMPDLY_TM_OFFSET                                                                      (0)
  #define APOLLO_TM_CTRL_SMPDLY_TM_MASK                                                                        (0xFFFF << APOLLO_TM_CTRL_SMPDLY_TM_OFFSET)

#define APOLLO_TM_STS_ADDR                                                                                     (0x1B4)
  #define APOLLO_TM_STS_DATAVLD_TM_OFFSET                                                                      (6)
  #define APOLLO_TM_STS_DATAVLD_TM_MASK                                                                        (0x1 << APOLLO_TM_STS_DATAVLD_TM_OFFSET)
  #define APOLLO_TM_STS_DATAOUT_TM_OFFSET                                                                      (0)
  #define APOLLO_TM_STS_DATAOUT_TM_MASK                                                                        (0x3F << APOLLO_TM_STS_DATAOUT_TM_OFFSET)

#define APOLLO_AD5_ALARM_ADDR                                                                                  (0x1B8)
  #define APOLLO_AD5_ALARM_AD5_ALARM_TH_OFFSET                                                                 (0)
  #define APOLLO_AD5_ALARM_AD5_ALARM_TH_MASK                                                                   (0x1F << APOLLO_AD5_ALARM_AD5_ALARM_TH_OFFSET)

#define APOLLO_AD5_DATA_ADDR                                                                                   (0x1BC)
  #define APOLLO_AD5_DATA_AD5_DATAOUT_OFFSET                                                                   (0)
  #define APOLLO_AD5_DATA_AD5_DATAOUT_MASK                                                                     (0x1F << APOLLO_AD5_DATA_AD5_DATAOUT_OFFSET)

#define APOLLO_TM_ALARM_ADDR                                                                                   (0x1C0)
  #define APOLLO_TM_ALARM_TM_ALARM_TH_OFFSET                                                                   (0)
  #define APOLLO_TM_ALARM_TM_ALARM_TH_MASK                                                                     (0x3F << APOLLO_TM_ALARM_TM_ALARM_TH_OFFSET)

#define APOLLO_CHIP_INF_SEL_ADDR                                                                               (0x1C4)
  #define APOLLO_CHIP_INF_SEL_PHY4_EN_OFFSET                                                                   (1)
  #define APOLLO_CHIP_INF_SEL_PHY4_EN_MASK                                                                     (0x1 << APOLLO_CHIP_INF_SEL_PHY4_EN_OFFSET)
  #define APOLLO_CHIP_INF_SEL_CKGPHY_SEL_OFFSET                                                                (0)
  #define APOLLO_CHIP_INF_SEL_CKGPHY_SEL_MASK                                                                  (0x1 << APOLLO_CHIP_INF_SEL_CKGPHY_SEL_OFFSET)

#define APOLLO_AUTODET_CTRL_ADDR                                                                               (0x1C8)
  #define APOLLO_AUTODET_CTRL_SDS_FRC_LD_OFFSET                                                                (5)
  #define APOLLO_AUTODET_CTRL_SDS_FRC_LD_MASK                                                                  (0x1 << APOLLO_AUTODET_CTRL_SDS_FRC_LD_OFFSET)
  #define APOLLO_AUTODET_CTRL_SDS_TX_DISABLE_OFFSET                                                            (4)
  #define APOLLO_AUTODET_CTRL_SDS_TX_DISABLE_MASK                                                              (0x1 << APOLLO_AUTODET_CTRL_SDS_TX_DISABLE_OFFSET)
  #define APOLLO_AUTODET_CTRL_SDS_RX_DISABLE_OFFSET                                                            (3)
  #define APOLLO_AUTODET_CTRL_SDS_RX_DISABLE_MASK                                                              (0x1 << APOLLO_AUTODET_CTRL_SDS_RX_DISABLE_OFFSET)
  #define APOLLO_AUTODET_CTRL_SDS_PWRGATING_OFFSET                                                             (2)
  #define APOLLO_AUTODET_CTRL_SDS_PWRGATING_MASK                                                               (0x1 << APOLLO_AUTODET_CTRL_SDS_PWRGATING_OFFSET)
  #define APOLLO_AUTODET_CTRL_PHY4_LKDN_OFFSET                                                                 (1)
  #define APOLLO_AUTODET_CTRL_PHY4_LKDN_MASK                                                                   (0x1 << APOLLO_AUTODET_CTRL_PHY4_LKDN_OFFSET)
  #define APOLLO_AUTODET_CTRL_PHY4_DIX_RX_OFFSET                                                               (0)
  #define APOLLO_AUTODET_CTRL_PHY4_DIX_RX_MASK                                                                 (0x1 << APOLLO_AUTODET_CTRL_PHY4_DIX_RX_OFFSET)

#define APOLLO_AUTODET_STS_ADDR                                                                                (0x1CC)
  #define APOLLO_AUTODET_STS_FIB_SDET_OFFSET                                                                   (1)
  #define APOLLO_AUTODET_STS_FIB_SDET_MASK                                                                     (0x1 << APOLLO_AUTODET_STS_FIB_SDET_OFFSET)
  #define APOLLO_AUTODET_STS_PHY4_SDET_OFFSET                                                                  (0)
  #define APOLLO_AUTODET_STS_PHY4_SDET_MASK                                                                    (0x1 << APOLLO_AUTODET_STS_PHY4_SDET_OFFSET)

#define APOLLO_SLIC_INSEL_CTRL_ADDR                                                                            (0x1D0)
  #define APOLLO_SLIC_INSEL_CTRL_SLIC_EN_OFFSET                                                                (2)
  #define APOLLO_SLIC_INSEL_CTRL_SLIC_EN_MASK                                                                  (0x1 << APOLLO_SLIC_INSEL_CTRL_SLIC_EN_OFFSET)
  #define APOLLO_SLIC_INSEL_CTRL_SLIC_INFSEL_OFFSET                                                            (0)
  #define APOLLO_SLIC_INSEL_CTRL_SLIC_INFSEL_MASK                                                              (0x3 << APOLLO_SLIC_INSEL_CTRL_SLIC_INFSEL_OFFSET)

#define APOLLO_GPIO_CTRL_4_ADDR(index)                                                                         (0x1D4 + (((index >> 5) << 2))) /* index: 0-71 */
  #define APOLLO_GPIO_CTRL_4_SEL_GPIO_OFFSET(index)                                                            (index % 0x20)
  #define APOLLO_GPIO_CTRL_4_SEL_GPIO_MASK(index)                                                              (0x1 << APOLLO_GPIO_CTRL_4_SEL_GPIO_OFFSET(index))

#define APOLLO_SYS_PKT_BUF_CTRL_ADDR                                                                           (0x1E0)
  #define APOLLO_SYS_PKT_BUF_CTRL_PB_3M_OFFSET                                                                 (0)
  #define APOLLO_SYS_PKT_BUF_CTRL_PB_3M_MASK                                                                   (0x1 << APOLLO_SYS_PKT_BUF_CTRL_PB_3M_OFFSET)

#define APOLLO_DYNGASP_CTRL_ADDR                                                                               (0x1E4)
  #define APOLLO_DYNGASP_CTRL_DYNGASP_CMP_INV_OFFSET                                                           (3)
  #define APOLLO_DYNGASP_CTRL_DYNGASP_CMP_INV_MASK                                                             (0x1 << APOLLO_DYNGASP_CTRL_DYNGASP_CMP_INV_OFFSET)
  #define APOLLO_DYNGASP_CTRL_DYNGASP_OUT_INV_OFFSET                                                           (2)
  #define APOLLO_DYNGASP_CTRL_DYNGASP_OUT_INV_MASK                                                             (0x1 << APOLLO_DYNGASP_CTRL_DYNGASP_OUT_INV_OFFSET)
  #define APOLLO_DYNGASP_CTRL_DYNGASP_OUT_EN_OFFSET                                                            (1)
  #define APOLLO_DYNGASP_CTRL_DYNGASP_OUT_EN_MASK                                                              (0x1 << APOLLO_DYNGASP_CTRL_DYNGASP_OUT_EN_OFFSET)
  #define APOLLO_DYNGASP_CTRL_DYNGASP_OUT_PULL_OFFSET                                                          (0)
  #define APOLLO_DYNGASP_CTRL_DYNGASP_OUT_PULL_MASK                                                            (0x1 << APOLLO_DYNGASP_CTRL_DYNGASP_OUT_PULL_OFFSET)

#define APOLLO_BOND_STRAP_STS0_ADDR                                                                            (0x1E8)
  #define APOLLO_BOND_STRAP_STS0_BOND_STRAP_STS0_OFFSET                                                        (0)
  #define APOLLO_BOND_STRAP_STS0_BOND_STRAP_STS0_MASK                                                          (0xFFFFFFFF << APOLLO_BOND_STRAP_STS0_BOND_STRAP_STS0_OFFSET)

#define APOLLO_BOND_STRAP_STS1_ADDR                                                                            (0x1EC)
  #define APOLLO_BOND_STRAP_STS1_BOND_STRAP_STS1_OFFSET                                                        (0)
  #define APOLLO_BOND_STRAP_STS1_BOND_STRAP_STS1_MASK                                                          (0xFFFFFFFF << APOLLO_BOND_STRAP_STS1_BOND_STRAP_STS1_OFFSET)

#define APOLLO_BOND_STRAP_STS2_ADDR                                                                            (0x1F0)
  #define APOLLO_BOND_STRAP_STS2_BOND_STRAP_STS2_OFFSET                                                        (0)
  #define APOLLO_BOND_STRAP_STS2_BOND_STRAP_STS2_MASK                                                          (0xFFFFFFFF << APOLLO_BOND_STRAP_STS2_BOND_STRAP_STS2_OFFSET)

/*
 * Feature: MAC Control 
 */
#define APOLLO_FPGA_VER_MAC_ADDR                                                                               (0x23060)
  #define APOLLO_FPGA_VER_MAC_FPGA_VER_MAC_OFFSET                                                              (0)
  #define APOLLO_FPGA_VER_MAC_FPGA_VER_MAC_MASK                                                                (0xFFFFFFFF << APOLLO_FPGA_VER_MAC_FPGA_VER_MAC_OFFSET)

#define APOLLO_MAC_CPU_TAG_CTRL_ADDR                                                                           (0x23064)
  #define APOLLO_MAC_CPU_TAG_CTRL_TRAP_TAGET_INSERT_EN_OFFSET                                                  (8)
  #define APOLLO_MAC_CPU_TAG_CTRL_TRAP_TAGET_INSERT_EN_MASK                                                    (0x1 << APOLLO_MAC_CPU_TAG_CTRL_TRAP_TAGET_INSERT_EN_OFFSET)
  #define APOLLO_MAC_CPU_TAG_CTRL_DSL_PORT_EN_OFFSET                                                           (1)
  #define APOLLO_MAC_CPU_TAG_CTRL_DSL_PORT_EN_MASK                                                             (0x1 << APOLLO_MAC_CPU_TAG_CTRL_DSL_PORT_EN_OFFSET)
  #define APOLLO_MAC_CPU_TAG_CTRL_TAG_FORMAT_OFFSET                                                            (0)
  #define APOLLO_MAC_CPU_TAG_CTRL_TAG_FORMAT_MASK                                                              (0x1 << APOLLO_MAC_CPU_TAG_CTRL_TAG_FORMAT_OFFSET)

#define APOLLO_MAC_CPU_TAG_AWARE_CTRL_ADDR(port)                                                               (0x23068 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_MAC_CPU_TAG_AWARE_CTRL_EN_OFFSET(port)                                                        (port % 0x7)
  #define APOLLO_MAC_CPU_TAG_AWARE_CTRL_EN_MASK(port)                                                          (0x1 << APOLLO_MAC_CPU_TAG_AWARE_CTRL_EN_OFFSET(port))

#define APOLLO_ACCEPT_MAX_LEN_CTRL_ADDR(port)                                                                  (0x1100C + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_ACCEPT_MAX_LEN_CTRL_MAX_LENGTH_GIGA_OFFSET                                                    (1)
  #define APOLLO_ACCEPT_MAX_LEN_CTRL_MAX_LENGTH_GIGA_MASK                                                      (0x1 << APOLLO_ACCEPT_MAX_LEN_CTRL_MAX_LENGTH_GIGA_OFFSET)
  #define APOLLO_ACCEPT_MAX_LEN_CTRL_MAX_LENGTH_10_100_OFFSET                                                  (0)
  #define APOLLO_ACCEPT_MAX_LEN_CTRL_MAX_LENGTH_10_100_MASK                                                    (0x1 << APOLLO_ACCEPT_MAX_LEN_CTRL_MAX_LENGTH_10_100_OFFSET)

#define APOLLO_MAX_LENGTH_CFG1_ADDR                                                                            (0x11028)
  #define APOLLO_MAX_LENGTH_CFG1_ACCEPT_MAX_LENTH_CFG1_OFFSET                                                  (0)
  #define APOLLO_MAX_LENGTH_CFG1_ACCEPT_MAX_LENTH_CFG1_MASK                                                    (0x3FFF << APOLLO_MAX_LENGTH_CFG1_ACCEPT_MAX_LENTH_CFG1_OFFSET)

#define APOLLO_MAX_LENGTH_CFG0_ADDR                                                                            (0x2306C)
  #define APOLLO_MAX_LENGTH_CFG0_ACCEPT_MAX_LENTH_CFG0_OFFSET                                                  (0)
  #define APOLLO_MAX_LENGTH_CFG0_ACCEPT_MAX_LENTH_CFG0_MASK                                                    (0x3FFF << APOLLO_MAX_LENGTH_CFG0_ACCEPT_MAX_LENTH_CFG0_OFFSET)

#define APOLLO_MAX_LENGTH_LIMINT_IPG_ADDR                                                                      (0x23070)
  #define APOLLO_MAX_LENGTH_LIMINT_IPG_PAGES_BEFORE_FCDROP_OFFSET                                              (6)
  #define APOLLO_MAX_LENGTH_LIMINT_IPG_PAGES_BEFORE_FCDROP_MASK                                                (0xFF << APOLLO_MAX_LENGTH_LIMINT_IPG_PAGES_BEFORE_FCDROP_OFFSET)
  #define APOLLO_MAX_LENGTH_LIMINT_IPG_CHECK_MIN_IPG_RXDV_OFFSET                                               (5)
  #define APOLLO_MAX_LENGTH_LIMINT_IPG_CHECK_MIN_IPG_RXDV_MASK                                                 (0x1 << APOLLO_MAX_LENGTH_LIMINT_IPG_CHECK_MIN_IPG_RXDV_OFFSET)
  #define APOLLO_MAX_LENGTH_LIMINT_IPG_LIMIT_IPG_CFG_OFFSET                                                    (0)
  #define APOLLO_MAX_LENGTH_LIMINT_IPG_LIMIT_IPG_CFG_MASK                                                      (0x1F << APOLLO_MAX_LENGTH_LIMINT_IPG_LIMIT_IPG_CFG_OFFSET)

#define APOLLO_IOL_RXDROP_CFG_ADDR                                                                             (0x23074)
  #define APOLLO_IOL_RXDROP_CFG_RX_IOL_MAX_LENGTH_CFG_OFFSET                                                   (8)
  #define APOLLO_IOL_RXDROP_CFG_RX_IOL_MAX_LENGTH_CFG_MASK                                                     (0x1 << APOLLO_IOL_RXDROP_CFG_RX_IOL_MAX_LENGTH_CFG_OFFSET)
  #define APOLLO_IOL_RXDROP_CFG_RX_IOL_ERROR_LENGTH_CFG_OFFSET                                                 (7)
  #define APOLLO_IOL_RXDROP_CFG_RX_IOL_ERROR_LENGTH_CFG_MASK                                                   (0x1 << APOLLO_IOL_RXDROP_CFG_RX_IOL_ERROR_LENGTH_CFG_OFFSET)
  #define APOLLO_IOL_RXDROP_CFG_RX_NODROP_PAUSE_CFG_OFFSET                                                     (6)
  #define APOLLO_IOL_RXDROP_CFG_RX_NODROP_PAUSE_CFG_MASK                                                       (0x1 << APOLLO_IOL_RXDROP_CFG_RX_NODROP_PAUSE_CFG_OFFSET)
  #define APOLLO_IOL_RXDROP_CFG_RX_DV_CNT_CFG_OFFSET                                                           (0)
  #define APOLLO_IOL_RXDROP_CFG_RX_DV_CNT_CFG_MASK                                                             (0x3F << APOLLO_IOL_RXDROP_CFG_RX_DV_CNT_CFG_OFFSET)

#define APOLLO_CFG_BACKPRESSURE_ADDR                                                                           (0x23078)
  #define APOLLO_CFG_BACKPRESSURE_LONGTXE_OFFSET                                                               (3)
  #define APOLLO_CFG_BACKPRESSURE_LONGTXE_MASK                                                                 (0x1 << APOLLO_CFG_BACKPRESSURE_LONGTXE_OFFSET)
  #define APOLLO_CFG_BACKPRESSURE_EN_BYPASS_ERROR_OFFSET                                                       (2)
  #define APOLLO_CFG_BACKPRESSURE_EN_BYPASS_ERROR_MASK                                                         (0x1 << APOLLO_CFG_BACKPRESSURE_EN_BYPASS_ERROR_OFFSET)
  #define APOLLO_CFG_BACKPRESSURE_EN_BACKPRESSURE_OFFSET                                                       (1)
  #define APOLLO_CFG_BACKPRESSURE_EN_BACKPRESSURE_MASK                                                         (0x1 << APOLLO_CFG_BACKPRESSURE_EN_BACKPRESSURE_OFFSET)
  #define APOLLO_CFG_BACKPRESSURE_EN_48_PASS_1_OFFSET                                                          (0)
  #define APOLLO_CFG_BACKPRESSURE_EN_48_PASS_1_MASK                                                            (0x1 << APOLLO_CFG_BACKPRESSURE_EN_48_PASS_1_OFFSET)

#define APOLLO_CFG_UNHIOL_ADDR                                                                                 (0x2307C)
  #define APOLLO_CFG_UNHIOL_DIS_SKIP_FP_OFFSET                                                                 (8)
  #define APOLLO_CFG_UNHIOL_DIS_SKIP_FP_MASK                                                                   (0x1 << APOLLO_CFG_UNHIOL_DIS_SKIP_FP_OFFSET)
  #define APOLLO_CFG_UNHIOL_ITFSP_REG_OFFSET                                                                   (5)
  #define APOLLO_CFG_UNHIOL_ITFSP_REG_MASK                                                                     (0x7 << APOLLO_CFG_UNHIOL_ITFSP_REG_OFFSET)
  #define APOLLO_CFG_UNHIOL_IOL_16DROP_OFFSET                                                                  (4)
  #define APOLLO_CFG_UNHIOL_IOL_16DROP_MASK                                                                    (0x1 << APOLLO_CFG_UNHIOL_IOL_16DROP_OFFSET)
  #define APOLLO_CFG_UNHIOL_IOL_BACKOFF_OFFSET                                                                 (3)
  #define APOLLO_CFG_UNHIOL_IOL_BACKOFF_MASK                                                                   (0x1 << APOLLO_CFG_UNHIOL_IOL_BACKOFF_OFFSET)
  #define APOLLO_CFG_UNHIOL_BACKOFF_RANDOM_TIME_OFFSET                                                         (2)
  #define APOLLO_CFG_UNHIOL_BACKOFF_RANDOM_TIME_MASK                                                           (0x1 << APOLLO_CFG_UNHIOL_BACKOFF_RANDOM_TIME_OFFSET)
  #define APOLLO_CFG_UNHIOL_DISABLE_BACK_OFF_OFFSET                                                            (1)
  #define APOLLO_CFG_UNHIOL_DISABLE_BACK_OFF_MASK                                                              (0x1 << APOLLO_CFG_UNHIOL_DISABLE_BACK_OFF_OFFSET)
  #define APOLLO_CFG_UNHIOL_IPG_COMPENSATION_OFFSET                                                            (0)
  #define APOLLO_CFG_UNHIOL_IPG_COMPENSATION_MASK                                                              (0x1 << APOLLO_CFG_UNHIOL_IPG_COMPENSATION_OFFSET)

#define APOLLO_SWITCH_MAC_ADDR                                                                                 (0x23080)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC5_OFFSET                                                                 (40)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC5_MASK                                                                   (0xFF << APOLLO_SWITCH_MAC_SWITCH_MAC5_OFFSET)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC4_OFFSET                                                                 (32)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC4_MASK                                                                   (0xFF << APOLLO_SWITCH_MAC_SWITCH_MAC4_OFFSET)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC3_OFFSET                                                                 (24)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC3_MASK                                                                   (0xFF << APOLLO_SWITCH_MAC_SWITCH_MAC3_OFFSET)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC2_OFFSET                                                                 (16)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC2_MASK                                                                   (0xFF << APOLLO_SWITCH_MAC_SWITCH_MAC2_OFFSET)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC1_OFFSET                                                                 (8)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC1_MASK                                                                   (0xFF << APOLLO_SWITCH_MAC_SWITCH_MAC1_OFFSET)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC0_OFFSET                                                                 (0)
  #define APOLLO_SWITCH_MAC_SWITCH_MAC0_MASK                                                                   (0xFF << APOLLO_SWITCH_MAC_SWITCH_MAC0_OFFSET)

#define APOLLO_SWITCH_CTRL_ADDR                                                                                (0x23088)
  #define APOLLO_SWITCH_CTRL_SHORT_IPG_OFFSET                                                                  (1)
  #define APOLLO_SWITCH_CTRL_SHORT_IPG_MASK                                                                    (0x1 << APOLLO_SWITCH_CTRL_SHORT_IPG_OFFSET)
  #define APOLLO_SWITCH_CTRL_PAUSE_MAX128_OFFSET                                                               (0)
  #define APOLLO_SWITCH_CTRL_PAUSE_MAX128_MASK                                                                 (0x1 << APOLLO_SWITCH_CTRL_PAUSE_MAX128_OFFSET)

#define APOLLO_INBW_BOUND_ADDR                                                                                 (0x2308C)
  #define APOLLO_INBW_BOUND_HBOUND_OFFSET                                                                      (4)
  #define APOLLO_INBW_BOUND_HBOUND_MASK                                                                        (0xF << APOLLO_INBW_BOUND_HBOUND_OFFSET)
  #define APOLLO_INBW_BOUND_LBOUND_OFFSET                                                                      (0)
  #define APOLLO_INBW_BOUND_LBOUND_MASK                                                                        (0xF << APOLLO_INBW_BOUND_LBOUND_OFFSET)

#define APOLLO_MAX_FIFO_SIZE_ADDR                                                                              (0x23090)
  #define APOLLO_MAX_FIFO_SIZE_MAX_FIFO_SIZE_OFFSET                                                            (0)
  #define APOLLO_MAX_FIFO_SIZE_MAX_FIFO_SIZE_MASK                                                              (0xF << APOLLO_MAX_FIFO_SIZE_MAX_FIFO_SIZE_OFFSET)

#define APOLLO_P_TX_ERR_CNT_ADDR(port)                                                                         (0x20000 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_P_TX_ERR_CNT_TX_ERR_CNT_OFFSET                                                                (0)
  #define APOLLO_P_TX_ERR_CNT_TX_ERR_CNT_MASK                                                                  (0x7 << APOLLO_P_TX_ERR_CNT_TX_ERR_CNT_OFFSET)

#define APOLLO_P_CGSTTIMER_ADDR(port)                                                                          (0x20004 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_P_CGSTTIMER_RX_DMA_ERR_FLAG_OFFSET                                                            (0)
  #define APOLLO_P_CGSTTIMER_RX_DMA_ERR_FLAG_MASK                                                              (0x1 << APOLLO_P_CGSTTIMER_RX_DMA_ERR_FLAG_OFFSET)

#define APOLLO_P_MISC_ADDR(port)                                                                               (0x20008 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_P_MISC_LATE_COL_OFFSET                                                                        (5)
  #define APOLLO_P_MISC_LATE_COL_MASK                                                                          (0x1 << APOLLO_P_MISC_LATE_COL_OFFSET)
  #define APOLLO_P_MISC_SMALL_TAG_IPG_OFFSET                                                                   (4)
  #define APOLLO_P_MISC_SMALL_TAG_IPG_MASK                                                                     (0x1 << APOLLO_P_MISC_SMALL_TAG_IPG_OFFSET)
  #define APOLLO_P_MISC_TX_ITFSP_MODE_OFFSET                                                                   (3)
  #define APOLLO_P_MISC_TX_ITFSP_MODE_MASK                                                                     (0x1 << APOLLO_P_MISC_TX_ITFSP_MODE_OFFSET)
  #define APOLLO_P_MISC_RX_SPC_OFFSET                                                                          (2)
  #define APOLLO_P_MISC_RX_SPC_MASK                                                                            (0x1 << APOLLO_P_MISC_RX_SPC_OFFSET)
  #define APOLLO_P_MISC_CRC_SKIP_OFFSET                                                                        (1)
  #define APOLLO_P_MISC_CRC_SKIP_MASK                                                                          (0x1 << APOLLO_P_MISC_CRC_SKIP_OFFSET)
  #define APOLLO_P_MISC_MAC_LOOPBACK_OFFSET                                                                    (0)
  #define APOLLO_P_MISC_MAC_LOOPBACK_MASK                                                                      (0x1 << APOLLO_P_MISC_MAC_LOOPBACK_OFFSET)

#define APOLLO_P_CFG_FRC_RATE_ADDR(port)                                                                       (0x2000C + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_P_CFG_FRC_RATE_P_FORCE_RATE_OFFSET                                                            (0)
  #define APOLLO_P_CFG_FRC_RATE_P_FORCE_RATE_MASK                                                              (0xFFFFFFFF << APOLLO_P_CFG_FRC_RATE_P_FORCE_RATE_OFFSET)

#define APOLLO_P0_CUR_RATE_ADDR(port)                                                                          (0x20010 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_P0_CUR_RATE_P_CURENT_RATE_OFFSET                                                              (0)
  #define APOLLO_P0_CUR_RATE_P_CURENT_RATE_MASK                                                                (0xFFFFFFFF << APOLLO_P0_CUR_RATE_P_CURENT_RATE_OFFSET)

/*
 * Feature: PHY & Serdes 
 */
#define APOLLO_WSDS_ANA_00_ADDR                                                                                (0x22000)
  #define APOLLO_WSDS_ANA_00_REG_BG_OFFSET                                                                     (14)
  #define APOLLO_WSDS_ANA_00_REG_BG_MASK                                                                       (0x3 << APOLLO_WSDS_ANA_00_REG_BG_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_SPDSEL_OFFSET                                                                 (12)
  #define APOLLO_WSDS_ANA_00_REG_SPDSEL_MASK                                                                   (0x3 << APOLLO_WSDS_ANA_00_REG_SPDSEL_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_RX_SD_POR_SEL_OFFSET                                                          (11)
  #define APOLLO_WSDS_ANA_00_REG_RX_SD_POR_SEL_MASK                                                            (0x1 << APOLLO_WSDS_ANA_00_REG_RX_SD_POR_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_CDR_BYPASS_SDM_INT_OFFSET                                                     (10)
  #define APOLLO_WSDS_ANA_00_REG_CDR_BYPASS_SDM_INT_MASK                                                       (0x1 << APOLLO_WSDS_ANA_00_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_CDR_EN_LPF_MANUAL_OFFSET                                                      (9)
  #define APOLLO_WSDS_ANA_00_REG_CDR_EN_LPF_MANUAL_MASK                                                        (0x1 << APOLLO_WSDS_ANA_00_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_LOOPBACK_EN_OFFSET                                                            (8)
  #define APOLLO_WSDS_ANA_00_REG_LOOPBACK_EN_MASK                                                              (0x1 << APOLLO_WSDS_ANA_00_REG_LOOPBACK_EN_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_TX_EMP_OFFSET                                                                 (5)
  #define APOLLO_WSDS_ANA_00_REG_TX_EMP_MASK                                                                   (0x7 << APOLLO_WSDS_ANA_00_REG_TX_EMP_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_CDR_RESET_MANUAL_OFFSET                                                       (4)
  #define APOLLO_WSDS_ANA_00_REG_CDR_RESET_MANUAL_MASK                                                         (0x1 << APOLLO_WSDS_ANA_00_REG_CDR_RESET_MANUAL_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_CDR_RESET_SEL_OFFSET                                                          (3)
  #define APOLLO_WSDS_ANA_00_REG_CDR_RESET_SEL_MASK                                                            (0x1 << APOLLO_WSDS_ANA_00_REG_CDR_RESET_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_RX_SEL_CDR_AFEN_OFFSET                                                        (2)
  #define APOLLO_WSDS_ANA_00_REG_RX_SEL_CDR_AFEN_MASK                                                          (0x1 << APOLLO_WSDS_ANA_00_REG_RX_SEL_CDR_AFEN_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_CMU_BIG_KVCO_RX_OFFSET                                                        (1)
  #define APOLLO_WSDS_ANA_00_REG_CMU_BIG_KVCO_RX_MASK                                                          (0x1 << APOLLO_WSDS_ANA_00_REG_CMU_BIG_KVCO_RX_OFFSET)
  #define APOLLO_WSDS_ANA_00_REG_CMU_BYPASS_PI_RX_OFFSET                                                       (0)
  #define APOLLO_WSDS_ANA_00_REG_CMU_BYPASS_PI_RX_MASK                                                         (0x1 << APOLLO_WSDS_ANA_00_REG_CMU_BYPASS_PI_RX_OFFSET)

#define APOLLO_WSDS_ANA_01_ADDR                                                                                (0x22004)
  #define APOLLO_WSDS_ANA_01_REG_CDR_INT_INIT_OFFSET                                                           (2)
  #define APOLLO_WSDS_ANA_01_REG_CDR_INT_INIT_MASK                                                             (0x3FFF << APOLLO_WSDS_ANA_01_REG_CDR_INT_INIT_OFFSET)
  #define APOLLO_WSDS_ANA_01_REG_CMU_BYPASS_R2_OFFSET                                                          (1)
  #define APOLLO_WSDS_ANA_01_REG_CMU_BYPASS_R2_MASK                                                            (0x1 << APOLLO_WSDS_ANA_01_REG_CMU_BYPASS_R2_OFFSET)
  #define APOLLO_WSDS_ANA_01_REG_CDR_KD_OFFSET                                                                 (0)
  #define APOLLO_WSDS_ANA_01_REG_CDR_KD_MASK                                                                   (0x1 << APOLLO_WSDS_ANA_01_REG_CDR_KD_OFFSET)

#define APOLLO_WSDS_ANA_02_ADDR                                                                                (0x22008)
  #define APOLLO_WSDS_ANA_02_REG_CDR_KI_OFFSET                                                                 (13)
  #define APOLLO_WSDS_ANA_02_REG_CDR_KI_MASK                                                                   (0x7 << APOLLO_WSDS_ANA_02_REG_CDR_KI_OFFSET)
  #define APOLLO_WSDS_ANA_02_REG_EN_M_VALUE_OFFSET                                                             (9)
  #define APOLLO_WSDS_ANA_02_REG_EN_M_VALUE_MASK                                                               (0xF << APOLLO_WSDS_ANA_02_REG_EN_M_VALUE_OFFSET)
  #define APOLLO_WSDS_ANA_02_REG_ST_M_VALUE_OFFSET                                                             (4)
  #define APOLLO_WSDS_ANA_02_REG_ST_M_VALUE_MASK                                                               (0x1F << APOLLO_WSDS_ANA_02_REG_ST_M_VALUE_OFFSET)
  #define APOLLO_WSDS_ANA_02_REG_CDR_KP1_OFFSET                                                                (1)
  #define APOLLO_WSDS_ANA_02_REG_CDR_KP1_MASK                                                                  (0x7 << APOLLO_WSDS_ANA_02_REG_CDR_KP1_OFFSET)

#define APOLLO_WSDS_ANA_03_ADDR                                                                                (0x2200C)
  #define APOLLO_WSDS_ANA_03_REG_PI_M_MODE_OFFSET                                                              (15)
  #define APOLLO_WSDS_ANA_03_REG_PI_M_MODE_MASK                                                                (0x1 << APOLLO_WSDS_ANA_03_REG_PI_M_MODE_OFFSET)
  #define APOLLO_WSDS_ANA_03_REG_SQU_TRI_OFFSET                                                                (14)
  #define APOLLO_WSDS_ANA_03_REG_SQU_TRI_MASK                                                                  (0x1 << APOLLO_WSDS_ANA_03_REG_SQU_TRI_OFFSET)
  #define APOLLO_WSDS_ANA_03_REG_CDR_SEL_TESTOUT_OFFSET                                                        (12)
  #define APOLLO_WSDS_ANA_03_REG_CDR_SEL_TESTOUT_MASK                                                          (0x3 << APOLLO_WSDS_ANA_03_REG_CDR_SEL_TESTOUT_OFFSET)
  #define APOLLO_WSDS_ANA_03_REG_CDR_KP2_OFFSET                                                                (4)
  #define APOLLO_WSDS_ANA_03_REG_CDR_KP2_MASK                                                                  (0x7 << APOLLO_WSDS_ANA_03_REG_CDR_KP2_OFFSET)
  #define APOLLO_WSDS_ANA_03_REG_CMU_EN_CKOOBS_RX_OFFSET                                                       (0)
  #define APOLLO_WSDS_ANA_03_REG_CMU_EN_CKOOBS_RX_MASK                                                         (0x1 << APOLLO_WSDS_ANA_03_REG_CMU_EN_CKOOBS_RX_OFFSET)

#define APOLLO_WSDS_ANA_04_ADDR                                                                                (0x22010)
  #define APOLLO_WSDS_ANA_04_REG_BG_OFF_OFFSET                                                                 (7)
  #define APOLLO_WSDS_ANA_04_REG_BG_OFF_MASK                                                                   (0x1 << APOLLO_WSDS_ANA_04_REG_BG_OFF_OFFSET)
  #define APOLLO_WSDS_ANA_04_REG_BG_POW_OFFSET                                                                 (6)
  #define APOLLO_WSDS_ANA_04_REG_BG_POW_MASK                                                                   (0x1 << APOLLO_WSDS_ANA_04_REG_BG_POW_OFFSET)
  #define APOLLO_WSDS_ANA_04_REG_CKDEGLITCH_OFFSET                                                             (5)
  #define APOLLO_WSDS_ANA_04_REG_CKDEGLITCH_MASK                                                               (0x1 << APOLLO_WSDS_ANA_04_REG_CKDEGLITCH_OFFSET)
  #define APOLLO_WSDS_ANA_04_REG_CKOOBS_AUX_OFFSET                                                             (4)
  #define APOLLO_WSDS_ANA_04_REG_CKOOBS_AUX_MASK                                                               (0x1 << APOLLO_WSDS_ANA_04_REG_CKOOBS_AUX_OFFSET)
  #define APOLLO_WSDS_ANA_04_REG_CMU_CP_NEW_CP_RX_OFFSET                                                       (3)
  #define APOLLO_WSDS_ANA_04_REG_CMU_CP_NEW_CP_RX_MASK                                                         (0x1 << APOLLO_WSDS_ANA_04_REG_CMU_CP_NEW_CP_RX_OFFSET)
  #define APOLLO_WSDS_ANA_04_REG_CMU_LDO_EN_RX_OFFSET                                                          (2)
  #define APOLLO_WSDS_ANA_04_REG_CMU_LDO_EN_RX_MASK                                                            (0x1 << APOLLO_WSDS_ANA_04_REG_CMU_LDO_EN_RX_OFFSET)
  #define APOLLO_WSDS_ANA_04_REG_CMU_VC_DLY_RX_OFFSET                                                          (1)
  #define APOLLO_WSDS_ANA_04_REG_CMU_VC_DLY_RX_MASK                                                            (0x1 << APOLLO_WSDS_ANA_04_REG_CMU_VC_DLY_RX_OFFSET)

#define APOLLO_WSDS_ANA_05_ADDR                                                                                (0x22014)
  #define APOLLO_WSDS_ANA_05_REG_ACC2_MANUAL_OFFSET                                                            (15)
  #define APOLLO_WSDS_ANA_05_REG_ACC2_MANUAL_MASK                                                              (0x1 << APOLLO_WSDS_ANA_05_REG_ACC2_MANUAL_OFFSET)
  #define APOLLO_WSDS_ANA_05_REG_ACC2_PERIOD_OFFSET                                                            (5)
  #define APOLLO_WSDS_ANA_05_REG_ACC2_PERIOD_MASK                                                              (0x3FF << APOLLO_WSDS_ANA_05_REG_ACC2_PERIOD_OFFSET)
  #define APOLLO_WSDS_ANA_05_REG_CMU_PI_I_SEL_RX_OFFSET                                                        (0)
  #define APOLLO_WSDS_ANA_05_REG_CMU_PI_I_SEL_RX_MASK                                                          (0x7 << APOLLO_WSDS_ANA_05_REG_CMU_PI_I_SEL_RX_OFFSET)

#define APOLLO_WSDS_ANA_06_ADDR                                                                                (0x22018)
  #define APOLLO_WSDS_ANA_06_REG_CMU_SEL_CP_I_RX_40M_OFFSET                                                    (4)
  #define APOLLO_WSDS_ANA_06_REG_CMU_SEL_CP_I_RX_40M_MASK                                                      (0xF << APOLLO_WSDS_ANA_06_REG_CMU_SEL_CP_I_RX_40M_OFFSET)
  #define APOLLO_WSDS_ANA_06_REG_CMU_SEL_CP_I_RX_25M_OFFSET                                                    (0)
  #define APOLLO_WSDS_ANA_06_REG_CMU_SEL_CP_I_RX_25M_MASK                                                      (0xF << APOLLO_WSDS_ANA_06_REG_CMU_SEL_CP_I_RX_25M_OFFSET)

#define APOLLO_WSDS_ANA_07_ADDR                                                                                (0x2201C)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_R1_RX_40M_OFFSET                                                      (12)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_R1_RX_40M_MASK                                                        (0x7 << APOLLO_WSDS_ANA_07_REG_CMU_SEL_R1_RX_40M_OFFSET)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_R1_RX_25M_OFFSET                                                      (9)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_R1_RX_25M_MASK                                                        (0x7 << APOLLO_WSDS_ANA_07_REG_CMU_SEL_R1_RX_25M_OFFSET)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_DIV4_RX_OFFSET                                                        (8)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_DIV4_RX_MASK                                                          (0x1 << APOLLO_WSDS_ANA_07_REG_CMU_SEL_DIV4_RX_OFFSET)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_FREF_OFFSET                                                           (7)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_FREF_MASK                                                             (0x1 << APOLLO_WSDS_ANA_07_REG_CMU_SEL_FREF_OFFSET)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_PREDIV_RX_OFFSET                                                      (5)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_PREDIV_RX_MASK                                                        (0x3 << APOLLO_WSDS_ANA_07_REG_CMU_SEL_PREDIV_RX_OFFSET)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_VCO_RX_OFFSET                                                         (4)
  #define APOLLO_WSDS_ANA_07_REG_CMU_SEL_VCO_RX_MASK                                                           (0x1 << APOLLO_WSDS_ANA_07_REG_CMU_SEL_VCO_RX_OFFSET)
  #define APOLLO_WSDS_ANA_07_REG_TX_SWING_OFFSET                                                               (0)
  #define APOLLO_WSDS_ANA_07_REG_TX_SWING_MASK                                                                 (0x3 << APOLLO_WSDS_ANA_07_REG_TX_SWING_OFFSET)

#define APOLLO_WSDS_ANA_08_ADDR                                                                                (0x22020)
  #define APOLLO_WSDS_ANA_08_REG_CMU_VSEL_LDO_A_RX_OFFSET                                                      (6)
  #define APOLLO_WSDS_ANA_08_REG_CMU_VSEL_LDO_A_RX_MASK                                                        (0x7 << APOLLO_WSDS_ANA_08_REG_CMU_VSEL_LDO_A_RX_OFFSET)
  #define APOLLO_WSDS_ANA_08_REG_CMU_VSEL_LDO_D_OFFSET                                                         (3)
  #define APOLLO_WSDS_ANA_08_REG_CMU_VSEL_LDO_D_MASK                                                           (0x7 << APOLLO_WSDS_ANA_08_REG_CMU_VSEL_LDO_D_OFFSET)
  #define APOLLO_WSDS_ANA_08_REG_COMINIT_OFFSET                                                                (2)
  #define APOLLO_WSDS_ANA_08_REG_COMINIT_MASK                                                                  (0x1 << APOLLO_WSDS_ANA_08_REG_COMINIT_OFFSET)
  #define APOLLO_WSDS_ANA_08_REG_COMWAKE_OFFSET                                                                (1)
  #define APOLLO_WSDS_ANA_08_REG_COMWAKE_MASK                                                                  (0x1 << APOLLO_WSDS_ANA_08_REG_COMWAKE_OFFSET)
  #define APOLLO_WSDS_ANA_08_REG_EN_CLKREQ_OFFSET                                                              (0)
  #define APOLLO_WSDS_ANA_08_REG_EN_CLKREQ_MASK                                                                (0x1 << APOLLO_WSDS_ANA_08_REG_EN_CLKREQ_OFFSET)

#define APOLLO_WSDS_ANA_09_ADDR                                                                                (0x22024)
  #define APOLLO_WSDS_ANA_09_REG_EN_SATA_OFFSET                                                                (3)
  #define APOLLO_WSDS_ANA_09_REG_EN_SATA_MASK                                                                  (0x1 << APOLLO_WSDS_ANA_09_REG_EN_SATA_OFFSET)
  #define APOLLO_WSDS_ANA_09_REG_FORCE_RCVDET_OFFSET                                                           (2)
  #define APOLLO_WSDS_ANA_09_REG_FORCE_RCVDET_MASK                                                             (0x1 << APOLLO_WSDS_ANA_09_REG_FORCE_RCVDET_OFFSET)
  #define APOLLO_WSDS_ANA_09_REG_IBRXSEL_OFFSET                                                                (0)
  #define APOLLO_WSDS_ANA_09_REG_IBRXSEL_MASK                                                                  (0x3 << APOLLO_WSDS_ANA_09_REG_IBRXSEL_OFFSET)

#define APOLLO_WSDS_ANA_0A_ADDR                                                                                (0x22028)
  #define APOLLO_WSDS_ANA_0A_REG_IBTXSEL_OFFSET                                                                (14)
  #define APOLLO_WSDS_ANA_0A_REG_IBTXSEL_MASK                                                                  (0x3 << APOLLO_WSDS_ANA_0A_REG_IBTXSEL_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_CALI_OFFSET                                                              (12)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_CALI_MASK                                                                (0x3 << APOLLO_WSDS_ANA_0A_REG_OOBS_CALI_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_CALSEL_OFFSET                                                            (11)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_CALSEL_MASK                                                              (0x1 << APOLLO_WSDS_ANA_0A_REG_OOBS_CALSEL_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_CKSEL_OFFSET                                                             (10)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_CKSEL_MASK                                                               (0x1 << APOLLO_WSDS_ANA_0A_REG_OOBS_CKSEL_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_FORCECAL_OFFSET                                                          (9)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_FORCECAL_MASK                                                            (0x1 << APOLLO_WSDS_ANA_0A_REG_OOBS_FORCECAL_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_FREQSEL_OFFSET                                                           (8)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_FREQSEL_MASK                                                             (0x1 << APOLLO_WSDS_ANA_0A_REG_OOBS_FREQSEL_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_ISEL_OFFSET                                                              (7)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_ISEL_MASK                                                                (0x1 << APOLLO_WSDS_ANA_0A_REG_OOBS_ISEL_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_NSQDLY_OFFSET                                                            (6)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_NSQDLY_MASK                                                              (0x1 << APOLLO_WSDS_ANA_0A_REG_OOBS_NSQDLY_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_RXIDLE_MANUAL_OFFSET                                                     (5)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_RXIDLE_MANUAL_MASK                                                       (0x1 << APOLLO_WSDS_ANA_0A_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_SEL_OFFSET                                                               (4)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_SEL_MASK                                                                 (0x1 << APOLLO_WSDS_ANA_0A_REG_OOBS_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_SEN_OFFSET                                                               (0)
  #define APOLLO_WSDS_ANA_0A_REG_OOBS_SEN_MASK                                                                 (0xF << APOLLO_WSDS_ANA_0A_REG_OOBS_SEN_OFFSET)

#define APOLLO_WSDS_ANA_0B_ADDR                                                                                (0x2202C)
  #define APOLLO_WSDS_ANA_0B_REG_RX_DBG_SEL_OFFSET                                                             (14)
  #define APOLLO_WSDS_ANA_0B_REG_RX_DBG_SEL_MASK                                                               (0x3 << APOLLO_WSDS_ANA_0B_REG_RX_DBG_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_DCVS_SEL_OFFSET                                                            (13)
  #define APOLLO_WSDS_ANA_0B_REG_RX_DCVS_SEL_MASK                                                              (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_DCVS_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EN_KOFFSET_OFFSET                                                          (12)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EN_KOFFSET_MASK                                                            (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_EN_KOFFSET_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EN_SELF_OFFSET                                                             (11)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EN_SELF_MASK                                                               (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_EN_SELF_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EN_TEST_OFFSET                                                             (10)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EN_TEST_MASK                                                               (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_EN_TEST_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ_EN_SLICER_OFFSET                                                        (9)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ_EN_SLICER_MASK                                                          (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_EQ_EN_SLICER_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ_GAIN_OFFSET                                                             (7)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ_GAIN_MASK                                                               (0x3 << APOLLO_WSDS_ANA_0B_REG_RX_EQ_GAIN_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ_HOLD_OFFSET                                                             (6)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ_HOLD_MASK                                                               (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_EQ_HOLD_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ_SELREG_OFFSET                                                           (5)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ_SELREG_MASK                                                             (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_EQ_SELREG_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ2SEL_OFFSET                                                              (3)
  #define APOLLO_WSDS_ANA_0B_REG_RX_EQ2SEL_MASK                                                                (0x3 << APOLLO_WSDS_ANA_0B_REG_RX_EQ2SEL_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_FORCERUN_OFFSET                                                            (2)
  #define APOLLO_WSDS_ANA_0B_REG_RX_FORCERUN_MASK                                                              (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_FORCERUN_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_IDLE_SPD_OFFSET                                                            (1)
  #define APOLLO_WSDS_ANA_0B_REG_RX_IDLE_SPD_MASK                                                              (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_IDLE_SPD_OFFSET)
  #define APOLLO_WSDS_ANA_0B_REG_RX_IQDSEL_OFFSET                                                              (0)
  #define APOLLO_WSDS_ANA_0B_REG_RX_IQDSEL_MASK                                                                (0x1 << APOLLO_WSDS_ANA_0B_REG_RX_IQDSEL_OFFSET)

#define APOLLO_WSDS_ANA_0C_ADDR                                                                                (0x22030)
  #define APOLLO_WSDS_ANA_0C_REG_RX_EQ_IN_OFFSET                                                               (9)
  #define APOLLO_WSDS_ANA_0C_REG_RX_EQ_IN_MASK                                                                 (0x7F << APOLLO_WSDS_ANA_0C_REG_RX_EQ_IN_OFFSET)
  #define APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_ADJR_OFFSET                                                         (5)
  #define APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_ADJR_MASK                                                           (0xF << APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_ADJR_OFFSET)
  #define APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_AUTO_K_OFFSET                                                       (4)
  #define APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_AUTO_K_MASK                                                         (0x1 << APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_RANGE_OFFSET                                                        (2)
  #define APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_RANGE_MASK                                                          (0x3 << APOLLO_WSDS_ANA_0C_REG_RX_OFFSET_RANGE_OFFSET)
  #define APOLLO_WSDS_ANA_0C_REG_RX_PIENSEL_OFFSET                                                             (1)
  #define APOLLO_WSDS_ANA_0C_REG_RX_PIENSEL_MASK                                                               (0x1 << APOLLO_WSDS_ANA_0C_REG_RX_PIENSEL_OFFSET)
  #define APOLLO_WSDS_ANA_0C_REG_RX_PS_AFE_OFFSET                                                              (0)
  #define APOLLO_WSDS_ANA_0C_REG_RX_PS_AFE_MASK                                                                (0x1 << APOLLO_WSDS_ANA_0C_REG_RX_PS_AFE_OFFSET)

#define APOLLO_WSDS_ANA_0D_ADDR                                                                                (0x22034)
  #define APOLLO_WSDS_ANA_0D_REG_RX_PSAVE_SEL_OFFSET                                                           (15)
  #define APOLLO_WSDS_ANA_0D_REG_RX_PSAVE_SEL_MASK                                                             (0x1 << APOLLO_WSDS_ANA_0D_REG_RX_PSAVE_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_0D_REG_RX_SEL_RXIDLE_OFFSET                                                          (14)
  #define APOLLO_WSDS_ANA_0D_REG_RX_SEL_RXIDLE_MASK                                                            (0x1 << APOLLO_WSDS_ANA_0D_REG_RX_SEL_RXIDLE_OFFSET)
  #define APOLLO_WSDS_ANA_0D_REG_RX_TIMER_BER_OFFSET                                                           (9)
  #define APOLLO_WSDS_ANA_0D_REG_RX_TIMER_BER_MASK                                                             (0x1F << APOLLO_WSDS_ANA_0D_REG_RX_TIMER_BER_OFFSET)
  #define APOLLO_WSDS_ANA_0D_REG_RX_TIMER_EQ_OFFSET                                                            (4)
  #define APOLLO_WSDS_ANA_0D_REG_RX_TIMER_EQ_MASK                                                              (0x1F << APOLLO_WSDS_ANA_0D_REG_RX_TIMER_EQ_OFFSET)
  #define APOLLO_WSDS_ANA_0D_REG_RXDSEL_OFFSET                                                                 (2)
  #define APOLLO_WSDS_ANA_0D_REG_RXDSEL_MASK                                                                   (0x3 << APOLLO_WSDS_ANA_0D_REG_RXDSEL_OFFSET)
  #define APOLLO_WSDS_ANA_0D_REG_SERDES_MODE_OFFSET                                                            (0)
  #define APOLLO_WSDS_ANA_0D_REG_SERDES_MODE_MASK                                                              (0x3 << APOLLO_WSDS_ANA_0D_REG_SERDES_MODE_OFFSET)

#define APOLLO_WSDS_ANA_0E_ADDR                                                                                (0x22038)
  #define APOLLO_WSDS_ANA_0E_REG_RX_TIMER_LPF_OFFSET                                                           (11)
  #define APOLLO_WSDS_ANA_0E_REG_RX_TIMER_LPF_MASK                                                             (0x1F << APOLLO_WSDS_ANA_0E_REG_RX_TIMER_LPF_OFFSET)
  #define APOLLO_WSDS_ANA_0E_REG_TX_AMP_OFFSET                                                                 (8)
  #define APOLLO_WSDS_ANA_0E_REG_TX_AMP_MASK                                                                   (0x7 << APOLLO_WSDS_ANA_0E_REG_TX_AMP_OFFSET)
  #define APOLLO_WSDS_ANA_0E_REG_TX_BAMP_OFFSET                                                                (5)
  #define APOLLO_WSDS_ANA_0E_REG_TX_BAMP_MASK                                                                  (0x7 << APOLLO_WSDS_ANA_0E_REG_TX_BAMP_OFFSET)
  #define APOLLO_WSDS_ANA_0E_REG_TX_BEAEN_OFFSET                                                               (4)
  #define APOLLO_WSDS_ANA_0E_REG_TX_BEAEN_MASK                                                                 (0x1 << APOLLO_WSDS_ANA_0E_REG_TX_BEAEN_OFFSET)
  #define APOLLO_WSDS_ANA_0E_REG_TX_DLY_OFFSET                                                                 (2)
  #define APOLLO_WSDS_ANA_0E_REG_TX_DLY_MASK                                                                   (0x3 << APOLLO_WSDS_ANA_0E_REG_TX_DLY_OFFSET)
  #define APOLLO_WSDS_ANA_0E_REG_TX_EN_EMPHAS_OFFSET                                                           (1)
  #define APOLLO_WSDS_ANA_0E_REG_TX_EN_EMPHAS_MASK                                                             (0x1 << APOLLO_WSDS_ANA_0E_REG_TX_EN_EMPHAS_OFFSET)
  #define APOLLO_WSDS_ANA_0E_REG_TX_EN_TEST_OFFSET                                                             (0)
  #define APOLLO_WSDS_ANA_0E_REG_TX_EN_TEST_MASK                                                               (0x1 << APOLLO_WSDS_ANA_0E_REG_TX_EN_TEST_OFFSET)

#define APOLLO_WSDS_ANA_0F_ADDR                                                                                (0x2203C)
  #define APOLLO_WSDS_ANA_0F_REG_TX_EN_VCM_RES_OFFSET                                                          (3)
  #define APOLLO_WSDS_ANA_0F_REG_TX_EN_VCM_RES_MASK                                                            (0x1 << APOLLO_WSDS_ANA_0F_REG_TX_EN_VCM_RES_OFFSET)
  #define APOLLO_WSDS_ANA_0F_REG_TX_SEL_CKRD_DUTY_OFFSET                                                       (2)
  #define APOLLO_WSDS_ANA_0F_REG_TX_SEL_CKRD_DUTY_MASK                                                         (0x1 << APOLLO_WSDS_ANA_0F_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define APOLLO_WSDS_ANA_0F_REG_TX_SEL_VCM_OFFSET                                                             (0)
  #define APOLLO_WSDS_ANA_0F_REG_TX_SEL_VCM_MASK                                                               (0x3 << APOLLO_WSDS_ANA_0F_REG_TX_SEL_VCM_OFFSET)

#define APOLLO_WSDS_ANA_10_ADDR                                                                                (0x22040)
  #define APOLLO_WSDS_ANA_10_REG_Z0_NADJR_OFFSET                                                               (9)
  #define APOLLO_WSDS_ANA_10_REG_Z0_NADJR_MASK                                                                 (0xF << APOLLO_WSDS_ANA_10_REG_Z0_NADJR_OFFSET)
  #define APOLLO_WSDS_ANA_10_REG_Z0_NAUTO_K_OFFSET                                                             (8)
  #define APOLLO_WSDS_ANA_10_REG_Z0_NAUTO_K_MASK                                                               (0x1 << APOLLO_WSDS_ANA_10_REG_Z0_NAUTO_K_OFFSET)
  #define APOLLO_WSDS_ANA_10_REG_Z0_PADJR_OFFSET                                                               (3)
  #define APOLLO_WSDS_ANA_10_REG_Z0_PADJR_MASK                                                                 (0x1F << APOLLO_WSDS_ANA_10_REG_Z0_PADJR_OFFSET)
  #define APOLLO_WSDS_ANA_10_REG_Z0_PAUTO_K_OFFSET                                                             (2)
  #define APOLLO_WSDS_ANA_10_REG_Z0_PAUTO_K_MASK                                                               (0x1 << APOLLO_WSDS_ANA_10_REG_Z0_PAUTO_K_OFFSET)
  #define APOLLO_WSDS_ANA_10_REG_Z0_TEST_OFFSET                                                                (1)
  #define APOLLO_WSDS_ANA_10_REG_Z0_TEST_MASK                                                                  (0x1 << APOLLO_WSDS_ANA_10_REG_Z0_TEST_OFFSET)
  #define APOLLO_WSDS_ANA_10_REG_Z0_TUNE_OFFSET                                                                (0)
  #define APOLLO_WSDS_ANA_10_REG_Z0_TUNE_MASK                                                                  (0x1 << APOLLO_WSDS_ANA_10_REG_Z0_TUNE_OFFSET)

#define APOLLO_WSDS_ANA_11_ADDR                                                                                (0x22044)
  #define APOLLO_WSDS_ANA_11_REG_CMU_SEL_CP_RX_OFFSET                                                          (15)
  #define APOLLO_WSDS_ANA_11_REG_CMU_SEL_CP_RX_MASK                                                            (0x1 << APOLLO_WSDS_ANA_11_REG_CMU_SEL_CP_RX_OFFSET)
  #define APOLLO_WSDS_ANA_11_REG_OOBS_SEN_VAR_OFFSET                                                           (10)
  #define APOLLO_WSDS_ANA_11_REG_OOBS_SEN_VAR_MASK                                                             (0x1F << APOLLO_WSDS_ANA_11_REG_OOBS_SEN_VAR_OFFSET)
  #define APOLLO_WSDS_ANA_11_REG_SEL_IBLPF_OFFSET                                                              (9)
  #define APOLLO_WSDS_ANA_11_REG_SEL_IBLPF_MASK                                                                (0x1 << APOLLO_WSDS_ANA_11_REG_SEL_IBLPF_OFFSET)
  #define APOLLO_WSDS_ANA_11_REG_RX50_LINK_OFFSET                                                              (8)
  #define APOLLO_WSDS_ANA_11_REG_RX50_LINK_MASK                                                                (0x1 << APOLLO_WSDS_ANA_11_REG_RX50_LINK_OFFSET)
  #define APOLLO_WSDS_ANA_11_REG_TX_50_EN_OFFSET                                                               (7)
  #define APOLLO_WSDS_ANA_11_REG_TX_50_EN_MASK                                                                 (0x1 << APOLLO_WSDS_ANA_11_REG_TX_50_EN_OFFSET)

#define APOLLO_WSDS_ANA_12_ADDR                                                                                (0x22048)
  #define APOLLO_WSDS_ANA_12_DMY0_OFFSET                                                                       (0)
  #define APOLLO_WSDS_ANA_12_DMY0_MASK                                                                         (0xFFFFFFFF << APOLLO_WSDS_ANA_12_DMY0_OFFSET)

#define APOLLO_WSDS_ANA_13_ADDR                                                                                (0x2204C)
  #define APOLLO_WSDS_ANA_13_DMY1_OFFSET                                                                       (0)
  #define APOLLO_WSDS_ANA_13_DMY1_MASK                                                                         (0xFFFFFFFF << APOLLO_WSDS_ANA_13_DMY1_OFFSET)

#define APOLLO_WSDS_ANA_14_ADDR                                                                                (0x22050)
  #define APOLLO_WSDS_ANA_14_REG_CMU_CP_NEW_EN_TX_OFFSET                                                       (13)
  #define APOLLO_WSDS_ANA_14_REG_CMU_CP_NEW_EN_TX_MASK                                                         (0x1 << APOLLO_WSDS_ANA_14_REG_CMU_CP_NEW_EN_TX_OFFSET)
  #define APOLLO_WSDS_ANA_14_REG_CMU_SEL_CP_I_TX_OFFSET                                                        (9)
  #define APOLLO_WSDS_ANA_14_REG_CMU_SEL_CP_I_TX_MASK                                                          (0xF << APOLLO_WSDS_ANA_14_REG_CMU_SEL_CP_I_TX_OFFSET)
  #define APOLLO_WSDS_ANA_14_REG_CMU_SEL_CP_TX_OFFSET                                                          (8)
  #define APOLLO_WSDS_ANA_14_REG_CMU_SEL_CP_TX_MASK                                                            (0x1 << APOLLO_WSDS_ANA_14_REG_CMU_SEL_CP_TX_OFFSET)
  #define APOLLO_WSDS_ANA_14_REG_CMU_SEL_RS_TX_OFFSET                                                          (5)
  #define APOLLO_WSDS_ANA_14_REG_CMU_SEL_RS_TX_MASK                                                            (0x7 << APOLLO_WSDS_ANA_14_REG_CMU_SEL_RS_TX_OFFSET)
  #define APOLLO_WSDS_ANA_14_REG_CMU_BIG_KVCO_TX_OFFSET                                                        (4)
  #define APOLLO_WSDS_ANA_14_REG_CMU_BIG_KVCO_TX_MASK                                                          (0x1 << APOLLO_WSDS_ANA_14_REG_CMU_BIG_KVCO_TX_OFFSET)
  #define APOLLO_WSDS_ANA_14_REG_CMU_SEL_VCO_TX_OFFSET                                                         (3)
  #define APOLLO_WSDS_ANA_14_REG_CMU_SEL_VCO_TX_MASK                                                           (0x1 << APOLLO_WSDS_ANA_14_REG_CMU_SEL_VCO_TX_OFFSET)
  #define APOLLO_WSDS_ANA_14_REG_CMU_LDO_EN_TX_OFFSET                                                          (2)
  #define APOLLO_WSDS_ANA_14_REG_CMU_LDO_EN_TX_MASK                                                            (0x1 << APOLLO_WSDS_ANA_14_REG_CMU_LDO_EN_TX_OFFSET)
  #define APOLLO_WSDS_ANA_14_REG_CMU_VC_DLY_TX_OFFSET                                                          (1)
  #define APOLLO_WSDS_ANA_14_REG_CMU_VC_DLY_TX_MASK                                                            (0x1 << APOLLO_WSDS_ANA_14_REG_CMU_VC_DLY_TX_OFFSET)
  #define APOLLO_WSDS_ANA_14_REG_CMU_BYPASS_PI_TX_OFFSET                                                       (0)
  #define APOLLO_WSDS_ANA_14_REG_CMU_BYPASS_PI_TX_MASK                                                         (0x1 << APOLLO_WSDS_ANA_14_REG_CMU_BYPASS_PI_TX_OFFSET)

#define APOLLO_WSDS_ANA_15_ADDR                                                                                (0x22054)
  #define APOLLO_WSDS_ANA_15_REG_CMU_EN_GPHY_OFFSET                                                            (15)
  #define APOLLO_WSDS_ANA_15_REG_CMU_EN_GPHY_MASK                                                              (0x1 << APOLLO_WSDS_ANA_15_REG_CMU_EN_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_15_REG_CMU_PI_I_SEL_TX_OFFSET                                                        (12)
  #define APOLLO_WSDS_ANA_15_REG_CMU_PI_I_SEL_TX_MASK                                                          (0x7 << APOLLO_WSDS_ANA_15_REG_CMU_PI_I_SEL_TX_OFFSET)
  #define APOLLO_WSDS_ANA_15_REG_PREDIV_BYPASS_TX_OFFSET                                                       (11)
  #define APOLLO_WSDS_ANA_15_REG_PREDIV_BYPASS_TX_MASK                                                         (0x1 << APOLLO_WSDS_ANA_15_REG_PREDIV_BYPASS_TX_OFFSET)
  #define APOLLO_WSDS_ANA_15_REG_CMU_LDO_VREFSEL_TX_OFFSET                                                     (5)
  #define APOLLO_WSDS_ANA_15_REG_CMU_LDO_VREFSEL_TX_MASK                                                       (0x7 << APOLLO_WSDS_ANA_15_REG_CMU_LDO_VREFSEL_TX_OFFSET)
  #define APOLLO_WSDS_ANA_15_REG_CMU_PREDIV_TX_OFFSET                                                          (0)
  #define APOLLO_WSDS_ANA_15_REG_CMU_PREDIV_TX_MASK                                                            (0x1F << APOLLO_WSDS_ANA_15_REG_CMU_PREDIV_TX_OFFSET)

#define APOLLO_WSDS_ANA_16_ADDR                                                                                (0x22058)
  #define APOLLO_WSDS_ANA_16_REG_CMU_PREDIV_GPHY_OFFSET                                                        (13)
  #define APOLLO_WSDS_ANA_16_REG_CMU_PREDIV_GPHY_MASK                                                          (0x7 << APOLLO_WSDS_ANA_16_REG_CMU_PREDIV_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_16_REG_CMU_SEL_CP_GPHY_OFFSET                                                        (0)
  #define APOLLO_WSDS_ANA_16_REG_CMU_SEL_CP_GPHY_MASK                                                          (0x3 << APOLLO_WSDS_ANA_16_REG_CMU_SEL_CP_GPHY_OFFSET)

#define APOLLO_WSDS_ANA_17_ADDR                                                                                (0x2205C)
  #define APOLLO_WSDS_ANA_17_REG_CMU_POSTDIV_GPHY_40M_OFFSET                                                   (5)
  #define APOLLO_WSDS_ANA_17_REG_CMU_POSTDIV_GPHY_40M_MASK                                                     (0x1F << APOLLO_WSDS_ANA_17_REG_CMU_POSTDIV_GPHY_40M_OFFSET)
  #define APOLLO_WSDS_ANA_17_REG_CMU_POSTDIV_GPHY_25M_OFFSET                                                   (0)
  #define APOLLO_WSDS_ANA_17_REG_CMU_POSTDIV_GPHY_25M_MASK                                                     (0x1F << APOLLO_WSDS_ANA_17_REG_CMU_POSTDIV_GPHY_25M_OFFSET)

#define APOLLO_WSDS_ANA_18_ADDR                                                                                (0x22060)
  #define APOLLO_WSDS_ANA_18_REG_BEN_SWING_OFFSET                                                              (13)
  #define APOLLO_WSDS_ANA_18_REG_BEN_SWING_MASK                                                                (0x7 << APOLLO_WSDS_ANA_18_REG_BEN_SWING_OFFSET)
  #define APOLLO_WSDS_ANA_18_REG_BEN_SEL_CML_OFFSET                                                            (12)
  #define APOLLO_WSDS_ANA_18_REG_BEN_SEL_CML_MASK                                                              (0x1 << APOLLO_WSDS_ANA_18_REG_BEN_SEL_CML_OFFSET)
  #define APOLLO_WSDS_ANA_18_REG_BEN_V20_SEL_OFFSET                                                            (10)
  #define APOLLO_WSDS_ANA_18_REG_BEN_V20_SEL_MASK                                                              (0x3 << APOLLO_WSDS_ANA_18_REG_BEN_V20_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_18_REG_RX_EN_I_SAMPLER_OFFSET                                                        (9)
  #define APOLLO_WSDS_ANA_18_REG_RX_EN_I_SAMPLER_MASK                                                          (0x1 << APOLLO_WSDS_ANA_18_REG_RX_EN_I_SAMPLER_OFFSET)
  #define APOLLO_WSDS_ANA_18_REG_CMU_TX_OFF_OFFSET                                                             (7)
  #define APOLLO_WSDS_ANA_18_REG_CMU_TX_OFF_MASK                                                               (0x1 << APOLLO_WSDS_ANA_18_REG_CMU_TX_OFF_OFFSET)
  #define APOLLO_WSDS_ANA_18_REG_RX_KP1_2_OFFSET                                                               (4)
  #define APOLLO_WSDS_ANA_18_REG_RX_KP1_2_MASK                                                                 (0x7 << APOLLO_WSDS_ANA_18_REG_RX_KP1_2_OFFSET)
  #define APOLLO_WSDS_ANA_18_REG_RX_KP_DIV_OFFSET                                                              (2)
  #define APOLLO_WSDS_ANA_18_REG_RX_KP_DIV_MASK                                                                (0x3 << APOLLO_WSDS_ANA_18_REG_RX_KP_DIV_OFFSET)
  #define APOLLO_WSDS_ANA_18_REG_TX_CLK_SEL_OFFSET                                                             (0)
  #define APOLLO_WSDS_ANA_18_REG_TX_CLK_SEL_MASK                                                               (0x3 << APOLLO_WSDS_ANA_18_REG_TX_CLK_SEL_OFFSET)

#define APOLLO_WSDS_ANA_19_ADDR                                                                                (0x22064)
  #define APOLLO_WSDS_ANA_19_TX_DISABLE_OPTIC_OFFSET                                                           (13)
  #define APOLLO_WSDS_ANA_19_TX_DISABLE_OPTIC_MASK                                                             (0x1 << APOLLO_WSDS_ANA_19_TX_DISABLE_OPTIC_OFFSET)
  #define APOLLO_WSDS_ANA_19_CKRDY_GPHY_OFFSET                                                                 (12)
  #define APOLLO_WSDS_ANA_19_CKRDY_GPHY_MASK                                                                   (0x1 << APOLLO_WSDS_ANA_19_CKRDY_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_19_BER_NOTIFY_OFFSET                                                                 (11)
  #define APOLLO_WSDS_ANA_19_BER_NOTIFY_MASK                                                                   (0x1 << APOLLO_WSDS_ANA_19_BER_NOTIFY_OFFSET)
  #define APOLLO_WSDS_ANA_19_REG_RX_EQ_FILTER_OUT_OFFSET                                                       (4)
  #define APOLLO_WSDS_ANA_19_REG_RX_EQ_FILTER_OUT_MASK                                                         (0x7F << APOLLO_WSDS_ANA_19_REG_RX_EQ_FILTER_OUT_OFFSET)
  #define APOLLO_WSDS_ANA_19_REG_RX_OFFSET_CODE_OFFSET                                                         (0)
  #define APOLLO_WSDS_ANA_19_REG_RX_OFFSET_CODE_MASK                                                           (0xF << APOLLO_WSDS_ANA_19_REG_RX_OFFSET_CODE_OFFSET)

#define APOLLO_WSDS_ANA_1A_ADDR                                                                                (0x22068)
  #define APOLLO_WSDS_ANA_1A_REG_RX_SEL_SD_OFFSET                                                              (15)
  #define APOLLO_WSDS_ANA_1A_REG_RX_SEL_SD_MASK                                                                (0x1 << APOLLO_WSDS_ANA_1A_REG_RX_SEL_SD_OFFSET)
  #define APOLLO_WSDS_ANA_1A_REG_TX_V20_SEL_OFFSET                                                             (13)
  #define APOLLO_WSDS_ANA_1A_REG_TX_V20_SEL_MASK                                                               (0x3 << APOLLO_WSDS_ANA_1A_REG_TX_V20_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_1A_REG_DIVN_GPHY_REF_OFFSET                                                          (5)
  #define APOLLO_WSDS_ANA_1A_REG_DIVN_GPHY_REF_MASK                                                            (0xFF << APOLLO_WSDS_ANA_1A_REG_DIVN_GPHY_REF_OFFSET)
  #define APOLLO_WSDS_ANA_1A_REG_RX_ACC2_MANUAL_2_OFFSET                                                       (4)
  #define APOLLO_WSDS_ANA_1A_REG_RX_ACC2_MANUAL_2_MASK                                                         (0x1 << APOLLO_WSDS_ANA_1A_REG_RX_ACC2_MANUAL_2_OFFSET)
  #define APOLLO_WSDS_ANA_1A_REG_RX_SQU_TRI_2_OFFSET                                                           (3)
  #define APOLLO_WSDS_ANA_1A_REG_RX_SQU_TRI_2_MASK                                                             (0x1 << APOLLO_WSDS_ANA_1A_REG_RX_SQU_TRI_2_OFFSET)
  #define APOLLO_WSDS_ANA_1A_REG_RX_KP2_2_OFFSET                                                               (0)
  #define APOLLO_WSDS_ANA_1A_REG_RX_KP2_2_MASK                                                                 (0x7 << APOLLO_WSDS_ANA_1A_REG_RX_KP2_2_OFFSET)

#define APOLLO_WSDS_ANA_1B_ADDR                                                                                (0x2206C)
  #define APOLLO_WSDS_ANA_1B_REG_RX_ACC2_PERIOD_2_OFFSET                                                       (0)
  #define APOLLO_WSDS_ANA_1B_REG_RX_ACC2_PERIOD_2_MASK                                                         (0x3FF << APOLLO_WSDS_ANA_1B_REG_RX_ACC2_PERIOD_2_OFFSET)

#define APOLLO_WSDS_ANA_1C_ADDR                                                                                (0x22070)
  #define APOLLO_WSDS_ANA_1C_REG_RX_FILT_CONFIG_OFFSET                                                         (0)
  #define APOLLO_WSDS_ANA_1C_REG_RX_FILT_CONFIG_MASK                                                           (0xFF << APOLLO_WSDS_ANA_1C_REG_RX_FILT_CONFIG_OFFSET)

#define APOLLO_WSDS_ANA_1D_ADDR                                                                                (0x22074)
  #define APOLLO_WSDS_ANA_1D_REG_RX_INT_INIT_2_OFFSET                                                          (0)
  #define APOLLO_WSDS_ANA_1D_REG_RX_INT_INIT_2_MASK                                                            (0x3FFF << APOLLO_WSDS_ANA_1D_REG_RX_INT_INIT_2_OFFSET)

#define APOLLO_WSDS_ANA_1E_ADDR                                                                                (0x22078)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_ADP_TIME_GPHY_OFFSET                                                      (13)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_ADP_TIME_GPHY_MASK                                                        (0x7 << APOLLO_WSDS_ANA_1E_REG_CMU_ADP_TIME_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_AUTO_K_GPHY_OFFSET                                                        (12)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_AUTO_K_GPHY_MASK                                                          (0x1 << APOLLO_WSDS_ANA_1E_REG_CMU_AUTO_K_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_CALIB_TIME_GPHY_OFFSET                                                    (9)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_CALIB_TIME_GPHY_MASK                                                      (0x7 << APOLLO_WSDS_ANA_1E_REG_CMU_CALIB_TIME_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_CP_TIME_GPHY_OFFSET                                                       (6)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_CP_TIME_GPHY_MASK                                                         (0x7 << APOLLO_WSDS_ANA_1E_REG_CMU_CP_TIME_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_DIVIDE_NUM_GPHY_OFFSET                                                    (0)
  #define APOLLO_WSDS_ANA_1E_REG_CMU_DIVIDE_NUM_GPHY_MASK                                                      (0x3F << APOLLO_WSDS_ANA_1E_REG_CMU_DIVIDE_NUM_GPHY_OFFSET)

#define APOLLO_WSDS_ANA_1F_ADDR                                                                                (0x2207C)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_FLD_DSEL_GPHY_OFFSET                                                      (15)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_FLD_DSEL_GPHY_MASK                                                        (0x1 << APOLLO_WSDS_ANA_1F_REG_CMU_FLD_DSEL_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_ICP_SEL_GPHY_OFFSET                                                       (11)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_ICP_SEL_GPHY_MASK                                                         (0xF << APOLLO_WSDS_ANA_1F_REG_CMU_ICP_SEL_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_INIT_TIME_GPHY_OFFSET                                                     (8)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_INIT_TIME_GPHY_MASK                                                       (0x7 << APOLLO_WSDS_ANA_1F_REG_CMU_INIT_TIME_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_ISTANK_SEL_GPHY_OFFSET                                                    (6)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_ISTANK_SEL_GPHY_MASK                                                      (0x3 << APOLLO_WSDS_ANA_1F_REG_CMU_ISTANK_SEL_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_LCBIAS_LPF_EN_GPHY_OFFSET                                                 (5)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_LCBIAS_LPF_EN_GPHY_MASK                                                   (0x1 << APOLLO_WSDS_ANA_1F_REG_CMU_LCBIAS_LPF_EN_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_LCVCO_TR_GPHY_OFFSET                                                      (0)
  #define APOLLO_WSDS_ANA_1F_REG_CMU_LCVCO_TR_GPHY_MASK                                                        (0x1F << APOLLO_WSDS_ANA_1F_REG_CMU_LCVCO_TR_GPHY_OFFSET)

#define APOLLO_WSDS_ANA_20_ADDR                                                                                (0x22080)
  #define APOLLO_WSDS_ANA_20_REG_CMU_LOCK_DN_LIMIT_GPHY_OFFSET                                                 (0)
  #define APOLLO_WSDS_ANA_20_REG_CMU_LOCK_DN_LIMIT_GPHY_MASK                                                   (0x3FF << APOLLO_WSDS_ANA_20_REG_CMU_LOCK_DN_LIMIT_GPHY_OFFSET)

#define APOLLO_WSDS_ANA_21_ADDR                                                                                (0x22084)
  #define APOLLO_WSDS_ANA_21_REG_CMU_LOCK_UP_LIMIT_GPHY_OFFSET                                                 (0)
  #define APOLLO_WSDS_ANA_21_REG_CMU_LOCK_UP_LIMIT_GPHY_MASK                                                   (0x3FF << APOLLO_WSDS_ANA_21_REG_CMU_LOCK_UP_LIMIT_GPHY_OFFSET)

#define APOLLO_WSDS_ANA_22_ADDR                                                                                (0x22088)
  #define APOLLO_WSDS_ANA_22_REG_CMU_N_PLL_GPHY_OFFSET                                                         (10)
  #define APOLLO_WSDS_ANA_22_REG_CMU_N_PLL_GPHY_MASK                                                           (0x1F << APOLLO_WSDS_ANA_22_REG_CMU_N_PLL_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_22_REG_CMU_N_PLL_TX_OFFSET                                                           (2)
  #define APOLLO_WSDS_ANA_22_REG_CMU_N_PLL_TX_MASK                                                             (0xFF << APOLLO_WSDS_ANA_22_REG_CMU_N_PLL_TX_OFFSET)

#define APOLLO_WSDS_ANA_23_ADDR                                                                                (0x2208C)
  #define APOLLO_WSDS_ANA_23_REG_CMU_SEL_R_GPHY_OFFSET                                                         (9)
  #define APOLLO_WSDS_ANA_23_REG_CMU_SEL_R_GPHY_MASK                                                           (0x7 << APOLLO_WSDS_ANA_23_REG_CMU_SEL_R_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_23_REG_CMU_VSEL_LREG_GPHY_OFFSET                                                     (1)
  #define APOLLO_WSDS_ANA_23_REG_CMU_VSEL_LREG_GPHY_MASK                                                       (0x7 << APOLLO_WSDS_ANA_23_REG_CMU_VSEL_LREG_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_23_REG_SEL_IBN_OFFSET                                                                (0)
  #define APOLLO_WSDS_ANA_23_REG_SEL_IBN_MASK                                                                  (0x1 << APOLLO_WSDS_ANA_23_REG_SEL_IBN_OFFSET)

#define APOLLO_WSDS_ANA_24_ADDR                                                                                (0x22090)
  #define APOLLO_WSDS_ANA_24_REG_FREF_SEL_GPHY_OFFSET                                                          (12)
  #define APOLLO_WSDS_ANA_24_REG_FREF_SEL_GPHY_MASK                                                            (0x3 << APOLLO_WSDS_ANA_24_REG_FREF_SEL_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_TTL_DRI_SEL_OFFSET                                                            (10)
  #define APOLLO_WSDS_ANA_24_REG_TTL_DRI_SEL_MASK                                                              (0x3 << APOLLO_WSDS_ANA_24_REG_TTL_DRI_SEL_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_BEN_TTL_OUT_OFFSET                                                            (9)
  #define APOLLO_WSDS_ANA_24_REG_BEN_TTL_OUT_MASK                                                              (0x1 << APOLLO_WSDS_ANA_24_REG_BEN_TTL_OUT_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_CMU_AUTO_MODE_GPHY_OFFSET                                                     (8)
  #define APOLLO_WSDS_ANA_24_REG_CMU_AUTO_MODE_GPHY_MASK                                                       (0x1 << APOLLO_WSDS_ANA_24_REG_CMU_AUTO_MODE_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_CMU_CALIB_LATE_GPHY_OFFSET                                                    (7)
  #define APOLLO_WSDS_ANA_24_REG_CMU_CALIB_LATE_GPHY_MASK                                                      (0x1 << APOLLO_WSDS_ANA_24_REG_CMU_CALIB_LATE_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_CMU_CALIB_MANUAL_GPHY_OFFSET                                                  (6)
  #define APOLLO_WSDS_ANA_24_REG_CMU_CALIB_MANUAL_GPHY_MASK                                                    (0x1 << APOLLO_WSDS_ANA_24_REG_CMU_CALIB_MANUAL_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_CMU_CP_ADJ_EN_GPHY_OFFSET                                                     (5)
  #define APOLLO_WSDS_ANA_24_REG_CMU_CP_ADJ_EN_GPHY_MASK                                                       (0x1 << APOLLO_WSDS_ANA_24_REG_CMU_CP_ADJ_EN_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_CMU_CP_EN_MANUAL_GPHY_OFFSET                                                  (4)
  #define APOLLO_WSDS_ANA_24_REG_CMU_CP_EN_MANUAL_GPHY_MASK                                                    (0x1 << APOLLO_WSDS_ANA_24_REG_CMU_CP_EN_MANUAL_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_CMU_EN_TX_OFFSET                                                              (3)
  #define APOLLO_WSDS_ANA_24_REG_CMU_EN_TX_MASK                                                                (0x1 << APOLLO_WSDS_ANA_24_REG_CMU_EN_TX_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_CMU_START_EN_GPHY_MANUAL_OFFSET                                               (2)
  #define APOLLO_WSDS_ANA_24_REG_CMU_START_EN_GPHY_MANUAL_MASK                                                 (0x1 << APOLLO_WSDS_ANA_24_REG_CMU_START_EN_GPHY_MANUAL_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_CMU_WD_ENABLE_GPHY_OFFSET                                                     (1)
  #define APOLLO_WSDS_ANA_24_REG_CMU_WD_ENABLE_GPHY_MASK                                                       (0x1 << APOLLO_WSDS_ANA_24_REG_CMU_WD_ENABLE_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_24_REG_TX_DBG_SEL_OFFSET                                                             (0)
  #define APOLLO_WSDS_ANA_24_REG_TX_DBG_SEL_MASK                                                               (0x1 << APOLLO_WSDS_ANA_24_REG_TX_DBG_SEL_OFFSET)

#define APOLLO_WSDS_ANA_25_ADDR                                                                                (0x22094)
  #define APOLLO_WSDS_ANA_25_REG_CMU_F390K_GPHY_OFFSET                                                         (14)
  #define APOLLO_WSDS_ANA_25_REG_CMU_F390K_GPHY_MASK                                                           (0x3 << APOLLO_WSDS_ANA_25_REG_CMU_F390K_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_25_REG_CMU_LC_BUF_SEL_GPHY_OFFSET                                                    (12)
  #define APOLLO_WSDS_ANA_25_REG_CMU_LC_BUF_SEL_GPHY_MASK                                                      (0x3 << APOLLO_WSDS_ANA_25_REG_CMU_LC_BUF_SEL_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_25_REG_CMU_TIME0_CK_GPHY_OFFSET                                                      (9)
  #define APOLLO_WSDS_ANA_25_REG_CMU_TIME0_CK_GPHY_MASK                                                        (0x7 << APOLLO_WSDS_ANA_25_REG_CMU_TIME0_CK_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_25_REG_CMU_TIME2_RST_WIDTH_GPHY_OFFSET                                               (7)
  #define APOLLO_WSDS_ANA_25_REG_CMU_TIME2_RST_WIDTH_GPHY_MASK                                                 (0x3 << APOLLO_WSDS_ANA_25_REG_CMU_TIME2_RST_WIDTH_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_25_REG_CMU_TIME_RDY_CKOUT_GPHY_OFFSET                                                (5)
  #define APOLLO_WSDS_ANA_25_REG_CMU_TIME_RDY_CKOUT_GPHY_MASK                                                  (0x3 << APOLLO_WSDS_ANA_25_REG_CMU_TIME_RDY_CKOUT_GPHY_OFFSET)
  #define APOLLO_WSDS_ANA_25_REG_CMU_VCO_COARSE_GPHY_OFFSET                                                    (0)
  #define APOLLO_WSDS_ANA_25_REG_CMU_VCO_COARSE_GPHY_MASK                                                      (0x1F << APOLLO_WSDS_ANA_25_REG_CMU_VCO_COARSE_GPHY_OFFSET)

#define APOLLO_WSDS_DIG_00_ADDR                                                                                (0x22098)
  #define APOLLO_WSDS_DIG_00_CFG_SFT_RSB_ANA_OFFSET                                                            (11)
  #define APOLLO_WSDS_DIG_00_CFG_SFT_RSB_ANA_MASK                                                              (0x1 << APOLLO_WSDS_DIG_00_CFG_SFT_RSB_ANA_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_GPON_OFFSET                                                          (10)
  #define APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_GPON_MASK                                                            (0x1 << APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_GPON_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_EPON_OFFSET                                                          (9)
  #define APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_EPON_MASK                                                            (0x1 << APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_EPON_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_OFFSET                                                               (8)
  #define APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_MASK                                                                 (0x1 << APOLLO_WSDS_DIG_00_CFG_SFT_RSTB_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_FRCV_155M_EN_OFFSET                                                           (7)
  #define APOLLO_WSDS_DIG_00_CFG_FRCV_155M_EN_MASK                                                             (0x1 << APOLLO_WSDS_DIG_00_CFG_FRCV_155M_EN_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_FRC_155M_EN_OFFSET                                                            (6)
  #define APOLLO_WSDS_DIG_00_CFG_FRC_155M_EN_MASK                                                              (0x1 << APOLLO_WSDS_DIG_00_CFG_FRC_155M_EN_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_FRCV_125M_EN_OFFSET                                                           (5)
  #define APOLLO_WSDS_DIG_00_CFG_FRCV_125M_EN_MASK                                                             (0x1 << APOLLO_WSDS_DIG_00_CFG_FRCV_125M_EN_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_FRC_125M_EN_OFFSET                                                            (4)
  #define APOLLO_WSDS_DIG_00_CFG_FRC_125M_EN_MASK                                                              (0x1 << APOLLO_WSDS_DIG_00_CFG_FRC_125M_EN_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_FRCV_GMIICK_EN_OFFSET                                                         (3)
  #define APOLLO_WSDS_DIG_00_CFG_FRCV_GMIICK_EN_MASK                                                           (0x1 << APOLLO_WSDS_DIG_00_CFG_FRCV_GMIICK_EN_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_FRC_GMIICK_EN_OFFSET                                                          (2)
  #define APOLLO_WSDS_DIG_00_CFG_FRC_GMIICK_EN_MASK                                                            (0x1 << APOLLO_WSDS_DIG_00_CFG_FRC_GMIICK_EN_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_TXDIS_SEL_OFFSET                                                              (1)
  #define APOLLO_WSDS_DIG_00_CFG_TXDIS_SEL_MASK                                                                (0x1 << APOLLO_WSDS_DIG_00_CFG_TXDIS_SEL_OFFSET)
  #define APOLLO_WSDS_DIG_00_CFG_STOP_CLK_OFFSET                                                               (0)
  #define APOLLO_WSDS_DIG_00_CFG_STOP_CLK_MASK                                                                 (0x1 << APOLLO_WSDS_DIG_00_CFG_STOP_CLK_OFFSET)

#define APOLLO_WSDS_DIG_01_ADDR                                                                                (0x2209C)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_CMUEN_OFFSET                                                              (14)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_CMUEN_MASK                                                                (0x3 << APOLLO_WSDS_DIG_01_CFG_FRC_CMUEN_OFFSET)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_CMUEN_TX_OFFSET                                                           (12)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_CMUEN_TX_MASK                                                             (0x3 << APOLLO_WSDS_DIG_01_CFG_FRC_CMUEN_TX_OFFSET)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_RX_OOBS_EN_OFFSET                                                         (10)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_RX_OOBS_EN_MASK                                                           (0x3 << APOLLO_WSDS_DIG_01_CFG_FRC_RX_OOBS_EN_OFFSET)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_V2ANALOG_OFFSET                                                           (8)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_V2ANALOG_MASK                                                             (0x3 << APOLLO_WSDS_DIG_01_CFG_FRC_V2ANALOG_OFFSET)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_PDOWN_OFFSET                                                              (6)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_PDOWN_MASK                                                                (0x3 << APOLLO_WSDS_DIG_01_CFG_FRC_PDOWN_OFFSET)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_RX_EN_OFFSET                                                              (4)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_RX_EN_MASK                                                                (0x3 << APOLLO_WSDS_DIG_01_CFG_FRC_RX_EN_OFFSET)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_NOTIFY_OFFSET                                                             (2)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_NOTIFY_MASK                                                               (0x3 << APOLLO_WSDS_DIG_01_CFG_FRC_NOTIFY_OFFSET)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_RXIDLE_OFFSET                                                             (0)
  #define APOLLO_WSDS_DIG_01_CFG_FRC_RXIDLE_MASK                                                               (0x3 << APOLLO_WSDS_DIG_01_CFG_FRC_RXIDLE_OFFSET)

#define APOLLO_WSDS_DIG_02_ADDR                                                                                (0x220A0)
  #define APOLLO_WSDS_DIG_02_CFG_FRCV_SEL_FX100_OFFSET                                                         (9)
  #define APOLLO_WSDS_DIG_02_CFG_FRCV_SEL_FX100_MASK                                                           (0x1 << APOLLO_WSDS_DIG_02_CFG_FRCV_SEL_FX100_OFFSET)
  #define APOLLO_WSDS_DIG_02_CFG_FRC_SEL_FX100_OFFSET                                                          (8)
  #define APOLLO_WSDS_DIG_02_CFG_FRC_SEL_FX100_MASK                                                            (0x1 << APOLLO_WSDS_DIG_02_CFG_FRC_SEL_FX100_OFFSET)
  #define APOLLO_WSDS_DIG_02_CFG_SDS_PHY_MODE_OFFSET                                                           (7)
  #define APOLLO_WSDS_DIG_02_CFG_SDS_PHY_MODE_MASK                                                             (0x1 << APOLLO_WSDS_DIG_02_CFG_SDS_PHY_MODE_OFFSET)
  #define APOLLO_WSDS_DIG_02_FRC_REG4_EN_OFFSET                                                                (6)
  #define APOLLO_WSDS_DIG_02_FRC_REG4_EN_MASK                                                                  (0x1 << APOLLO_WSDS_DIG_02_FRC_REG4_EN_OFFSET)
  #define APOLLO_WSDS_DIG_02_FRC_REG4_FIB100_OFFSET                                                            (5)
  #define APOLLO_WSDS_DIG_02_FRC_REG4_FIB100_MASK                                                              (0x1 << APOLLO_WSDS_DIG_02_FRC_REG4_FIB100_OFFSET)
  #define APOLLO_WSDS_DIG_02_CFG_LPI_GMII_SEL_OFFSET                                                           (4)
  #define APOLLO_WSDS_DIG_02_CFG_LPI_GMII_SEL_MASK                                                             (0x1 << APOLLO_WSDS_DIG_02_CFG_LPI_GMII_SEL_OFFSET)
  #define APOLLO_WSDS_DIG_02_CFG_CMD_STOP_GLI_CLK_OFFSET                                                       (0)
  #define APOLLO_WSDS_DIG_02_CFG_CMD_STOP_GLI_CLK_MASK                                                         (0xF << APOLLO_WSDS_DIG_02_CFG_CMD_STOP_GLI_CLK_OFFSET)

#define APOLLO_WSDS_DIG_03_ADDR                                                                                (0x220A4)
  #define APOLLO_WSDS_DIG_03_CFG_TXDIS_SEL_DLY_OFFSET                                                          (4)
  #define APOLLO_WSDS_DIG_03_CFG_TXDIS_SEL_DLY_MASK                                                            (0x7 << APOLLO_WSDS_DIG_03_CFG_TXDIS_SEL_DLY_OFFSET)
  #define APOLLO_WSDS_DIG_03_CFG_D2ANLOG_SEL_OFFSET                                                            (0)
  #define APOLLO_WSDS_DIG_03_CFG_D2ANLOG_SEL_MASK                                                              (0xF << APOLLO_WSDS_DIG_03_CFG_D2ANLOG_SEL_OFFSET)

#define APOLLO_WSDS_DIG_04_ADDR                                                                                (0x220A8)
  #define APOLLO_WSDS_DIG_04_CFG_AFE_LPK_EN_OFFSET                                                             (2)
  #define APOLLO_WSDS_DIG_04_CFG_AFE_LPK_EN_MASK                                                               (0x1 << APOLLO_WSDS_DIG_04_CFG_AFE_LPK_EN_OFFSET)
  #define APOLLO_WSDS_DIG_04_CFG_DIG_LPK_EN_OFFSET                                                             (1)
  #define APOLLO_WSDS_DIG_04_CFG_DIG_LPK_EN_MASK                                                               (0x1 << APOLLO_WSDS_DIG_04_CFG_DIG_LPK_EN_OFFSET)
  #define APOLLO_WSDS_DIG_04_CFG_RMT_LPK_EN_OFFSET                                                             (0)
  #define APOLLO_WSDS_DIG_04_CFG_RMT_LPK_EN_MASK                                                               (0x1 << APOLLO_WSDS_DIG_04_CFG_RMT_LPK_EN_OFFSET)

#define APOLLO_WSDS_DIG_05_ADDR                                                                                (0x220AC)
  #define APOLLO_WSDS_DIG_05_CFG_DMY0_OFFSET                                                                   (0)
  #define APOLLO_WSDS_DIG_05_CFG_DMY0_MASK                                                                     (0xFFFFFFFF << APOLLO_WSDS_DIG_05_CFG_DMY0_OFFSET)

#define APOLLO_WSDS_DIG_06_ADDR                                                                                (0x220B0)
  #define APOLLO_WSDS_DIG_06_CFG_DMY1_OFFSET                                                                   (0)
  #define APOLLO_WSDS_DIG_06_CFG_DMY1_MASK                                                                     (0xFFFFFFFF << APOLLO_WSDS_DIG_06_CFG_DMY1_OFFSET)

#define APOLLO_WSDS_DIG_07_ADDR                                                                                (0x220B4)
  #define APOLLO_WSDS_DIG_07_CFG_DBG_TRAN_SEL_OFFSET                                                           (0)
  #define APOLLO_WSDS_DIG_07_CFG_DBG_TRAN_SEL_MASK                                                             (0xFFFF << APOLLO_WSDS_DIG_07_CFG_DBG_TRAN_SEL_OFFSET)

#define APOLLO_WSDS_DIG_08_ADDR                                                                                (0x220B8)
  #define APOLLO_WSDS_DIG_08_CFG_BYPASS_PI_RX_OFFSET                                                           (7)
  #define APOLLO_WSDS_DIG_08_CFG_BYPASS_PI_RX_MASK                                                             (0x1 << APOLLO_WSDS_DIG_08_CFG_BYPASS_PI_RX_OFFSET)
  #define APOLLO_WSDS_DIG_08_CFG_EN_CENTER_IN_RX_OFFSET                                                        (5)
  #define APOLLO_WSDS_DIG_08_CFG_EN_CENTER_IN_RX_MASK                                                          (0x1 << APOLLO_WSDS_DIG_08_CFG_EN_CENTER_IN_RX_OFFSET)
  #define APOLLO_WSDS_DIG_08_CFG_EN_SSC_RX_OFFSET                                                              (3)
  #define APOLLO_WSDS_DIG_08_CFG_EN_SSC_RX_MASK                                                                (0x1 << APOLLO_WSDS_DIG_08_CFG_EN_SSC_RX_OFFSET)
  #define APOLLO_WSDS_DIG_08_CFG_ORDER_RX_OFFSET                                                               (1)
  #define APOLLO_WSDS_DIG_08_CFG_ORDER_RX_MASK                                                                 (0x1 << APOLLO_WSDS_DIG_08_CFG_ORDER_RX_OFFSET)

#define APOLLO_WSDS_DIG_09_ADDR                                                                                (0x220BC)
  #define APOLLO_WSDS_DIG_09_CFG_SEL_MODE_RX_OFFSET                                                            (15)
  #define APOLLO_WSDS_DIG_09_CFG_SEL_MODE_RX_MASK                                                              (0x1 << APOLLO_WSDS_DIG_09_CFG_SEL_MODE_RX_OFFSET)
  #define APOLLO_WSDS_DIG_09_CFG_WTG_SEL_RX_OFFSET                                                             (11)
  #define APOLLO_WSDS_DIG_09_CFG_WTG_SEL_RX_MASK                                                               (0x7 << APOLLO_WSDS_DIG_09_CFG_WTG_SEL_RX_OFFSET)
  #define APOLLO_WSDS_DIG_09_CFG_FRC_POW_SSCD_RX_OFFSET                                                        (7)
  #define APOLLO_WSDS_DIG_09_CFG_FRC_POW_SSCD_RX_MASK                                                          (0x1 << APOLLO_WSDS_DIG_09_CFG_FRC_POW_SSCD_RX_OFFSET)
  #define APOLLO_WSDS_DIG_09_CFG_FRC_N_PLL_RX_OFFSET                                                           (5)
  #define APOLLO_WSDS_DIG_09_CFG_FRC_N_PLL_RX_MASK                                                             (0x1 << APOLLO_WSDS_DIG_09_CFG_FRC_N_PLL_RX_OFFSET)
  #define APOLLO_WSDS_DIG_09_CFG_FRC_PH_SEL_RX_OFFSET                                                          (3)
  #define APOLLO_WSDS_DIG_09_CFG_FRC_PH_SEL_RX_MASK                                                            (0x1 << APOLLO_WSDS_DIG_09_CFG_FRC_PH_SEL_RX_OFFSET)
  #define APOLLO_WSDS_DIG_09_CFG_FRCV_POW_SSCD_RX_OFFSET                                                       (1)
  #define APOLLO_WSDS_DIG_09_CFG_FRCV_POW_SSCD_RX_MASK                                                         (0x1 << APOLLO_WSDS_DIG_09_CFG_FRCV_POW_SSCD_RX_OFFSET)

#define APOLLO_WSDS_DIG_0A_ADDR                                                                                (0x220C0)
  #define APOLLO_WSDS_DIG_0A_CFG_F_CODE_RX_25M_OFFSET                                                          (0)
  #define APOLLO_WSDS_DIG_0A_CFG_F_CODE_RX_25M_MASK                                                            (0xFFF << APOLLO_WSDS_DIG_0A_CFG_F_CODE_RX_25M_OFFSET)

#define APOLLO_WSDS_DIG_0B_ADDR                                                                                (0x220C4)
  #define APOLLO_WSDS_DIG_0B_CFG_F_CODE_RX_40M_OFFSET                                                          (0)
  #define APOLLO_WSDS_DIG_0B_CFG_F_CODE_RX_40M_MASK                                                            (0xFFF << APOLLO_WSDS_DIG_0B_CFG_F_CODE_RX_40M_OFFSET)

#define APOLLO_WSDS_DIG_0C_ADDR                                                                                (0x220C8)
  #define APOLLO_WSDS_DIG_0C_CFG_N_CODE_RX_25M_OFFSET                                                          (0)
  #define APOLLO_WSDS_DIG_0C_CFG_N_CODE_RX_25M_MASK                                                            (0x1FF << APOLLO_WSDS_DIG_0C_CFG_N_CODE_RX_25M_OFFSET)

#define APOLLO_WSDS_DIG_0D_ADDR                                                                                (0x220CC)
  #define APOLLO_WSDS_DIG_0D_CFG_N_CODE_RX_40M_OFFSET                                                          (0)
  #define APOLLO_WSDS_DIG_0D_CFG_N_CODE_RX_40M_MASK                                                            (0x1FF << APOLLO_WSDS_DIG_0D_CFG_N_CODE_RX_40M_OFFSET)

#define APOLLO_WSDS_DIG_0E_ADDR                                                                                (0x220D0)
  #define APOLLO_WSDS_DIG_0E_CFG_STEP_IN_RX_OFFSET                                                             (0)
  #define APOLLO_WSDS_DIG_0E_CFG_STEP_IN_RX_MASK                                                               (0x1FFF << APOLLO_WSDS_DIG_0E_CFG_STEP_IN_RX_OFFSET)

#define APOLLO_WSDS_DIG_0F_ADDR                                                                                (0x220D4)
  #define APOLLO_WSDS_DIG_0F_CFG_TBASE_RX_OFFSET                                                               (0)
  #define APOLLO_WSDS_DIG_0F_CFG_TBASE_RX_MASK                                                                 (0xFFF << APOLLO_WSDS_DIG_0F_CFG_TBASE_RX_OFFSET)

#define APOLLO_WSDS_DIG_10_ADDR                                                                                (0x220D8)
  #define APOLLO_WSDS_DIG_10_CFG_FRCV_N_PLL_RX_OFFSET                                                          (0)
  #define APOLLO_WSDS_DIG_10_CFG_FRCV_N_PLL_RX_MASK                                                            (0x1FF << APOLLO_WSDS_DIG_10_CFG_FRCV_N_PLL_RX_OFFSET)

#define APOLLO_WSDS_DIG_11_ADDR                                                                                (0x220DC)
  #define APOLLO_WSDS_DIG_11_CFG_FRCV_PH_SEL_RX_OFFSET                                                         (0)
  #define APOLLO_WSDS_DIG_11_CFG_FRCV_PH_SEL_RX_MASK                                                           (0xFFFF << APOLLO_WSDS_DIG_11_CFG_FRCV_PH_SEL_RX_OFFSET)

#define APOLLO_WSDS_DIG_12_ADDR                                                                                (0x220E0)
  #define APOLLO_WSDS_DIG_12_CFG_WD_ENABLE_RX_OFFSET                                                           (11)
  #define APOLLO_WSDS_DIG_12_CFG_WD_ENABLE_RX_MASK                                                             (0x1 << APOLLO_WSDS_DIG_12_CFG_WD_ENABLE_RX_OFFSET)
  #define APOLLO_WSDS_DIG_12_CFG_WD_ENABLE_TX_OFFSET                                                           (10)
  #define APOLLO_WSDS_DIG_12_CFG_WD_ENABLE_TX_MASK                                                             (0x1 << APOLLO_WSDS_DIG_12_CFG_WD_ENABLE_TX_OFFSET)
  #define APOLLO_WSDS_DIG_12_CFG_F390K_RX_OFFSET                                                               (7)
  #define APOLLO_WSDS_DIG_12_CFG_F390K_RX_MASK                                                                 (0x3 << APOLLO_WSDS_DIG_12_CFG_F390K_RX_OFFSET)
  #define APOLLO_WSDS_DIG_12_CFG_F390K_TX_OFFSET                                                               (5)
  #define APOLLO_WSDS_DIG_12_CFG_F390K_TX_MASK                                                                 (0x3 << APOLLO_WSDS_DIG_12_CFG_F390K_TX_OFFSET)
  #define APOLLO_WSDS_DIG_12_CFG_TIME0_CK_RX_OFFSET                                                            (0)
  #define APOLLO_WSDS_DIG_12_CFG_TIME0_CK_RX_MASK                                                              (0x7 << APOLLO_WSDS_DIG_12_CFG_TIME0_CK_RX_OFFSET)

#define APOLLO_WSDS_DIG_13_ADDR                                                                                (0x220E4)
  #define APOLLO_WSDS_DIG_13_CFG_TIME0_CK_TX_OFFSET                                                            (11)
  #define APOLLO_WSDS_DIG_13_CFG_TIME0_CK_TX_MASK                                                              (0x7 << APOLLO_WSDS_DIG_13_CFG_TIME0_CK_TX_OFFSET)
  #define APOLLO_WSDS_DIG_13_CFG_T_RDY_CKOUT_RX_OFFSET                                                         (6)
  #define APOLLO_WSDS_DIG_13_CFG_T_RDY_CKOUT_RX_MASK                                                           (0x3 << APOLLO_WSDS_DIG_13_CFG_T_RDY_CKOUT_RX_OFFSET)
  #define APOLLO_WSDS_DIG_13_CFG_T_RDY_CKOUT_TX_OFFSET                                                         (4)
  #define APOLLO_WSDS_DIG_13_CFG_T_RDY_CKOUT_TX_MASK                                                           (0x3 << APOLLO_WSDS_DIG_13_CFG_T_RDY_CKOUT_TX_OFFSET)
  #define APOLLO_WSDS_DIG_13_CFG_T2_RST_WIDTH_RX_OFFSET                                                        (0)
  #define APOLLO_WSDS_DIG_13_CFG_T2_RST_WIDTH_RX_MASK                                                          (0x3 << APOLLO_WSDS_DIG_13_CFG_T2_RST_WIDTH_RX_OFFSET)

#define APOLLO_WSDS_DIG_14_ADDR                                                                                (0x220E8)
  #define APOLLO_WSDS_DIG_14_CFG_T2_RST_WIDTH_TX_OFFSET                                                        (14)
  #define APOLLO_WSDS_DIG_14_CFG_T2_RST_WIDTH_TX_MASK                                                          (0x3 << APOLLO_WSDS_DIG_14_CFG_T2_RST_WIDTH_TX_OFFSET)
  #define APOLLO_WSDS_DIG_14_CFG_FRC_CKRDY_RX_OFFSET                                                           (11)
  #define APOLLO_WSDS_DIG_14_CFG_FRC_CKRDY_RX_MASK                                                             (0x1 << APOLLO_WSDS_DIG_14_CFG_FRC_CKRDY_RX_OFFSET)
  #define APOLLO_WSDS_DIG_14_CFG_FRC_CKRDY_TX_OFFSET                                                           (10)
  #define APOLLO_WSDS_DIG_14_CFG_FRC_CKRDY_TX_MASK                                                             (0x1 << APOLLO_WSDS_DIG_14_CFG_FRC_CKRDY_TX_OFFSET)
  #define APOLLO_WSDS_DIG_14_CFG_FRCV_CKRDY_RX_OFFSET                                                          (8)
  #define APOLLO_WSDS_DIG_14_CFG_FRCV_CKRDY_RX_MASK                                                            (0x1 << APOLLO_WSDS_DIG_14_CFG_FRCV_CKRDY_RX_OFFSET)
  #define APOLLO_WSDS_DIG_14_CFG_FRCV_CKRDY_TX_OFFSET                                                          (7)
  #define APOLLO_WSDS_DIG_14_CFG_FRCV_CKRDY_TX_MASK                                                            (0x1 << APOLLO_WSDS_DIG_14_CFG_FRCV_CKRDY_TX_OFFSET)
  #define APOLLO_WSDS_DIG_14_CFG_FRC_N911_B_RX_OFFSET                                                          (5)
  #define APOLLO_WSDS_DIG_14_CFG_FRC_N911_B_RX_MASK                                                            (0x1 << APOLLO_WSDS_DIG_14_CFG_FRC_N911_B_RX_OFFSET)
  #define APOLLO_WSDS_DIG_14_CFG_FRC_N911_B_TX_OFFSET                                                          (4)
  #define APOLLO_WSDS_DIG_14_CFG_FRC_N911_B_TX_MASK                                                            (0x1 << APOLLO_WSDS_DIG_14_CFG_FRC_N911_B_TX_OFFSET)
  #define APOLLO_WSDS_DIG_14_CFG_FRCV_N911_B_RX_OFFSET                                                         (2)
  #define APOLLO_WSDS_DIG_14_CFG_FRCV_N911_B_RX_MASK                                                           (0x1 << APOLLO_WSDS_DIG_14_CFG_FRCV_N911_B_RX_OFFSET)
  #define APOLLO_WSDS_DIG_14_CFG_FRCV_N911_B_TX_OFFSET                                                         (1)
  #define APOLLO_WSDS_DIG_14_CFG_FRCV_N911_B_TX_MASK                                                           (0x1 << APOLLO_WSDS_DIG_14_CFG_FRCV_N911_B_TX_OFFSET)

#define APOLLO_WSDS_DIG_15_ADDR                                                                                (0x220EC)
  #define APOLLO_WSDS_DIG_15_CFG_CLKREQB_OFFSET                                                                (3)
  #define APOLLO_WSDS_DIG_15_CFG_CLKREQB_MASK                                                                  (0x1 << APOLLO_WSDS_DIG_15_CFG_CLKREQB_OFFSET)
  #define APOLLO_WSDS_DIG_15_CFG_RCV_DETECT_OFFSET                                                             (2)
  #define APOLLO_WSDS_DIG_15_CFG_RCV_DETECT_MASK                                                               (0x1 << APOLLO_WSDS_DIG_15_CFG_RCV_DETECT_OFFSET)
  #define APOLLO_WSDS_DIG_15_CFG_RXIDLE_D_OFFSET                                                               (1)
  #define APOLLO_WSDS_DIG_15_CFG_RXIDLE_D_MASK                                                                 (0x1 << APOLLO_WSDS_DIG_15_CFG_RXIDLE_D_OFFSET)
  #define APOLLO_WSDS_DIG_15_CFG_TXBEACON_OFFSET                                                               (0)
  #define APOLLO_WSDS_DIG_15_CFG_TXBEACON_MASK                                                                 (0x1 << APOLLO_WSDS_DIG_15_CFG_TXBEACON_OFFSET)

#define APOLLO_WSDS_DIG_16_ADDR                                                                                (0x220F0)
  #define APOLLO_WSDS_DIG_16_CFG_WRAP_SDS_DBG_SEL_OFFSET                                                       (0)
  #define APOLLO_WSDS_DIG_16_CFG_WRAP_SDS_DBG_SEL_MASK                                                         (0xFFFF << APOLLO_WSDS_DIG_16_CFG_WRAP_SDS_DBG_SEL_OFFSET)

#define APOLLO_WSDS_DIG_17_ADDR                                                                                (0x220F4)
  #define APOLLO_WSDS_DIG_17_CFG_FRC_BYP_EPMC_OFFSET                                                           (0)
  #define APOLLO_WSDS_DIG_17_CFG_FRC_BYP_EPMC_MASK                                                             (0x3 << APOLLO_WSDS_DIG_17_CFG_FRC_BYP_EPMC_OFFSET)

#define APOLLO_WSDS_DIG_18_ADDR                                                                                (0x220F8)
  #define APOLLO_WSDS_DIG_18_BEN_OE_OFFSET                                                                     (12)
  #define APOLLO_WSDS_DIG_18_BEN_OE_MASK                                                                       (0x1 << APOLLO_WSDS_DIG_18_BEN_OE_OFFSET)
  #define APOLLO_WSDS_DIG_18_TX_DISABLE_OPTIC_OE_OFFSET                                                        (11)
  #define APOLLO_WSDS_DIG_18_TX_DISABLE_OPTIC_OE_MASK                                                          (0x1 << APOLLO_WSDS_DIG_18_TX_DISABLE_OPTIC_OE_OFFSET)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_OPTIC_LOS_INV_OFFSET                                                      (10)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_OPTIC_LOS_INV_MASK                                                        (0x1 << APOLLO_WSDS_DIG_18_CFG_FRC_OPTIC_LOS_INV_OFFSET)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_CDR_LOS_INV_OFFSET                                                        (9)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_CDR_LOS_INV_MASK                                                          (0x1 << APOLLO_WSDS_DIG_18_CFG_FRC_CDR_LOS_INV_OFFSET)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_TX_DISABLE_OPTIC_INV_OFFSET                                               (8)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_TX_DISABLE_OPTIC_INV_MASK                                                 (0x1 << APOLLO_WSDS_DIG_18_CFG_FRC_TX_DISABLE_OPTIC_INV_OFFSET)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_TX_DISABLE_OPTIC_OFFSET                                                   (6)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_TX_DISABLE_OPTIC_MASK                                                     (0x3 << APOLLO_WSDS_DIG_18_CFG_FRC_TX_DISABLE_OPTIC_OFFSET)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_TX_OPTIC_SD_INV_OFFSET                                                    (5)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_TX_OPTIC_SD_INV_MASK                                                      (0x1 << APOLLO_WSDS_DIG_18_CFG_FRC_TX_OPTIC_SD_INV_OFFSET)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_TX_OPTIC_SD_OFFSET                                                        (3)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_TX_OPTIC_SD_MASK                                                          (0x3 << APOLLO_WSDS_DIG_18_CFG_FRC_TX_OPTIC_SD_OFFSET)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_BEN_INV_OFFSET                                                            (2)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_BEN_INV_MASK                                                              (0x1 << APOLLO_WSDS_DIG_18_CFG_FRC_BEN_INV_OFFSET)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_BEN_OFFSET                                                                (0)
  #define APOLLO_WSDS_DIG_18_CFG_FRC_BEN_MASK                                                                  (0x3 << APOLLO_WSDS_DIG_18_CFG_FRC_BEN_OFFSET)

#define APOLLO_WSDS_DIG_19_ADDR                                                                                (0x220FC)
  #define APOLLO_WSDS_DIG_19_CFG_PRBS_TYPE_SEL_OFFSET                                                          (0)
  #define APOLLO_WSDS_DIG_19_CFG_PRBS_TYPE_SEL_MASK                                                            (0xFFFF << APOLLO_WSDS_DIG_19_CFG_PRBS_TYPE_SEL_OFFSET)

#define APOLLO_WSDS_DIG_1A_ADDR                                                                                (0x22100)
  #define APOLLO_WSDS_DIG_1A_CFG_PRBS_EN_OFFSET                                                                (0)
  #define APOLLO_WSDS_DIG_1A_CFG_PRBS_EN_MASK                                                                  (0x1 << APOLLO_WSDS_DIG_1A_CFG_PRBS_EN_OFFSET)

#define APOLLO_WSDS_DIG_1B_ADDR                                                                                (0x22104)
  #define APOLLO_WSDS_DIG_1B_CFG_PRBS_ERRORS_OFFSET                                                            (0)
  #define APOLLO_WSDS_DIG_1B_CFG_PRBS_ERRORS_MASK                                                              (0xFFFF << APOLLO_WSDS_DIG_1B_CFG_PRBS_ERRORS_OFFSET)

#define APOLLO_WSDS_DIG_1C_ADDR                                                                                (0x22108)
  #define APOLLO_WSDS_DIG_1C_CFG_PRBS_STATUS_OFFSET                                                            (0)
  #define APOLLO_WSDS_DIG_1C_CFG_PRBS_STATUS_MASK                                                              (0xFFFF << APOLLO_WSDS_DIG_1C_CFG_PRBS_STATUS_OFFSET)

#define APOLLO_WSDS_DIG_1D_ADDR                                                                                (0x2210C)
  #define APOLLO_WSDS_DIG_1D_CFG_SFT_RSTB_INF_OFFSET                                                           (14)
  #define APOLLO_WSDS_DIG_1D_CFG_SFT_RSTB_INF_MASK                                                             (0x1 << APOLLO_WSDS_DIG_1D_CFG_SFT_RSTB_INF_OFFSET)
  #define APOLLO_WSDS_DIG_1D_CFG_FRC_CLK_EN_OFFSET                                                             (13)
  #define APOLLO_WSDS_DIG_1D_CFG_FRC_CLK_EN_MASK                                                               (0x1 << APOLLO_WSDS_DIG_1D_CFG_FRC_CLK_EN_OFFSET)
  #define APOLLO_WSDS_DIG_1D_CFG_FRCV_CLK_EN_OFFSET                                                            (12)
  #define APOLLO_WSDS_DIG_1D_CFG_FRCV_CLK_EN_MASK                                                              (0x1 << APOLLO_WSDS_DIG_1D_CFG_FRCV_CLK_EN_OFFSET)
  #define APOLLO_WSDS_DIG_1D_CFG_TX_WRPT_DN_SEL_OFFSET                                                         (9)
  #define APOLLO_WSDS_DIG_1D_CFG_TX_WRPT_DN_SEL_MASK                                                           (0x7 << APOLLO_WSDS_DIG_1D_CFG_TX_WRPT_DN_SEL_OFFSET)
  #define APOLLO_WSDS_DIG_1D_CFG_RX_WRPT_DN_SEL_OFFSET                                                         (6)
  #define APOLLO_WSDS_DIG_1D_CFG_RX_WRPT_DN_SEL_MASK                                                           (0x7 << APOLLO_WSDS_DIG_1D_CFG_RX_WRPT_DN_SEL_OFFSET)
  #define APOLLO_WSDS_DIG_1D_CFG_BEN_INV_OFFSET                                                                (5)
  #define APOLLO_WSDS_DIG_1D_CFG_BEN_INV_MASK                                                                  (0x1 << APOLLO_WSDS_DIG_1D_CFG_BEN_INV_OFFSET)
  #define APOLLO_WSDS_DIG_1D_CFG_HAM_PTR_OFFSET                                                                (4)
  #define APOLLO_WSDS_DIG_1D_CFG_HAM_PTR_MASK                                                                  (0x1 << APOLLO_WSDS_DIG_1D_CFG_HAM_PTR_OFFSET)
  #define APOLLO_WSDS_DIG_1D_CFG_ERRHAM_EN_OFFSET                                                              (3)
  #define APOLLO_WSDS_DIG_1D_CFG_ERRHAM_EN_MASK                                                                (0x1 << APOLLO_WSDS_DIG_1D_CFG_ERRHAM_EN_OFFSET)
  #define APOLLO_WSDS_DIG_1D_CFG_FREE_CNT_SEL_OFFSET                                                           (0)
  #define APOLLO_WSDS_DIG_1D_CFG_FREE_CNT_SEL_MASK                                                             (0x7 << APOLLO_WSDS_DIG_1D_CFG_FREE_CNT_SEL_OFFSET)

#define APOLLO_WSDS_DIG_1E_ADDR                                                                                (0x22110)
  #define APOLLO_WSDS_DIG_1E_CFG_RSTB_BITERR_INV_OFFSET                                                        (8)
  #define APOLLO_WSDS_DIG_1E_CFG_RSTB_BITERR_INV_MASK                                                          (0x1 << APOLLO_WSDS_DIG_1E_CFG_RSTB_BITERR_INV_OFFSET)
  #define APOLLO_WSDS_DIG_1E_CFG_FRCV_RSTB_BITERR_OFFSET                                                       (7)
  #define APOLLO_WSDS_DIG_1E_CFG_FRCV_RSTB_BITERR_MASK                                                         (0x1 << APOLLO_WSDS_DIG_1E_CFG_FRCV_RSTB_BITERR_OFFSET)
  #define APOLLO_WSDS_DIG_1E_CFG_FRC_RSTB_BITERR_OFFSET                                                        (6)
  #define APOLLO_WSDS_DIG_1E_CFG_FRC_RSTB_BITERR_MASK                                                          (0x1 << APOLLO_WSDS_DIG_1E_CFG_FRC_RSTB_BITERR_OFFSET)
  #define APOLLO_WSDS_DIG_1E_CFG_ANALOG2D_SEL_OFFSET                                                           (5)
  #define APOLLO_WSDS_DIG_1E_CFG_ANALOG2D_SEL_MASK                                                             (0x1 << APOLLO_WSDS_DIG_1E_CFG_ANALOG2D_SEL_OFFSET)
  #define APOLLO_WSDS_DIG_1E_CFG_D2ANLOG_INF_SEL_OFFSET                                                        (4)
  #define APOLLO_WSDS_DIG_1E_CFG_D2ANLOG_INF_SEL_MASK                                                          (0x1 << APOLLO_WSDS_DIG_1E_CFG_D2ANLOG_INF_SEL_OFFSET)
  #define APOLLO_WSDS_DIG_1E_CFG_622_START_SEL_OFFSET                                                          (0)
  #define APOLLO_WSDS_DIG_1E_CFG_622_START_SEL_MASK                                                            (0xF << APOLLO_WSDS_DIG_1E_CFG_622_START_SEL_OFFSET)

#define APOLLO_WSDS_DIG_1F_ADDR                                                                                (0x22114)
  #define APOLLO_WSDS_DIG_1F_CFG_WRAP_DMYRD_0_OFFSET                                                           (0)
  #define APOLLO_WSDS_DIG_1F_CFG_WRAP_DMYRD_0_MASK                                                             (0xFFFFFFFF << APOLLO_WSDS_DIG_1F_CFG_WRAP_DMYRD_0_OFFSET)

#define APOLLO_WSDS_DIG_20_ADDR                                                                                (0x22118)
  #define APOLLO_WSDS_DIG_20_CFG_WRAP_DMYRD_1_OFFSET                                                           (0)
  #define APOLLO_WSDS_DIG_20_CFG_WRAP_DMYRD_1_MASK                                                             (0xFFFFFFFF << APOLLO_WSDS_DIG_20_CFG_WRAP_DMYRD_1_OFFSET)

#define APOLLO_WSDS_DIG_21_ADDR                                                                                (0x2211C)
  #define APOLLO_WSDS_DIG_21_CFG_WRAP_DMYRD_2_OFFSET                                                           (0)
  #define APOLLO_WSDS_DIG_21_CFG_WRAP_DMYRD_2_MASK                                                             (0xFFFFFFFF << APOLLO_WSDS_DIG_21_CFG_WRAP_DMYRD_2_OFFSET)

#define APOLLO_WSDS_DIG_22_ADDR                                                                                (0x22120)
  #define APOLLO_WSDS_DIG_22_CFG_WRAP_DMYRD_3_OFFSET                                                           (0)
  #define APOLLO_WSDS_DIG_22_CFG_WRAP_DMYRD_3_MASK                                                             (0xFFFFFFFF << APOLLO_WSDS_DIG_22_CFG_WRAP_DMYRD_3_OFFSET)

#define APOLLO_WSDS_DIG_23_ADDR                                                                                (0x22124)
  #define APOLLO_WSDS_DIG_23_CFG_WRAP_DMYRD_4_OFFSET                                                           (0)
  #define APOLLO_WSDS_DIG_23_CFG_WRAP_DMYRD_4_MASK                                                             (0xFFFFFFFF << APOLLO_WSDS_DIG_23_CFG_WRAP_DMYRD_4_OFFSET)

#define APOLLO_WSDS_DIG_24_ADDR                                                                                (0x22128)
  #define APOLLO_WSDS_DIG_24_CFG_WRAP_DMY_0_OFFSET                                                             (0)
  #define APOLLO_WSDS_DIG_24_CFG_WRAP_DMY_0_MASK                                                               (0xFFFFFFFF << APOLLO_WSDS_DIG_24_CFG_WRAP_DMY_0_OFFSET)

#define APOLLO_WSDS_DIG_25_ADDR                                                                                (0x2212C)
  #define APOLLO_WSDS_DIG_25_CFG_WRAP_DMY_1_OFFSET                                                             (0)
  #define APOLLO_WSDS_DIG_25_CFG_WRAP_DMY_1_MASK                                                               (0xFFFFFFFF << APOLLO_WSDS_DIG_25_CFG_WRAP_DMY_1_OFFSET)

#define APOLLO_WSDS_DIG_26_ADDR                                                                                (0x22130)
  #define APOLLO_WSDS_DIG_26_CFG_WRAP_DMY_2_OFFSET                                                             (0)
  #define APOLLO_WSDS_DIG_26_CFG_WRAP_DMY_2_MASK                                                               (0xFFFFFFFF << APOLLO_WSDS_DIG_26_CFG_WRAP_DMY_2_OFFSET)

#define APOLLO_WSDS_DIG_27_ADDR                                                                                (0x22134)
  #define APOLLO_WSDS_DIG_27_CFG_WRAP_DMY_3_OFFSET                                                             (0)
  #define APOLLO_WSDS_DIG_27_CFG_WRAP_DMY_3_MASK                                                               (0xFFFFFFFF << APOLLO_WSDS_DIG_27_CFG_WRAP_DMY_3_OFFSET)

#define APOLLO_SDS_REG0_ADDR                                                                                   (0x22800)
  #define APOLLO_SDS_REG0_DUMMY_00_OFFSET                                                                      (14)
  #define APOLLO_SDS_REG0_DUMMY_00_MASK                                                                        (0x1 << APOLLO_SDS_REG0_DUMMY_00_OFFSET)
  #define APOLLO_SDS_REG0_BYP_8B10B_OFFSET                                                                     (13)
  #define APOLLO_SDS_REG0_BYP_8B10B_MASK                                                                       (0x1 << APOLLO_SDS_REG0_BYP_8B10B_OFFSET)
  #define APOLLO_SDS_REG0_CDET_OFFSET                                                                          (12)
  #define APOLLO_SDS_REG0_CDET_MASK                                                                            (0x1 << APOLLO_SDS_REG0_CDET_OFFSET)
  #define APOLLO_SDS_REG0_DIS_TMR_CMA_OFFSET                                                                   (11)
  #define APOLLO_SDS_REG0_DIS_TMR_CMA_MASK                                                                     (0x1 << APOLLO_SDS_REG0_DIS_TMR_CMA_OFFSET)
  #define APOLLO_SDS_REG0_DUMMY_01_OFFSET                                                                      (10)
  #define APOLLO_SDS_REG0_DUMMY_01_MASK                                                                        (0x1 << APOLLO_SDS_REG0_DUMMY_01_OFFSET)
  #define APOLLO_SDS_REG0_INV_HSI_OFFSET                                                                       (9)
  #define APOLLO_SDS_REG0_INV_HSI_MASK                                                                         (0x1 << APOLLO_SDS_REG0_INV_HSI_OFFSET)
  #define APOLLO_SDS_REG0_INV_HSO_OFFSET                                                                       (8)
  #define APOLLO_SDS_REG0_INV_HSO_MASK                                                                         (0x1 << APOLLO_SDS_REG0_INV_HSO_OFFSET)
  #define APOLLO_SDS_REG0_SDS_SDET_DEG_OFFSET                                                                  (6)
  #define APOLLO_SDS_REG0_SDS_SDET_DEG_MASK                                                                    (0x3 << APOLLO_SDS_REG0_SDS_SDET_DEG_OFFSET)
  #define APOLLO_SDS_REG0_CODEC_LPK_OFFSET                                                                     (5)
  #define APOLLO_SDS_REG0_CODEC_LPK_MASK                                                                       (0x1 << APOLLO_SDS_REG0_CODEC_LPK_OFFSET)
  #define APOLLO_SDS_REG0_AFE_LPK_OFFSET                                                                       (4)
  #define APOLLO_SDS_REG0_AFE_LPK_MASK                                                                         (0x1 << APOLLO_SDS_REG0_AFE_LPK_OFFSET)
  #define APOLLO_SDS_REG0_REMOTE_LPK_OFFSET                                                                    (3)
  #define APOLLO_SDS_REG0_REMOTE_LPK_MASK                                                                      (0x1 << APOLLO_SDS_REG0_REMOTE_LPK_OFFSET)
  #define APOLLO_SDS_REG0_SDS_TX_DOWN_OFFSET                                                                   (2)
  #define APOLLO_SDS_REG0_SDS_TX_DOWN_MASK                                                                     (0x1 << APOLLO_SDS_REG0_SDS_TX_DOWN_OFFSET)
  #define APOLLO_SDS_REG0_SDS_EN_RX_OFFSET                                                                     (1)
  #define APOLLO_SDS_REG0_SDS_EN_RX_MASK                                                                       (0x1 << APOLLO_SDS_REG0_SDS_EN_RX_OFFSET)
  #define APOLLO_SDS_REG0_SDS_EN_TX_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG0_SDS_EN_TX_MASK                                                                       (0x1 << APOLLO_SDS_REG0_SDS_EN_TX_OFFSET)

#define APOLLO_SDS_REG1_ADDR                                                                                   (0x22804)
  #define APOLLO_SDS_REG1_DUMMY_02_OFFSET                                                                      (12)
  #define APOLLO_SDS_REG1_DUMMY_02_MASK                                                                        (0xF << APOLLO_SDS_REG1_DUMMY_02_OFFSET)
  #define APOLLO_SDS_REG1_SDS_FRC_RX_OFFSET                                                                    (8)
  #define APOLLO_SDS_REG1_SDS_FRC_RX_MASK                                                                      (0xF << APOLLO_SDS_REG1_SDS_FRC_RX_OFFSET)
  #define APOLLO_SDS_REG1_DUMMY_03_OFFSET                                                                      (4)
  #define APOLLO_SDS_REG1_DUMMY_03_MASK                                                                        (0xF << APOLLO_SDS_REG1_DUMMY_03_OFFSET)
  #define APOLLO_SDS_REG1_SDS_FRC_TX_OFFSET                                                                    (0)
  #define APOLLO_SDS_REG1_SDS_FRC_TX_MASK                                                                      (0xF << APOLLO_SDS_REG1_SDS_FRC_TX_OFFSET)

#define APOLLO_SDS_REG2_ADDR                                                                                   (0x22808)
  #define APOLLO_SDS_REG2_FRC_PRAMBLE_OFFSET                                                                   (14)
  #define APOLLO_SDS_REG2_FRC_PRAMBLE_MASK                                                                     (0x3 << APOLLO_SDS_REG2_FRC_PRAMBLE_OFFSET)
  #define APOLLO_SDS_REG2_FRC_IPG_OFFSET                                                                       (12)
  #define APOLLO_SDS_REG2_FRC_IPG_MASK                                                                         (0x3 << APOLLO_SDS_REG2_FRC_IPG_OFFSET)
  #define APOLLO_SDS_REG2_FRC_CGGOOD_OFFSET                                                                    (10)
  #define APOLLO_SDS_REG2_FRC_CGGOOD_MASK                                                                      (0x3 << APOLLO_SDS_REG2_FRC_CGGOOD_OFFSET)
  #define APOLLO_SDS_REG2_SDS_FRC_AN_OFFSET                                                                    (8)
  #define APOLLO_SDS_REG2_SDS_FRC_AN_MASK                                                                      (0x3 << APOLLO_SDS_REG2_SDS_FRC_AN_OFFSET)
  #define APOLLO_SDS_REG2_DUMMY_04_OFFSET                                                                      (4)
  #define APOLLO_SDS_REG2_DUMMY_04_MASK                                                                        (0xF << APOLLO_SDS_REG2_DUMMY_04_OFFSET)
  #define APOLLO_SDS_REG2_SDS_RESATRT_AN_OFFSET                                                                (0)
  #define APOLLO_SDS_REG2_SDS_RESATRT_AN_MASK                                                                  (0xF << APOLLO_SDS_REG2_SDS_RESATRT_AN_OFFSET)

#define APOLLO_SDS_REG3_ADDR                                                                                   (0x2280C)
  #define APOLLO_SDS_REG3_WR_COFT_RSTB_OFFSET                                                                  (15)
  #define APOLLO_SDS_REG3_WR_COFT_RSTB_MASK                                                                    (0x1 << APOLLO_SDS_REG3_WR_COFT_RSTB_OFFSET)
  #define APOLLO_SDS_REG3_USE_25M_CLK_OFFSET                                                                   (14)
  #define APOLLO_SDS_REG3_USE_25M_CLK_MASK                                                                     (0x1 << APOLLO_SDS_REG3_USE_25M_CLK_OFFSET)
  #define APOLLO_SDS_REG3_MARK_CARR_EXT_OFFSET                                                                 (13)
  #define APOLLO_SDS_REG3_MARK_CARR_EXT_MASK                                                                   (0x1 << APOLLO_SDS_REG3_MARK_CARR_EXT_OFFSET)
  #define APOLLO_SDS_REG3_SEL_DEG_OFFSET                                                                       (12)
  #define APOLLO_SDS_REG3_SEL_DEG_MASK                                                                         (0x1 << APOLLO_SDS_REG3_SEL_DEG_OFFSET)
  #define APOLLO_SDS_REG3_REG_CALIB_OK_CNT_OFFSET                                                              (8)
  #define APOLLO_SDS_REG3_REG_CALIB_OK_CNT_MASK                                                                (0xF << APOLLO_SDS_REG3_REG_CALIB_OK_CNT_OFFSET)
  #define APOLLO_SDS_REG3_EXT_PWR_CTL_OFFSET                                                                   (7)
  #define APOLLO_SDS_REG3_EXT_PWR_CTL_MASK                                                                     (0x1 << APOLLO_SDS_REG3_EXT_PWR_CTL_OFFSET)
  #define APOLLO_SDS_REG3_SOFT_RST_OFFSET                                                                      (6)
  #define APOLLO_SDS_REG3_SOFT_RST_MASK                                                                        (0x1 << APOLLO_SDS_REG3_SOFT_RST_OFFSET)
  #define APOLLO_SDS_REG3_CLR_SOFT_RSTB_OFFSET                                                                 (5)
  #define APOLLO_SDS_REG3_CLR_SOFT_RSTB_MASK                                                                   (0x1 << APOLLO_SDS_REG3_CLR_SOFT_RSTB_OFFSET)
  #define APOLLO_SDS_REG3_CMA_RQ_OFFSET                                                                        (0)
  #define APOLLO_SDS_REG3_CMA_RQ_MASK                                                                          (0x1F << APOLLO_SDS_REG3_CMA_RQ_OFFSET)

#define APOLLO_SDS_REG4_ADDR                                                                                   (0x22810)
  #define APOLLO_SDS_REG4_CFG_FRC_SDS_MODE_OFFSET                                                              (13)
  #define APOLLO_SDS_REG4_CFG_FRC_SDS_MODE_MASK                                                                (0x7 << APOLLO_SDS_REG4_CFG_FRC_SDS_MODE_OFFSET)
  #define APOLLO_SDS_REG4_CFG_FRC_SDS_MODE_EN_OFFSET                                                           (12)
  #define APOLLO_SDS_REG4_CFG_FRC_SDS_MODE_EN_MASK                                                             (0x1 << APOLLO_SDS_REG4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define APOLLO_SDS_REG4_CFG_UPD_RXD_OFFSET                                                                   (8)
  #define APOLLO_SDS_REG4_CFG_UPD_RXD_MASK                                                                     (0xF << APOLLO_SDS_REG4_CFG_UPD_RXD_OFFSET)
  #define APOLLO_SDS_REG4_CFG_UPD_TXD_OFFSET                                                                   (4)
  #define APOLLO_SDS_REG4_CFG_UPD_TXD_MASK                                                                     (0xF << APOLLO_SDS_REG4_CFG_UPD_TXD_OFFSET)
  #define APOLLO_SDS_REG4_CFG_UPD_RXD_DYN_OFFSET                                                               (3)
  #define APOLLO_SDS_REG4_CFG_UPD_RXD_DYN_MASK                                                                 (0x1 << APOLLO_SDS_REG4_CFG_UPD_RXD_DYN_OFFSET)
  #define APOLLO_SDS_REG4_CFG_EN_LINK_FIB1G_OFFSET                                                             (2)
  #define APOLLO_SDS_REG4_CFG_EN_LINK_FIB1G_MASK                                                               (0x1 << APOLLO_SDS_REG4_CFG_EN_LINK_FIB1G_OFFSET)
  #define APOLLO_SDS_REG4_DUMMY_05_OFFSET                                                                      (1)
  #define APOLLO_SDS_REG4_DUMMY_05_MASK                                                                        (0x1 << APOLLO_SDS_REG4_DUMMY_05_OFFSET)
  #define APOLLO_SDS_REG4_DUMMY_06_OFFSET                                                                      (0)
  #define APOLLO_SDS_REG4_DUMMY_06_MASK                                                                        (0x1 << APOLLO_SDS_REG4_DUMMY_06_OFFSET)

#define APOLLO_SDS_REG5_ADDR                                                                                   (0x22814)
  #define APOLLO_SDS_REG5_LPI_TRANSMIT_STYLE_OFFSET                                                            (15)
  #define APOLLO_SDS_REG5_LPI_TRANSMIT_STYLE_MASK                                                              (0x1 << APOLLO_SDS_REG5_LPI_TRANSMIT_STYLE_OFFSET)
  #define APOLLO_SDS_REG5_DUMMY_07_OFFSET                                                                      (12)
  #define APOLLO_SDS_REG5_DUMMY_07_MASK                                                                        (0x7 << APOLLO_SDS_REG5_DUMMY_07_OFFSET)
  #define APOLLO_SDS_REG5_DUMMY_08_OFFSET                                                                      (11)
  #define APOLLO_SDS_REG5_DUMMY_08_MASK                                                                        (0x1 << APOLLO_SDS_REG5_DUMMY_08_OFFSET)
  #define APOLLO_SDS_REG5_DUMMY_09_OFFSET                                                                      (10)
  #define APOLLO_SDS_REG5_DUMMY_09_MASK                                                                        (0x1 << APOLLO_SDS_REG5_DUMMY_09_OFFSET)
  #define APOLLO_SDS_REG5_DUMMY_0A_OFFSET                                                                      (9)
  #define APOLLO_SDS_REG5_DUMMY_0A_MASK                                                                        (0x1 << APOLLO_SDS_REG5_DUMMY_0A_OFFSET)
  #define APOLLO_SDS_REG5_DUMMY_0B_OFFSET                                                                      (8)
  #define APOLLO_SDS_REG5_DUMMY_0B_MASK                                                                        (0x1 << APOLLO_SDS_REG5_DUMMY_0B_OFFSET)
  #define APOLLO_SDS_REG5_DUMMY_0C_OFFSET                                                                      (4)
  #define APOLLO_SDS_REG5_DUMMY_0C_MASK                                                                        (0xF << APOLLO_SDS_REG5_DUMMY_0C_OFFSET)
  #define APOLLO_SDS_REG5_DUMMY_0D_OFFSET                                                                      (0)
  #define APOLLO_SDS_REG5_DUMMY_0D_MASK                                                                        (0xF << APOLLO_SDS_REG5_DUMMY_0D_OFFSET)

#define APOLLO_SDS_REG6_ADDR                                                                                   (0x22818)
  #define APOLLO_SDS_REG6_DUMMY_0E_OFFSET                                                                      (12)
  #define APOLLO_SDS_REG6_DUMMY_0E_MASK                                                                        (0xF << APOLLO_SDS_REG6_DUMMY_0E_OFFSET)
  #define APOLLO_SDS_REG6_RX_BYPSCR_OFFSET                                                                     (8)
  #define APOLLO_SDS_REG6_RX_BYPSCR_MASK                                                                       (0xF << APOLLO_SDS_REG6_RX_BYPSCR_OFFSET)
  #define APOLLO_SDS_REG6_DUMMY_0F_OFFSET                                                                      (4)
  #define APOLLO_SDS_REG6_DUMMY_0F_MASK                                                                        (0xF << APOLLO_SDS_REG6_DUMMY_0F_OFFSET)
  #define APOLLO_SDS_REG6_TX_BYPSCR_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG6_TX_BYPSCR_MASK                                                                       (0xF << APOLLO_SDS_REG6_TX_BYPSCR_OFFSET)

#define APOLLO_SDS_REG7_ADDR                                                                                   (0x2281C)
  #define APOLLO_SDS_REG7_DUMMY_10_OFFSET                                                                      (11)
  #define APOLLO_SDS_REG7_DUMMY_10_MASK                                                                        (0x1F << APOLLO_SDS_REG7_DUMMY_10_OFFSET)
  #define APOLLO_SDS_REG7_CFG_LPI_CMD_MII_OFFSET                                                               (10)
  #define APOLLO_SDS_REG7_CFG_LPI_CMD_MII_MASK                                                                 (0x1 << APOLLO_SDS_REG7_CFG_LPI_CMD_MII_OFFSET)
  #define APOLLO_SDS_REG7_CFG_MARK_RXSCR_ERR_OFFSET                                                            (9)
  #define APOLLO_SDS_REG7_CFG_MARK_RXSCR_ERR_MASK                                                              (0x1 << APOLLO_SDS_REG7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define APOLLO_SDS_REG7_CFG_MARK_TXSCR_ERR_OFFSET                                                            (8)
  #define APOLLO_SDS_REG7_CFG_MARK_TXSCR_ERR_MASK                                                              (0x1 << APOLLO_SDS_REG7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define APOLLO_SDS_REG7_BYP_START_OFFSET                                                                     (4)
  #define APOLLO_SDS_REG7_BYP_START_MASK                                                                       (0xF << APOLLO_SDS_REG7_BYP_START_OFFSET)
  #define APOLLO_SDS_REG7_BYP_END_OFFSET                                                                       (0)
  #define APOLLO_SDS_REG7_BYP_END_MASK                                                                         (0xF << APOLLO_SDS_REG7_BYP_END_OFFSET)

#define APOLLO_SDS_REG8_ADDR                                                                                   (0x22820)
  #define APOLLO_SDS_REG8_DUMMY_11_OFFSET                                                                      (15)
  #define APOLLO_SDS_REG8_DUMMY_11_MASK                                                                        (0x1 << APOLLO_SDS_REG8_DUMMY_11_OFFSET)
  #define APOLLO_SDS_REG8_DUMMY_12_OFFSET                                                                      (14)
  #define APOLLO_SDS_REG8_DUMMY_12_MASK                                                                        (0x1 << APOLLO_SDS_REG8_DUMMY_12_OFFSET)
  #define APOLLO_SDS_REG8_DUMMY_13_OFFSET                                                                      (11)
  #define APOLLO_SDS_REG8_DUMMY_13_MASK                                                                        (0x7 << APOLLO_SDS_REG8_DUMMY_13_OFFSET)
  #define APOLLO_SDS_REG8_DUMMY_14_OFFSET                                                                      (8)
  #define APOLLO_SDS_REG8_DUMMY_14_MASK                                                                        (0x7 << APOLLO_SDS_REG8_DUMMY_14_OFFSET)
  #define APOLLO_SDS_REG8_DUMMY_15_OFFSET                                                                      (5)
  #define APOLLO_SDS_REG8_DUMMY_15_MASK                                                                        (0x7 << APOLLO_SDS_REG8_DUMMY_15_OFFSET)
  #define APOLLO_SDS_REG8_DUMMY_16_OFFSET                                                                      (2)
  #define APOLLO_SDS_REG8_DUMMY_16_MASK                                                                        (0x7 << APOLLO_SDS_REG8_DUMMY_16_OFFSET)
  #define APOLLO_SDS_REG8_DUMMY_17_OFFSET                                                                      (1)
  #define APOLLO_SDS_REG8_DUMMY_17_MASK                                                                        (0x1 << APOLLO_SDS_REG8_DUMMY_17_OFFSET)
  #define APOLLO_SDS_REG8_DUMMY_18_OFFSET                                                                      (0)
  #define APOLLO_SDS_REG8_DUMMY_18_MASK                                                                        (0x1 << APOLLO_SDS_REG8_DUMMY_18_OFFSET)

#define APOLLO_SDS_REG9_ADDR                                                                                   (0x22824)
  #define APOLLO_SDS_REG9_CFG_EEE_PROGRAM_0_OFFSET                                                             (0)
  #define APOLLO_SDS_REG9_CFG_EEE_PROGRAM_0_MASK                                                               (0xFFFF << APOLLO_SDS_REG9_CFG_EEE_PROGRAM_0_OFFSET)

#define APOLLO_SDS_REG10_ADDR                                                                                  (0x22828)
  #define APOLLO_SDS_REG10_DUMMY_19_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG10_DUMMY_19_MASK                                                                       (0xFFFF << APOLLO_SDS_REG10_DUMMY_19_OFFSET)

#define APOLLO_SDS_REG11_ADDR                                                                                  (0x2282C)
  #define APOLLO_SDS_REG11_DUMMY_1C_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG11_DUMMY_1C_MASK                                                                       (0xFFFF << APOLLO_SDS_REG11_DUMMY_1C_OFFSET)

#define APOLLO_SDS_REG12_ADDR                                                                                  (0x22830)
  #define APOLLO_SDS_REG12_DUMMY_1D_OFFSET                                                                     (8)
  #define APOLLO_SDS_REG12_DUMMY_1D_MASK                                                                       (0xFF << APOLLO_SDS_REG12_DUMMY_1D_OFFSET)
  #define APOLLO_SDS_REG12_ABLITY_OFFSET                                                                       (4)
  #define APOLLO_SDS_REG12_ABLITY_MASK                                                                         (0xF << APOLLO_SDS_REG12_ABLITY_OFFSET)
  #define APOLLO_SDS_REG12_DUMMY_1E_OFFSET                                                                     (3)
  #define APOLLO_SDS_REG12_DUMMY_1E_MASK                                                                       (0x1 << APOLLO_SDS_REG12_DUMMY_1E_OFFSET)
  #define APOLLO_SDS_REG12_DUMMY_1F_OFFSET                                                                     (2)
  #define APOLLO_SDS_REG12_DUMMY_1F_MASK                                                                       (0x1 << APOLLO_SDS_REG12_DUMMY_1F_OFFSET)
  #define APOLLO_SDS_REG12_DUMMY_20_OFFSET                                                                     (1)
  #define APOLLO_SDS_REG12_DUMMY_20_MASK                                                                       (0x1 << APOLLO_SDS_REG12_DUMMY_20_OFFSET)
  #define APOLLO_SDS_REG12_SEND_NP_ON_OFFSET                                                                   (0)
  #define APOLLO_SDS_REG12_SEND_NP_ON_MASK                                                                     (0x1 << APOLLO_SDS_REG12_SEND_NP_ON_OFFSET)

#define APOLLO_SDS_REG13_ADDR                                                                                  (0x22834)
  #define APOLLO_SDS_REG13_DUMMY_21_OFFSET                                                                     (8)
  #define APOLLO_SDS_REG13_DUMMY_21_MASK                                                                       (0xFF << APOLLO_SDS_REG13_DUMMY_21_OFFSET)
  #define APOLLO_SDS_REG13_DUMMY_22_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG13_DUMMY_22_MASK                                                                       (0xFF << APOLLO_SDS_REG13_DUMMY_22_OFFSET)

#define APOLLO_SDS_REG14_ADDR                                                                                  (0x22838)
  #define APOLLO_SDS_REG14_CGF_SPDUP_OFFSET                                                                    (15)
  #define APOLLO_SDS_REG14_CGF_SPDUP_MASK                                                                      (0x1 << APOLLO_SDS_REG14_CGF_SPDUP_OFFSET)
  #define APOLLO_SDS_REG14_DUMMY_23_OFFSET                                                                     (10)
  #define APOLLO_SDS_REG14_DUMMY_23_MASK                                                                       (0x1F << APOLLO_SDS_REG14_DUMMY_23_OFFSET)
  #define APOLLO_SDS_REG14_CFG_SEL_ODD_BIT_OFFSET                                                              (9)
  #define APOLLO_SDS_REG14_CFG_SEL_ODD_BIT_MASK                                                                (0x1 << APOLLO_SDS_REG14_CFG_SEL_ODD_BIT_OFFSET)
  #define APOLLO_SDS_REG14_CFG_FRC_LD_VALUE_OFFSET                                                             (8)
  #define APOLLO_SDS_REG14_CFG_FRC_LD_VALUE_MASK                                                               (0x1 << APOLLO_SDS_REG14_CFG_FRC_LD_VALUE_OFFSET)
  #define APOLLO_SDS_REG14_CFG_FRC_LD_OFFSET                                                                   (7)
  #define APOLLO_SDS_REG14_CFG_FRC_LD_MASK                                                                     (0x1 << APOLLO_SDS_REG14_CFG_FRC_LD_OFFSET)
  #define APOLLO_SDS_REG14_DUMMY_24_OFFSET                                                                     (6)
  #define APOLLO_SDS_REG14_DUMMY_24_MASK                                                                       (0x1 << APOLLO_SDS_REG14_DUMMY_24_OFFSET)
  #define APOLLO_SDS_REG14_DUMMY_25_OFFSET                                                                     (3)
  #define APOLLO_SDS_REG14_DUMMY_25_MASK                                                                       (0x7 << APOLLO_SDS_REG14_DUMMY_25_OFFSET)
  #define APOLLO_SDS_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                        (0)
  #define APOLLO_SDS_REG14_CFG_LINK_TMR_NORM_SEL_MASK                                                          (0x7 << APOLLO_SDS_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define APOLLO_SDS_REG15_ADDR                                                                                  (0x2283C)
  #define APOLLO_SDS_REG15_DUMMY_26_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG15_DUMMY_26_MASK                                                                       (0xFFFF << APOLLO_SDS_REG15_DUMMY_26_OFFSET)

#define APOLLO_SDS_REG16_ADDR                                                                                  (0x22840)
  #define APOLLO_SDS_REG16_DUMMY_27_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG16_DUMMY_27_MASK                                                                       (0xFFFF << APOLLO_SDS_REG16_DUMMY_27_OFFSET)

#define APOLLO_SDS_REG17_ADDR                                                                                  (0x22844)
  #define APOLLO_SDS_REG17_DUMMY_28_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG17_DUMMY_28_MASK                                                                       (0x3FFF << APOLLO_SDS_REG17_DUMMY_28_OFFSET)

#define APOLLO_SDS_REG18_ADDR                                                                                  (0x22848)
  #define APOLLO_SDS_REG18_DUMMY_29_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG18_DUMMY_29_MASK                                                                       (0xFFFF << APOLLO_SDS_REG18_DUMMY_29_OFFSET)

#define APOLLO_SDS_REG19_ADDR                                                                                  (0x2284C)
  #define APOLLO_SDS_REG19_DUMMY_2A_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG19_DUMMY_2A_MASK                                                                       (0xFFFF << APOLLO_SDS_REG19_DUMMY_2A_OFFSET)

#define APOLLO_SDS_REG20_ADDR                                                                                  (0x22850)
  #define APOLLO_SDS_REG20_DUMMY_2B_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG20_DUMMY_2B_MASK                                                                       (0xFFFF << APOLLO_SDS_REG20_DUMMY_2B_OFFSET)

#define APOLLO_SDS_REG21_ADDR                                                                                  (0x22854)
  #define APOLLO_SDS_REG21_DUMMY_2C_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG21_DUMMY_2C_MASK                                                                       (0xFFFF << APOLLO_SDS_REG21_DUMMY_2C_OFFSET)

#define APOLLO_SDS_REG22_ADDR                                                                                  (0x22858)
  #define APOLLO_SDS_REG22_DUMMY_2D_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG22_DUMMY_2D_MASK                                                                       (0xFFFF << APOLLO_SDS_REG22_DUMMY_2D_OFFSET)

#define APOLLO_SDS_REG23_ADDR                                                                                  (0x2285C)
  #define APOLLO_SDS_REG23_DUMMY_2E_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG23_DUMMY_2E_MASK                                                                       (0xFFFF << APOLLO_SDS_REG23_DUMMY_2E_OFFSET)

#define APOLLO_SDS_REG24_ADDR                                                                                  (0x22860)
  #define APOLLO_SDS_REG24_DUMMY_2F_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG24_DUMMY_2F_MASK                                                                       (0xFFFF << APOLLO_SDS_REG24_DUMMY_2F_OFFSET)

#define APOLLO_SDS_REG25_ADDR                                                                                  (0x22864)
  #define APOLLO_SDS_REG25_DUMMY_30_OFFSET                                                                     (0)
  #define APOLLO_SDS_REG25_DUMMY_30_MASK                                                                       (0xFFFF << APOLLO_SDS_REG25_DUMMY_30_OFFSET)

#define APOLLO_SDS_REG26_ADDR                                                                                  (0x22868)
  #define APOLLO_SDS_REG26_CFG_DNG_OUT_ECO0_OFFSET                                                             (0)
  #define APOLLO_SDS_REG26_CFG_DNG_OUT_ECO0_MASK                                                               (0xFFFF << APOLLO_SDS_REG26_CFG_DNG_OUT_ECO0_OFFSET)

#define APOLLO_SDS_REG27_ADDR                                                                                  (0x2286C)
  #define APOLLO_SDS_REG27_CFG_DNG_OUT_ECO1_OFFSET                                                             (0)
  #define APOLLO_SDS_REG27_CFG_DNG_OUT_ECO1_MASK                                                               (0xFFFF << APOLLO_SDS_REG27_CFG_DNG_OUT_ECO1_OFFSET)

#define APOLLO_SDS_REG28_ADDR                                                                                  (0x22870)
  #define APOLLO_SDS_REG28_DUMMY_31_OFFSET                                                                     (12)
  #define APOLLO_SDS_REG28_DUMMY_31_MASK                                                                       (0xF << APOLLO_SDS_REG28_DUMMY_31_OFFSET)
  #define APOLLO_SDS_REG28_DUMMY_32_OFFSET                                                                     (11)
  #define APOLLO_SDS_REG28_DUMMY_32_MASK                                                                       (0x1 << APOLLO_SDS_REG28_DUMMY_32_OFFSET)
  #define APOLLO_SDS_REG28_DUMMY_33_OFFSET                                                                     (10)
  #define APOLLO_SDS_REG28_DUMMY_33_MASK                                                                       (0x1 << APOLLO_SDS_REG28_DUMMY_33_OFFSET)
  #define APOLLO_SDS_REG28_CFG_SDS_DBG_SEL_OFFSET                                                              (0)
  #define APOLLO_SDS_REG28_CFG_SDS_DBG_SEL_MASK                                                                (0x3FF << APOLLO_SDS_REG28_CFG_SDS_DBG_SEL_OFFSET)

#define APOLLO_SDS_REG29_ADDR                                                                                  (0x22874)
  #define APOLLO_SDS_REG29_CFG_SDS_DBG_OUT_OFFSET                                                              (0)
  #define APOLLO_SDS_REG29_CFG_SDS_DBG_OUT_MASK                                                                (0xFFFFFFFF << APOLLO_SDS_REG29_CFG_SDS_DBG_OUT_OFFSET)

#define APOLLO_SDS_EXT_REG0_ADDR                                                                               (0x22A00)
  #define APOLLO_SDS_EXT_REG0_SDS_EXT_CFG0_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG0_SDS_EXT_CFG0_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG0_SDS_EXT_CFG0_OFFSET)

#define APOLLO_SDS_EXT_REG1_ADDR                                                                               (0x22A04)
  #define APOLLO_SDS_EXT_REG1_SDS_EXT_CFG1_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG1_SDS_EXT_CFG1_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG1_SDS_EXT_CFG1_OFFSET)

#define APOLLO_SDS_EXT_REG2_ADDR                                                                               (0x22A08)
  #define APOLLO_SDS_EXT_REG2_SDS_EXT_CFG2_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG2_SDS_EXT_CFG2_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG2_SDS_EXT_CFG2_OFFSET)

#define APOLLO_SDS_EXT_REG3_ADDR                                                                               (0x22A0C)
  #define APOLLO_SDS_EXT_REG3_SDS_EXT_CFG3_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG3_SDS_EXT_CFG3_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG3_SDS_EXT_CFG3_OFFSET)

#define APOLLO_SDS_EXT_REG4_ADDR                                                                               (0x22A10)
  #define APOLLO_SDS_EXT_REG4_SDS_EXT_CFG4_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG4_SDS_EXT_CFG4_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG4_SDS_EXT_CFG4_OFFSET)

#define APOLLO_SDS_EXT_REG5_ADDR                                                                               (0x22A14)
  #define APOLLO_SDS_EXT_REG5_SDS_EXT_CFG5_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG5_SDS_EXT_CFG5_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG5_SDS_EXT_CFG5_OFFSET)

#define APOLLO_SDS_EXT_REG6_ADDR                                                                               (0x22A18)
  #define APOLLO_SDS_EXT_REG6_SDS_EXT_CFG6_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG6_SDS_EXT_CFG6_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG6_SDS_EXT_CFG6_OFFSET)

#define APOLLO_SDS_EXT_REG7_ADDR                                                                               (0x22A1C)
  #define APOLLO_SDS_EXT_REG7_SDS_EXT_CFG7_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG7_SDS_EXT_CFG7_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG7_SDS_EXT_CFG7_OFFSET)

#define APOLLO_SDS_EXT_REG8_ADDR                                                                               (0x22A20)
  #define APOLLO_SDS_EXT_REG8_SDS_EXT_CFG8_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG8_SDS_EXT_CFG8_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG8_SDS_EXT_CFG8_OFFSET)

#define APOLLO_SDS_EXT_REG9_ADDR                                                                               (0x22A24)
  #define APOLLO_SDS_EXT_REG9_SDS_EXT_CFG9_OFFSET                                                              (0)
  #define APOLLO_SDS_EXT_REG9_SDS_EXT_CFG9_MASK                                                                (0xFFFF << APOLLO_SDS_EXT_REG9_SDS_EXT_CFG9_OFFSET)

#define APOLLO_SDS_EXT_REG10_ADDR                                                                              (0x22A28)
  #define APOLLO_SDS_EXT_REG10_SDS_EXT_CFG10_OFFSET                                                            (0)
  #define APOLLO_SDS_EXT_REG10_SDS_EXT_CFG10_MASK                                                              (0xFFFF << APOLLO_SDS_EXT_REG10_SDS_EXT_CFG10_OFFSET)

#define APOLLO_SDS_EXT_REG11_ADDR                                                                              (0x22A2C)
  #define APOLLO_SDS_EXT_REG11_SDS_EXT_CFG11_OFFSET                                                            (0)
  #define APOLLO_SDS_EXT_REG11_SDS_EXT_CFG11_MASK                                                              (0xFFFF << APOLLO_SDS_EXT_REG11_SDS_EXT_CFG11_OFFSET)

#define APOLLO_SDS_EXT_REG12_ADDR                                                                              (0x22A30)
  #define APOLLO_SDS_EXT_REG12_SDS_EXT_CFG12_OFFSET                                                            (0)
  #define APOLLO_SDS_EXT_REG12_SDS_EXT_CFG12_MASK                                                              (0xFFFF << APOLLO_SDS_EXT_REG12_SDS_EXT_CFG12_OFFSET)

#define APOLLO_SDS_EXT_REG13_ADDR                                                                              (0x22A34)
  #define APOLLO_SDS_EXT_REG13_SDS_EXT_CFG13_OFFSET                                                            (0)
  #define APOLLO_SDS_EXT_REG13_SDS_EXT_CFG13_MASK                                                              (0xFFFF << APOLLO_SDS_EXT_REG13_SDS_EXT_CFG13_OFFSET)

#define APOLLO_SDS_EXT_REG14_ADDR                                                                              (0x22A38)
  #define APOLLO_SDS_EXT_REG14_SDS_EXT_CFG14_OFFSET                                                            (0)
  #define APOLLO_SDS_EXT_REG14_SDS_EXT_CFG14_MASK                                                              (0xFFFF << APOLLO_SDS_EXT_REG14_SDS_EXT_CFG14_OFFSET)

#define APOLLO_SDS_EXT_REG15_ADDR                                                                              (0x22A3C)
  #define APOLLO_SDS_EXT_REG15_SDS_EXT_CFG15_OFFSET                                                            (0)
  #define APOLLO_SDS_EXT_REG15_SDS_EXT_CFG15_MASK                                                              (0xFFFF << APOLLO_SDS_EXT_REG15_SDS_EXT_CFG15_OFFSET)

#define APOLLO_SDS_EXT_REG16_ADDR                                                                              (0x22A40)
  #define APOLLO_SDS_EXT_REG16_SDS_EXT_CFG16_OFFSET                                                            (0)
  #define APOLLO_SDS_EXT_REG16_SDS_EXT_CFG16_MASK                                                              (0xFFFF << APOLLO_SDS_EXT_REG16_SDS_EXT_CFG16_OFFSET)

#define APOLLO_SDS_EXT_REG24_ADDR                                                                              (0x22A44)
  #define APOLLO_SDS_EXT_REG24_CFG_RG24X153_OFFSET                                                             (3)
  #define APOLLO_SDS_EXT_REG24_CFG_RG24X153_MASK                                                               (0x1FFF << APOLLO_SDS_EXT_REG24_CFG_RG24X153_OFFSET)
  #define APOLLO_SDS_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET                                                        (0)
  #define APOLLO_SDS_EXT_REG24_CFG_SYMBOLERR_CNT_MASK                                                          (0x7 << APOLLO_SDS_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET)

#define APOLLO_SDS_EXT_REG25_ADDR                                                                              (0x22A48)
  #define APOLLO_SDS_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET                                                        (8)
  #define APOLLO_SDS_EXT_REG25_ALL_SYMBOLERR_CNT_MASK                                                          (0xFF << APOLLO_SDS_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET)
  #define APOLLO_SDS_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET                                                        (0)
  #define APOLLO_SDS_EXT_REG25_MUX_SYMBOLERR_CNT_MASK                                                          (0xFF << APOLLO_SDS_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET)

#define APOLLO_SDS_EXT_REG26_ADDR                                                                              (0x22A4C)
  #define APOLLO_SDS_EXT_REG26_P3_LONKDOWN_CNT_OFFSET                                                          (12)
  #define APOLLO_SDS_EXT_REG26_P3_LONKDOWN_CNT_MASK                                                            (0xF << APOLLO_SDS_EXT_REG26_P3_LONKDOWN_CNT_OFFSET)
  #define APOLLO_SDS_EXT_REG26_P2_LONKDOWN_CNT_OFFSET                                                          (8)
  #define APOLLO_SDS_EXT_REG26_P2_LONKDOWN_CNT_MASK                                                            (0xF << APOLLO_SDS_EXT_REG26_P2_LONKDOWN_CNT_OFFSET)
  #define APOLLO_SDS_EXT_REG26_P1_LONKDOWN_CNT_OFFSET                                                          (4)
  #define APOLLO_SDS_EXT_REG26_P1_LONKDOWN_CNT_MASK                                                            (0xF << APOLLO_SDS_EXT_REG26_P1_LONKDOWN_CNT_OFFSET)
  #define APOLLO_SDS_EXT_REG26_P0_LONKDOWN_CNT_OFFSET                                                          (0)
  #define APOLLO_SDS_EXT_REG26_P0_LONKDOWN_CNT_MASK                                                            (0xF << APOLLO_SDS_EXT_REG26_P0_LONKDOWN_CNT_OFFSET)

#define APOLLO_SDS_EXT_REG27_ADDR                                                                              (0x22A50)
  #define APOLLO_SDS_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET                                                     (0)
  #define APOLLO_SDS_EXT_REG27_CFG_DBG_STATUS_ECO_0_MASK                                                       (0xFFFF << APOLLO_SDS_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET)

#define APOLLO_SDS_EXT_REG28_ADDR                                                                              (0x22A54)
  #define APOLLO_SDS_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET                                                     (0)
  #define APOLLO_SDS_EXT_REG28_CFG_DBG_STATUS_ECO_1_MASK                                                       (0xFFFF << APOLLO_SDS_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET)

#define APOLLO_SDS_EXT_REG29_ADDR                                                                              (0x22A58)
  #define APOLLO_SDS_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET                                                     (9)
  #define APOLLO_SDS_EXT_REG29_CFG_DBG_STATUS_ECO_2_MASK                                                       (0x7F << APOLLO_SDS_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define APOLLO_SDS_EXT_REG29_SIGNOK_LAT_OFFSET                                                               (8)
  #define APOLLO_SDS_EXT_REG29_SIGNOK_LAT_MASK                                                                 (0x1 << APOLLO_SDS_EXT_REG29_SIGNOK_LAT_OFFSET)
  #define APOLLO_SDS_EXT_REG29_LINKOK_LAT_OFFSET                                                               (4)
  #define APOLLO_SDS_EXT_REG29_LINKOK_LAT_MASK                                                                 (0xF << APOLLO_SDS_EXT_REG29_LINKOK_LAT_OFFSET)
  #define APOLLO_SDS_EXT_REG29_SYNCOK_LAT_OFFSET                                                               (0)
  #define APOLLO_SDS_EXT_REG29_SYNCOK_LAT_MASK                                                                 (0xF << APOLLO_SDS_EXT_REG29_SYNCOK_LAT_OFFSET)

#define APOLLO_SDS_EXT_REG30_ADDR                                                                              (0x22A5C)
  #define APOLLO_SDS_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET                                                     (9)
  #define APOLLO_SDS_EXT_REG30_CFG_DBG_STATUS_ECO_3_MASK                                                       (0x7F << APOLLO_SDS_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define APOLLO_SDS_EXT_REG30_SIGNOKLAT_OFFSET                                                                (8)
  #define APOLLO_SDS_EXT_REG30_SIGNOKLAT_MASK                                                                  (0x1 << APOLLO_SDS_EXT_REG30_SIGNOKLAT_OFFSET)
  #define APOLLO_SDS_EXT_REG30_LINKOKLAT_OFFSET                                                                (4)
  #define APOLLO_SDS_EXT_REG30_LINKOKLAT_MASK                                                                  (0xF << APOLLO_SDS_EXT_REG30_LINKOKLAT_OFFSET)
  #define APOLLO_SDS_EXT_REG30_SYNCOKLAT_OFFSET                                                                (0)
  #define APOLLO_SDS_EXT_REG30_SYNCOKLAT_MASK                                                                  (0xF << APOLLO_SDS_EXT_REG30_SYNCOKLAT_OFFSET)

#define APOLLO_FIB_REG0_ADDR                                                                                   (0x22C00)
  #define APOLLO_FIB_REG0_CFG_FIB_RST_OFFSET                                                                   (15)
  #define APOLLO_FIB_REG0_CFG_FIB_RST_MASK                                                                     (0x1 << APOLLO_FIB_REG0_CFG_FIB_RST_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_LPK_OFFSET                                                                   (14)
  #define APOLLO_FIB_REG0_CFG_FIB_LPK_MASK                                                                     (0x1 << APOLLO_FIB_REG0_CFG_FIB_LPK_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_SPD_RD_0_OFFSET                                                              (13)
  #define APOLLO_FIB_REG0_CFG_FIB_SPD_RD_0_MASK                                                                (0x1 << APOLLO_FIB_REG0_CFG_FIB_SPD_RD_0_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_ANEN_OFFSET                                                                  (12)
  #define APOLLO_FIB_REG0_CFG_FIB_ANEN_MASK                                                                    (0x1 << APOLLO_FIB_REG0_CFG_FIB_ANEN_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_PDOWN_OFFSET                                                                 (11)
  #define APOLLO_FIB_REG0_CFG_FIB_PDOWN_MASK                                                                   (0x1 << APOLLO_FIB_REG0_CFG_FIB_PDOWN_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_ISO_OFFSET                                                                   (10)
  #define APOLLO_FIB_REG0_CFG_FIB_ISO_MASK                                                                     (0x1 << APOLLO_FIB_REG0_CFG_FIB_ISO_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_RESTART_OFFSET                                                               (9)
  #define APOLLO_FIB_REG0_CFG_FIB_RESTART_MASK                                                                 (0x1 << APOLLO_FIB_REG0_CFG_FIB_RESTART_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_FULLDUP_OFFSET                                                               (8)
  #define APOLLO_FIB_REG0_CFG_FIB_FULLDUP_MASK                                                                 (0x1 << APOLLO_FIB_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_SPD_RD_1_OFFSET                                                              (6)
  #define APOLLO_FIB_REG0_CFG_FIB_SPD_RD_1_MASK                                                                (0x1 << APOLLO_FIB_REG0_CFG_FIB_SPD_RD_1_OFFSET)
  #define APOLLO_FIB_REG0_CFG_FIB_FRCTX_OFFSET                                                                 (5)
  #define APOLLO_FIB_REG0_CFG_FIB_FRCTX_MASK                                                                   (0x1 << APOLLO_FIB_REG0_CFG_FIB_FRCTX_OFFSET)

#define APOLLO_FIB_REG1_ADDR                                                                                   (0x22C04)
  #define APOLLO_FIB_REG1_CAPBILITY_OFFSET                                                                     (6)
  #define APOLLO_FIB_REG1_CAPBILITY_MASK                                                                       (0x3FF << APOLLO_FIB_REG1_CAPBILITY_OFFSET)
  #define APOLLO_FIB_REG1_AN_COMPLETE_OFFSET                                                                   (5)
  #define APOLLO_FIB_REG1_AN_COMPLETE_MASK                                                                     (0x1 << APOLLO_FIB_REG1_AN_COMPLETE_OFFSET)
  #define APOLLO_FIB_REG1_R_FAULT_OFFSET                                                                       (4)
  #define APOLLO_FIB_REG1_R_FAULT_MASK                                                                         (0x1 << APOLLO_FIB_REG1_R_FAULT_OFFSET)
  #define APOLLO_FIB_REG1_NWAY_ABILITY_OFFSET                                                                  (3)
  #define APOLLO_FIB_REG1_NWAY_ABILITY_MASK                                                                    (0x1 << APOLLO_FIB_REG1_NWAY_ABILITY_OFFSET)
  #define APOLLO_FIB_REG1_LINK_STATUS_OFFSET                                                                   (2)
  #define APOLLO_FIB_REG1_LINK_STATUS_MASK                                                                     (0x1 << APOLLO_FIB_REG1_LINK_STATUS_OFFSET)
  #define APOLLO_FIB_REG1_JABBER_DETECT_OFFSET                                                                 (1)
  #define APOLLO_FIB_REG1_JABBER_DETECT_MASK                                                                   (0x1 << APOLLO_FIB_REG1_JABBER_DETECT_OFFSET)
  #define APOLLO_FIB_REG1_EXTENDED_CAPBILITY_OFFSET                                                            (0)
  #define APOLLO_FIB_REG1_EXTENDED_CAPBILITY_MASK                                                              (0x1 << APOLLO_FIB_REG1_EXTENDED_CAPBILITY_OFFSET)

#define APOLLO_FIB_REG2_ADDR                                                                                   (0x22C08)
  #define APOLLO_FIB_REG2_REALTEK_OUI_OFFSET                                                                   (10)
  #define APOLLO_FIB_REG2_REALTEK_OUI_MASK                                                                     (0x3FFFFF << APOLLO_FIB_REG2_REALTEK_OUI_OFFSET)
  #define APOLLO_FIB_REG2_MODEL_NO_OFFSET                                                                      (4)
  #define APOLLO_FIB_REG2_MODEL_NO_MASK                                                                        (0x3F << APOLLO_FIB_REG2_MODEL_NO_OFFSET)
  #define APOLLO_FIB_REG2_REVISION_NO_OFFSET                                                                   (0)
  #define APOLLO_FIB_REG2_REVISION_NO_MASK                                                                     (0xF << APOLLO_FIB_REG2_REVISION_NO_OFFSET)

#define APOLLO_FIB_REG4_ADDR                                                                                   (0x22C0C)
  #define APOLLO_FIB_REG4_TX_CFG_REG_OFFSET                                                                    (0)
  #define APOLLO_FIB_REG4_TX_CFG_REG_MASK                                                                      (0xFFFF << APOLLO_FIB_REG4_TX_CFG_REG_OFFSET)

#define APOLLO_FIB_REG5_ADDR                                                                                   (0x22C10)
  #define APOLLO_FIB_REG5_RX_CFG_REG_OFFSET                                                                    (0)
  #define APOLLO_FIB_REG5_RX_CFG_REG_MASK                                                                      (0xFFFF << APOLLO_FIB_REG5_RX_CFG_REG_OFFSET)

#define APOLLO_FIB_REG6_ADDR                                                                                   (0x22C14)
  #define APOLLO_FIB_REG6_FIB_NP_EN_OFFSET                                                                     (2)
  #define APOLLO_FIB_REG6_FIB_NP_EN_MASK                                                                       (0x1 << APOLLO_FIB_REG6_FIB_NP_EN_OFFSET)
  #define APOLLO_FIB_REG6_RXPAGE_OFFSET                                                                        (1)
  #define APOLLO_FIB_REG6_RXPAGE_MASK                                                                          (0x1 << APOLLO_FIB_REG6_RXPAGE_OFFSET)

#define APOLLO_FIB_REG7_ADDR                                                                                   (0x22C18)
  #define APOLLO_FIB_REG7_MR_NP_TX_OFFSET                                                                      (0)
  #define APOLLO_FIB_REG7_MR_NP_TX_MASK                                                                        (0xFFFF << APOLLO_FIB_REG7_MR_NP_TX_OFFSET)

#define APOLLO_FIB_REG8_ADDR                                                                                   (0x22C1C)
  #define APOLLO_FIB_REG8_MR_NP_TX_OFFSET                                                                      (0)
  #define APOLLO_FIB_REG8_MR_NP_TX_MASK                                                                        (0xFFFF << APOLLO_FIB_REG8_MR_NP_TX_OFFSET)

#define APOLLO_FIB_REG13_ADDR                                                                                  (0x22C30)
  #define APOLLO_FIB_REG13_INDR_FUNC_OFFSET                                                                    (14)
  #define APOLLO_FIB_REG13_INDR_FUNC_MASK                                                                      (0x3 << APOLLO_FIB_REG13_INDR_FUNC_OFFSET)
  #define APOLLO_FIB_REG13_DUMMY_OFFSET                                                                        (5)
  #define APOLLO_FIB_REG13_DUMMY_MASK                                                                          (0x1FF << APOLLO_FIB_REG13_DUMMY_OFFSET)
  #define APOLLO_FIB_REG13_INDR_DEVAD_OFFSET                                                                   (0)
  #define APOLLO_FIB_REG13_INDR_DEVAD_MASK                                                                     (0x1F << APOLLO_FIB_REG13_INDR_DEVAD_OFFSET)

#define APOLLO_FIB_REG14_ADDR                                                                                  (0x22C34)
  #define APOLLO_FIB_REG14_MMDRDBUS_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG14_MMDRDBUS_MASK                                                                       (0xFFFF << APOLLO_FIB_REG14_MMDRDBUS_OFFSET)

#define APOLLO_FIB_REG16_ADDR                                                                                  (0x22C3C)
  #define APOLLO_FIB_REG16_ANA_RG2X_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG16_ANA_RG2X_MASK                                                                       (0xFFFF << APOLLO_FIB_REG16_ANA_RG2X_OFFSET)

#define APOLLO_FIB_REG17_ADDR                                                                                  (0x22C40)
  #define APOLLO_FIB_REG17_ANA_RG3X_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG17_ANA_RG3X_MASK                                                                       (0xFFFF << APOLLO_FIB_REG17_ANA_RG3X_OFFSET)

#define APOLLO_FIB_REG18_ADDR                                                                                  (0x22C44)
  #define APOLLO_FIB_REG18_ANA_RG4X_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG18_ANA_RG4X_MASK                                                                       (0xFFFF << APOLLO_FIB_REG18_ANA_RG4X_OFFSET)

#define APOLLO_FIB_REG19_ADDR                                                                                  (0x22C48)
  #define APOLLO_FIB_REG19_ANA_RG5X_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG19_ANA_RG5X_MASK                                                                       (0xFFFF << APOLLO_FIB_REG19_ANA_RG5X_OFFSET)

#define APOLLO_FIB_REG20_ADDR                                                                                  (0x22C4C)
  #define APOLLO_FIB_REG20_ANA_RG6X_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG20_ANA_RG6X_MASK                                                                       (0xFFFF << APOLLO_FIB_REG20_ANA_RG6X_OFFSET)

#define APOLLO_FIB_REG21_ADDR                                                                                  (0x22C50)
  #define APOLLO_FIB_REG21_ANA_RG7X_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG21_ANA_RG7X_MASK                                                                       (0xFFFF << APOLLO_FIB_REG21_ANA_RG7X_OFFSET)

#define APOLLO_FIB_REG22_ADDR                                                                                  (0x22C54)
  #define APOLLO_FIB_REG22_ANA_RG8X_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG22_ANA_RG8X_MASK                                                                       (0xFFFF << APOLLO_FIB_REG22_ANA_RG8X_OFFSET)

#define APOLLO_FIB_REG23_ADDR                                                                                  (0x22C58)
  #define APOLLO_FIB_REG23_ANA_RG9X_OFFSET                                                                     (0)
  #define APOLLO_FIB_REG23_ANA_RG9X_MASK                                                                       (0xFFFF << APOLLO_FIB_REG23_ANA_RG9X_OFFSET)

#define APOLLO_FIB_REG28_ADDR                                                                                  (0x22C5C)
  #define APOLLO_FIB_REG28_CFG_CONS1_MAX_OFFSET                                                                (12)
  #define APOLLO_FIB_REG28_CFG_CONS1_MAX_MASK                                                                  (0xF << APOLLO_FIB_REG28_CFG_CONS1_MAX_OFFSET)
  #define APOLLO_FIB_REG28_CFG_CONS0_MAX_OFFSET                                                                (8)
  #define APOLLO_FIB_REG28_CFG_CONS0_MAX_MASK                                                                  (0xF << APOLLO_FIB_REG28_CFG_CONS0_MAX_OFFSET)
  #define APOLLO_FIB_REG28_CFG_CNT_MIN_OFFSET                                                                  (0)
  #define APOLLO_FIB_REG28_CFG_CNT_MIN_MASK                                                                    (0xFF << APOLLO_FIB_REG28_CFG_CNT_MIN_OFFSET)

#define APOLLO_FIB_REG29_ADDR                                                                                  (0x22C60)
  #define APOLLO_FIB_REG29_CFG_AUTO_DET_ON_OFFSET                                                              (15)
  #define APOLLO_FIB_REG29_CFG_AUTO_DET_ON_MASK                                                                (0x1 << APOLLO_FIB_REG29_CFG_AUTO_DET_ON_OFFSET)
  #define APOLLO_FIB_REG29_CFG_TOUT_MAX_OFFSET                                                                 (9)
  #define APOLLO_FIB_REG29_CFG_TOUT_MAX_MASK                                                                   (0x3F << APOLLO_FIB_REG29_CFG_TOUT_MAX_OFFSET)
  #define APOLLO_FIB_REG29_CFG_STATE_TMR_OFFSET                                                                (5)
  #define APOLLO_FIB_REG29_CFG_STATE_TMR_MASK                                                                  (0xF << APOLLO_FIB_REG29_CFG_STATE_TMR_OFFSET)
  #define APOLLO_FIB_REG29_CFG_TEST_TMR_OFFSET                                                                 (0)
  #define APOLLO_FIB_REG29_CFG_TEST_TMR_MASK                                                                   (0x1F << APOLLO_FIB_REG29_CFG_TEST_TMR_OFFSET)

#define APOLLO_FIB_REG30_ADDR                                                                                  (0x22C64)
  #define APOLLO_FIB_REG30_CFG_RG30X1508_OFFSET                                                                (8)
  #define APOLLO_FIB_REG30_CFG_RG30X1508_MASK                                                                  (0xFF << APOLLO_FIB_REG30_CFG_RG30X1508_OFFSET)
  #define APOLLO_FIB_REG30_CFG_LNK_ON_TMR_OFFSET                                                               (0)
  #define APOLLO_FIB_REG30_CFG_LNK_ON_TMR_MASK                                                                 (0xFF << APOLLO_FIB_REG30_CFG_LNK_ON_TMR_OFFSET)

#define APOLLO_FIB_EXT_REG0_ADDR                                                                               (0x22E00)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_RST_OFFSET                                                               (15)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_RST_MASK                                                                 (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_RST_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET                                                               (14)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_LPK_MASK                                                                 (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_SPD_RD_0_OFFSET                                                          (13)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_SPD_RD_0_MASK                                                            (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_SPD_RD_0_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET                                                              (12)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_ANEN_MASK                                                                (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET                                                             (11)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_PDOWN_MASK                                                               (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET                                                               (10)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_ISO_MASK                                                                 (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET                                                           (9)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_RESTART_MASK                                                             (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET                                                           (8)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_FULLDUP_MASK                                                             (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_SPD_RD_1_OFFSET                                                          (6)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_SPD_RD_1_MASK                                                            (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_SPD_RD_1_OFFSET)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET                                                             (5)
  #define APOLLO_FIB_EXT_REG0_CFG_FIB_FRCTX_MASK                                                               (0x1 << APOLLO_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET)

#define APOLLO_FIB_EXT_REG1_ADDR                                                                               (0x22E04)
  #define APOLLO_FIB_EXT_REG1_CAPBILITY_OFFSET                                                                 (6)
  #define APOLLO_FIB_EXT_REG1_CAPBILITY_MASK                                                                   (0x3FF << APOLLO_FIB_EXT_REG1_CAPBILITY_OFFSET)
  #define APOLLO_FIB_EXT_REG1_AN_COMPLETE_OFFSET                                                               (5)
  #define APOLLO_FIB_EXT_REG1_AN_COMPLETE_MASK                                                                 (0x1 << APOLLO_FIB_EXT_REG1_AN_COMPLETE_OFFSET)
  #define APOLLO_FIB_EXT_REG1_R_FAULT_OFFSET                                                                   (4)
  #define APOLLO_FIB_EXT_REG1_R_FAULT_MASK                                                                     (0x1 << APOLLO_FIB_EXT_REG1_R_FAULT_OFFSET)
  #define APOLLO_FIB_EXT_REG1_NWAY_ABILITY_OFFSET                                                              (3)
  #define APOLLO_FIB_EXT_REG1_NWAY_ABILITY_MASK                                                                (0x1 << APOLLO_FIB_EXT_REG1_NWAY_ABILITY_OFFSET)
  #define APOLLO_FIB_EXT_REG1_LINK_STATUS_OFFSET                                                               (2)
  #define APOLLO_FIB_EXT_REG1_LINK_STATUS_MASK                                                                 (0x1 << APOLLO_FIB_EXT_REG1_LINK_STATUS_OFFSET)
  #define APOLLO_FIB_EXT_REG1_JABBER_DETECT_OFFSET                                                             (1)
  #define APOLLO_FIB_EXT_REG1_JABBER_DETECT_MASK                                                               (0x1 << APOLLO_FIB_EXT_REG1_JABBER_DETECT_OFFSET)
  #define APOLLO_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET                                                        (0)
  #define APOLLO_FIB_EXT_REG1_EXTENDED_CAPBILITY_MASK                                                          (0x1 << APOLLO_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET)

#define APOLLO_FIB_EXT_REG2_ADDR                                                                               (0x22E08)
  #define APOLLO_FIB_EXT_REG2_REALTEK_OUI_OFFSET                                                               (10)
  #define APOLLO_FIB_EXT_REG2_REALTEK_OUI_MASK                                                                 (0x3FFFFF << APOLLO_FIB_EXT_REG2_REALTEK_OUI_OFFSET)
  #define APOLLO_FIB_EXT_REG2_MODEL_NO_OFFSET                                                                  (4)
  #define APOLLO_FIB_EXT_REG2_MODEL_NO_MASK                                                                    (0x3F << APOLLO_FIB_EXT_REG2_MODEL_NO_OFFSET)
  #define APOLLO_FIB_EXT_REG2_REVISION_NO_OFFSET                                                               (0)
  #define APOLLO_FIB_EXT_REG2_REVISION_NO_MASK                                                                 (0xF << APOLLO_FIB_EXT_REG2_REVISION_NO_OFFSET)

#define APOLLO_FIB_EXT_REG4_ADDR                                                                               (0x22E0C)
  #define APOLLO_FIB_EXT_REG4_TX_CFG_REG_OFFSET                                                                (0)
  #define APOLLO_FIB_EXT_REG4_TX_CFG_REG_MASK                                                                  (0xFFFF << APOLLO_FIB_EXT_REG4_TX_CFG_REG_OFFSET)

#define APOLLO_FIB_EXT_REG5_ADDR                                                                               (0x22E10)
  #define APOLLO_FIB_EXT_REG5_RX_CFG_REG_OFFSET                                                                (0)
  #define APOLLO_FIB_EXT_REG5_RX_CFG_REG_MASK                                                                  (0xFFFF << APOLLO_FIB_EXT_REG5_RX_CFG_REG_OFFSET)

#define APOLLO_FIB_EXT_REG6_ADDR                                                                               (0x22E14)
  #define APOLLO_FIB_EXT_REG6_FIB_NP_EN_OFFSET                                                                 (2)
  #define APOLLO_FIB_EXT_REG6_FIB_NP_EN_MASK                                                                   (0x1 << APOLLO_FIB_EXT_REG6_FIB_NP_EN_OFFSET)
  #define APOLLO_FIB_EXT_REG6_RXPAGE_OFFSET                                                                    (1)
  #define APOLLO_FIB_EXT_REG6_RXPAGE_MASK                                                                      (0x1 << APOLLO_FIB_EXT_REG6_RXPAGE_OFFSET)

#define APOLLO_FIB_EXT_REG7_ADDR                                                                               (0x22E18)
  #define APOLLO_FIB_EXT_REG7_MR_NP_TX_OFFSET                                                                  (0)
  #define APOLLO_FIB_EXT_REG7_MR_NP_TX_MASK                                                                    (0xFFFF << APOLLO_FIB_EXT_REG7_MR_NP_TX_OFFSET)

#define APOLLO_FIB_EXT_REG8_ADDR                                                                               (0x22E1C)
  #define APOLLO_FIB_EXT_REG8_MR_NP_TX_OFFSET                                                                  (0)
  #define APOLLO_FIB_EXT_REG8_MR_NP_TX_MASK                                                                    (0xFFFF << APOLLO_FIB_EXT_REG8_MR_NP_TX_OFFSET)

#define APOLLO_FIB_EXT_REG13_ADDR                                                                              (0x22E30)
  #define APOLLO_FIB_EXT_REG13_INDR_FUNC_OFFSET                                                                (14)
  #define APOLLO_FIB_EXT_REG13_INDR_FUNC_MASK                                                                  (0x3 << APOLLO_FIB_EXT_REG13_INDR_FUNC_OFFSET)
  #define APOLLO_FIB_EXT_REG13_DUMMY_OFFSET                                                                    (5)
  #define APOLLO_FIB_EXT_REG13_DUMMY_MASK                                                                      (0x1FF << APOLLO_FIB_EXT_REG13_DUMMY_OFFSET)
  #define APOLLO_FIB_EXT_REG13_INDR_DEVAD_OFFSET                                                               (0)
  #define APOLLO_FIB_EXT_REG13_INDR_DEVAD_MASK                                                                 (0x1F << APOLLO_FIB_EXT_REG13_INDR_DEVAD_OFFSET)

#define APOLLO_FIB_EXT_REG14_ADDR                                                                              (0x22E34)
  #define APOLLO_FIB_EXT_REG14_MMDRDBUS_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG14_MMDRDBUS_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG14_MMDRDBUS_OFFSET)

#define APOLLO_FIB_EXT_REG16_ADDR                                                                              (0x22E3C)
  #define APOLLO_FIB_EXT_REG16_ANA_RG2X_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG16_ANA_RG2X_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG16_ANA_RG2X_OFFSET)

#define APOLLO_FIB_EXT_REG17_ADDR                                                                              (0x22E40)
  #define APOLLO_FIB_EXT_REG17_ANA_RG3X_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG17_ANA_RG3X_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG17_ANA_RG3X_OFFSET)

#define APOLLO_FIB_EXT_REG18_ADDR                                                                              (0x22E44)
  #define APOLLO_FIB_EXT_REG18_ANA_RG4X_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG18_ANA_RG4X_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG18_ANA_RG4X_OFFSET)

#define APOLLO_FIB_EXT_REG19_ADDR                                                                              (0x22E48)
  #define APOLLO_FIB_EXT_REG19_ANA_RG5X_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG19_ANA_RG5X_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG19_ANA_RG5X_OFFSET)

#define APOLLO_FIB_EXT_REG20_ADDR                                                                              (0x22E4C)
  #define APOLLO_FIB_EXT_REG20_ANA_RG6X_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG20_ANA_RG6X_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG20_ANA_RG6X_OFFSET)

#define APOLLO_FIB_EXT_REG21_ADDR                                                                              (0x22E50)
  #define APOLLO_FIB_EXT_REG21_FIB_STS_0_OFFSET                                                                (13)
  #define APOLLO_FIB_EXT_REG21_FIB_STS_0_MASK                                                                  (0x7 << APOLLO_FIB_EXT_REG21_FIB_STS_0_OFFSET)
  #define APOLLO_FIB_EXT_REG21_ANA_RG7X_OFFSET                                                                 (4)
  #define APOLLO_FIB_EXT_REG21_ANA_RG7X_MASK                                                                   (0x1FF << APOLLO_FIB_EXT_REG21_ANA_RG7X_OFFSET)
  #define APOLLO_FIB_EXT_REG21_FIB_STS_1_OFFSET                                                                (0)
  #define APOLLO_FIB_EXT_REG21_FIB_STS_1_MASK                                                                  (0xF << APOLLO_FIB_EXT_REG21_FIB_STS_1_OFFSET)

#define APOLLO_FIB_EXT_REG22_ADDR                                                                              (0x22E54)
  #define APOLLO_FIB_EXT_REG22_ANA_RG8X_OFFSET                                                                 (2)
  #define APOLLO_FIB_EXT_REG22_ANA_RG8X_MASK                                                                   (0x3FFF << APOLLO_FIB_EXT_REG22_ANA_RG8X_OFFSET)
  #define APOLLO_FIB_EXT_REG22_FIB_STS_2_OFFSET                                                                (0)
  #define APOLLO_FIB_EXT_REG22_FIB_STS_2_MASK                                                                  (0x3 << APOLLO_FIB_EXT_REG22_FIB_STS_2_OFFSET)

#define APOLLO_FIB_EXT_REG23_ADDR                                                                              (0x22E58)
  #define APOLLO_FIB_EXT_REG23_ANA_RG9X_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG23_ANA_RG9X_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG23_ANA_RG9X_OFFSET)

#define APOLLO_FIB_EXT_REG24_ADDR                                                                              (0x22E5C)
  #define APOLLO_FIB_EXT_REG24_ANA_RG10X_OFFSET                                                                (0)
  #define APOLLO_FIB_EXT_REG24_ANA_RG10X_MASK                                                                  (0xFFFF << APOLLO_FIB_EXT_REG24_ANA_RG10X_OFFSET)

#define APOLLO_FIB_EXT_REG25_ADDR                                                                              (0x22E60)
  #define APOLLO_FIB_EXT_REG25_ANA_RG11_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG25_ANA_RG11_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG25_ANA_RG11_OFFSET)

#define APOLLO_FIB_EXT_REG26_ADDR                                                                              (0x22E64)
  #define APOLLO_FIB_EXT_REG26_ANA_RG12_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG26_ANA_RG12_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG26_ANA_RG12_OFFSET)

#define APOLLO_FIB_EXT_REG27_ADDR                                                                              (0x22E68)
  #define APOLLO_FIB_EXT_REG27_ANA_RG13_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG27_ANA_RG13_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG27_ANA_RG13_OFFSET)

#define APOLLO_FIB_EXT_REG28_ADDR                                                                              (0x22E6C)
  #define APOLLO_FIB_EXT_REG28_ANA_RG14_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG28_ANA_RG14_MASK                                                                   (0xFFFF << APOLLO_FIB_EXT_REG28_ANA_RG14_OFFSET)

#define APOLLO_FIB_EXT_REG29_ADDR                                                                              (0x22E70)
  #define APOLLO_FIB_EXT_REG29_DBG_STS_OUT_OFFSET                                                              (0)
  #define APOLLO_FIB_EXT_REG29_DBG_STS_OUT_MASK                                                                (0xFFFF << APOLLO_FIB_EXT_REG29_DBG_STS_OUT_OFFSET)

#define APOLLO_FIB_EXT_REG30_ADDR                                                                              (0x22E74)
  #define APOLLO_FIB_EXT_REG30_SIGNSTAT_OFFSET                                                                 (8)
  #define APOLLO_FIB_EXT_REG30_SIGNSTAT_MASK                                                                   (0x1 << APOLLO_FIB_EXT_REG30_SIGNSTAT_OFFSET)
  #define APOLLO_FIB_EXT_REG30_LINKSTAT_OFFSET                                                                 (4)
  #define APOLLO_FIB_EXT_REG30_LINKSTAT_MASK                                                                   (0xF << APOLLO_FIB_EXT_REG30_LINKSTAT_OFFSET)
  #define APOLLO_FIB_EXT_REG30_SYNCSTAT_OFFSET                                                                 (0)
  #define APOLLO_FIB_EXT_REG30_SYNCSTAT_MASK                                                                   (0xF << APOLLO_FIB_EXT_REG30_SYNCSTAT_OFFSET)

/*
 * Feature: RTCT 
 */
/*
 * Feature: Power Saving 
 */
#define APOLLO_EEE_TX_SEL_CTRL_ADDR                                                                            (0x1F4)
  #define APOLLO_EEE_TX_SEL_CTRL_TX_WAKE_SEL_OFFSET                                                            (2)
  #define APOLLO_EEE_TX_SEL_CTRL_TX_WAKE_SEL_MASK                                                              (0x1 << APOLLO_EEE_TX_SEL_CTRL_TX_WAKE_SEL_OFFSET)
  #define APOLLO_EEE_TX_SEL_CTRL_TX_LPI_SEL_OFFSET                                                             (0)
  #define APOLLO_EEE_TX_SEL_CTRL_TX_LPI_SEL_MASK                                                               (0x3 << APOLLO_EEE_TX_SEL_CTRL_TX_LPI_SEL_OFFSET)

#define APOLLO_EEE_TX_TIMER_100M_CTRL_ADDR                                                                     (0x1F8)
  #define APOLLO_EEE_TX_TIMER_100M_CTRL_TX_RATE_TIMER_100M_OFFSET                                              (20)
  #define APOLLO_EEE_TX_TIMER_100M_CTRL_TX_RATE_TIMER_100M_MASK                                                (0xFFF << APOLLO_EEE_TX_TIMER_100M_CTRL_TX_RATE_TIMER_100M_OFFSET)
  #define APOLLO_EEE_TX_TIMER_100M_CTRL_TX_DELAY_TIMER_100M_OFFSET                                             (8)
  #define APOLLO_EEE_TX_TIMER_100M_CTRL_TX_DELAY_TIMER_100M_MASK                                               (0xFFF << APOLLO_EEE_TX_TIMER_100M_CTRL_TX_DELAY_TIMER_100M_OFFSET)
  #define APOLLO_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_100M_OFFSET                                              (0)
  #define APOLLO_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_100M_MASK                                                (0xFF << APOLLO_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_100M_OFFSET)

#define APOLLO_EEE_TX_THR_100M_CTRL_ADDR                                                                       (0x1FC)
  #define APOLLO_EEE_TX_THR_100M_CTRL_TX_THR_100M_OFFSET                                                       (0)
  #define APOLLO_EEE_TX_THR_100M_CTRL_TX_THR_100M_MASK                                                         (0xFFFF << APOLLO_EEE_TX_THR_100M_CTRL_TX_THR_100M_OFFSET)

#define APOLLO_EEE_TX_TIMER_GIGA_CTRL_ADDR                                                                     (0x200)
  #define APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET                                              (20)
  #define APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_RATE_TIMER_GIGA_MASK                                                (0xFFF << APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET)
  #define APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_DELAY_TIMER_GIGA_OFFSET                                             (8)
  #define APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_DELAY_TIMER_GIGA_MASK                                               (0xFFF << APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_DELAY_TIMER_GIGA_OFFSET)
  #define APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GIGA_OFFSET                                              (0)
  #define APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GIGA_MASK                                                (0xFF << APOLLO_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GIGA_OFFSET)

#define APOLLO_EEE_TX_THR_GIGA_CTRL_ADDR                                                                       (0x204)
  #define APOLLO_EEE_TX_THR_GIGA_CTRL_TX_THR_GIGA_OFFSET                                                       (0)
  #define APOLLO_EEE_TX_THR_GIGA_CTRL_TX_THR_GIGA_MASK                                                         (0xFFFF << APOLLO_EEE_TX_THR_GIGA_CTRL_TX_THR_GIGA_OFFSET)

#define APOLLO_EEE_PORT_CFG_ADDR(port)                                                                         (0x20018 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_EEE_PORT_CFG_EEE_EEEP_TX_STS_OFFSET                                                           (3)
  #define APOLLO_EEE_PORT_CFG_EEE_EEEP_TX_STS_MASK                                                             (0x1 << APOLLO_EEE_PORT_CFG_EEE_EEEP_TX_STS_OFFSET)
  #define APOLLO_EEE_PORT_CFG_EEE_EEEP_RX_STS_OFFSET                                                           (2)
  #define APOLLO_EEE_PORT_CFG_EEE_EEEP_RX_STS_MASK                                                             (0x1 << APOLLO_EEE_PORT_CFG_EEE_EEEP_RX_STS_OFFSET)

#define APOLLO_EEEP_TIMER_UNIT_CTRL_ADDR                                                                       (0x208)
  #define APOLLO_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET                                                   (2)
  #define APOLLO_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_MASK                                                     (0x3 << APOLLO_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET)
  #define APOLLO_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET                                                   (0)
  #define APOLLO_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_MASK                                                     (0x3 << APOLLO_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET)

#define APOLLO_EEEP_TX_100M_CTRL_ADDR                                                                          (0x20C)
  #define APOLLO_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_OFFSET                                                     (9)
  #define APOLLO_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_MASK                                                       (0xFFFF << APOLLO_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_OFFSET)
  #define APOLLO_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_OFFSET                                                   (1)
  #define APOLLO_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_MASK                                                     (0xFF << APOLLO_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_OFFSET)
  #define APOLLO_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_OFFSET                                                      (0)
  #define APOLLO_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_MASK                                                        (0x1 << APOLLO_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_OFFSET)

#define APOLLO_EEEP_TX_GIGA_CTRL_ADDR                                                                          (0x210)
  #define APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET                                                     (9)
  #define APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_MASK                                                       (0xFFFF << APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET)
  #define APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET                                                   (1)
  #define APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_MASK                                                     (0xFF << APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET)
  #define APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET                                                      (0)
  #define APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_MASK                                                        (0x1 << APOLLO_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET)

#define APOLLO_EEEP_RX_RATE_100M_CTRL_ADDR                                                                     (0x214)
  #define APOLLO_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET                                                (8)
  #define APOLLO_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_MASK                                                  (0xFFFF << APOLLO_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET)
  #define APOLLO_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET                                              (0)
  #define APOLLO_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_MASK                                                (0xFF << APOLLO_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET)

#define APOLLO_EEEP_RX_RATE_GIGA_CTRL_ADDR                                                                     (0x218)
  #define APOLLO_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET                                                (8)
  #define APOLLO_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_MASK                                                  (0xFFFF << APOLLO_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET)
  #define APOLLO_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET                                              (0)
  #define APOLLO_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_MASK                                                (0xFF << APOLLO_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET)

#define APOLLO_EEEP_RX_SLEEP_STEP_CTRL_ADDR                                                                    (0x21C)
  #define APOLLO_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_CURRENT_OFFSET                                          (8)
  #define APOLLO_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_CURRENT_MASK                                            (0xFF << APOLLO_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_CURRENT_OFFSET)
  #define APOLLO_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET                                              (0)
  #define APOLLO_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_MASK                                                (0xFF << APOLLO_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET)

#define APOLLO_EEEP_RX_TIMER_100M_CTRL_ADDR                                                                    (0x220)
  #define APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET                                             (24)
  #define APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_MASK                                               (0xFF << APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET)
  #define APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET                                        (16)
  #define APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_MASK                                          (0xFF << APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET)
  #define APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET                                            (8)
  #define APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_MASK                                              (0xFF << APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET)
  #define APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET                                         (0)
  #define APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_MASK                                           (0xFF << APOLLO_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET)

#define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_ADDR                                                                    (0x224)
  #define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_WAKE_TIMER_GIGA_OFFSET                                             (24)
  #define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_WAKE_TIMER_GIGA_MASK                                               (0xFF << APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_WAKE_TIMER_GIGA_OFFSET)
  #define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_MIN_SLEEP_TIMER_GIGA_OFFSET                                        (16)
  #define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_MIN_SLEEP_TIMER_GIGA_MASK                                          (0xFF << APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_MIN_SLEEP_TIMER_GIGA_OFFSET)
  #define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_SLEEP_TIMER_GIGA_OFFSET                                            (8)
  #define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_SLEEP_TIMER_GIGA_MASK                                              (0xFF << APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_SLEEP_TIMER_GIGA_OFFSET)
  #define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_PAUSE_ON_TIMER_GIGA_OFFSET                                         (0)
  #define APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_PAUSE_ON_TIMER_GIGA_MASK                                           (0xFF << APOLLO_EEEP_RX_TIMER_GIGA_CTRL_RX_PAUSE_ON_TIMER_GIGA_OFFSET)

#define APOLLO_PS_GATCLK_SLCLK_CTRL_ADDR                                                                       (0x228)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_SLOW_DN_SYS_CLK_OFFSET                                                   (5)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_SLOW_DN_SYS_CLK_MASK                                                     (0x1 << APOLLO_PS_GATCLK_SLCLK_CTRL_SLOW_DN_SYS_CLK_OFFSET)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_ALE_GATCLK_OFFSET                                                        (4)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_ALE_GATCLK_MASK                                                          (0x1 << APOLLO_PS_GATCLK_SLCLK_CTRL_ALE_GATCLK_OFFSET)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_PKT_ENCAP_GATCLK_OFFSET                                                  (3)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_PKT_ENCAP_GATCLK_MASK                                                    (0x1 << APOLLO_PS_GATCLK_SLCLK_CTRL_PKT_ENCAP_GATCLK_OFFSET)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_PKT_PRS_GATCLK_OFFSET                                                    (2)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_PKT_PRS_GATCLK_MASK                                                      (0x1 << APOLLO_PS_GATCLK_SLCLK_CTRL_PKT_PRS_GATCLK_OFFSET)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_EGR_CTRL_GATCLK_OFFSET                                                   (1)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_EGR_CTRL_GATCLK_MASK                                                     (0x1 << APOLLO_PS_GATCLK_SLCLK_CTRL_EGR_CTRL_GATCLK_OFFSET)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_IGR_CTRL_GATCLK_OFFSET                                                   (0)
  #define APOLLO_PS_GATCLK_SLCLK_CTRL_IGR_CTRL_GATCLK_MASK                                                     (0x1 << APOLLO_PS_GATCLK_SLCLK_CTRL_IGR_CTRL_GATCLK_OFFSET)

#define APOLLO_PS_LINKID_GATCLK_CTRL_ADDR                                                                      (0x22C)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_TIME_OFFSET                                                      (4)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_TIME_MASK                                                        (0x3 << APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_TIME_OFFSET)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_PE_GATCLK_EN_OFFSET                                              (3)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_PE_GATCLK_EN_MASK                                                (0x1 << APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_PE_GATCLK_EN_OFFSET)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_PP_GATCLK_EN_OFFSET                                              (2)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_PP_GATCLK_EN_MASK                                                (0x1 << APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_PP_GATCLK_EN_OFFSET)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_EC_GATCLK_EN_OFFSET                                              (1)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_EC_GATCLK_EN_MASK                                                (0x1 << APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_EC_GATCLK_EN_OFFSET)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_IC_GATCLK_EN_OFFSET                                              (0)
  #define APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_IC_GATCLK_EN_MASK                                                (0x1 << APOLLO_PS_LINKID_GATCLK_CTRL_LINKID_IC_GATCLK_EN_OFFSET)

#define APOLLO_PS_EEE_GATCLK_CTRL_ADDR                                                                         (0x230)
  #define APOLLO_PS_EEE_GATCLK_CTRL_EEE_PE_GATCLK_EN_OFFSET                                                    (3)
  #define APOLLO_PS_EEE_GATCLK_CTRL_EEE_PE_GATCLK_EN_MASK                                                      (0x1 << APOLLO_PS_EEE_GATCLK_CTRL_EEE_PE_GATCLK_EN_OFFSET)
  #define APOLLO_PS_EEE_GATCLK_CTRL_EEE_PP_GATCLK_EN_OFFSET                                                    (2)
  #define APOLLO_PS_EEE_GATCLK_CTRL_EEE_PP_GATCLK_EN_MASK                                                      (0x1 << APOLLO_PS_EEE_GATCLK_CTRL_EEE_PP_GATCLK_EN_OFFSET)
  #define APOLLO_PS_EEE_GATCLK_CTRL_EEE_EC_GATCLK_EN_OFFSET                                                    (1)
  #define APOLLO_PS_EEE_GATCLK_CTRL_EEE_EC_GATCLK_EN_MASK                                                      (0x1 << APOLLO_PS_EEE_GATCLK_CTRL_EEE_EC_GATCLK_EN_OFFSET)
  #define APOLLO_PS_EEE_GATCLK_CTRL_EEE_IC_GATCLK_EN_OFFSET                                                    (0)
  #define APOLLO_PS_EEE_GATCLK_CTRL_EEE_IC_GATCLK_EN_MASK                                                      (0x1 << APOLLO_PS_EEE_GATCLK_CTRL_EEE_IC_GATCLK_EN_OFFSET)

#define APOLLO_P_EEECFG_ADDR(port)                                                                             (0x2001C + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_P_EEECFG_EN_EEEP_TX_OFFSET                                                                    (12)
  #define APOLLO_P_EEECFG_EN_EEEP_TX_MASK                                                                      (0x1 << APOLLO_P_EEECFG_EN_EEEP_TX_OFFSET)
  #define APOLLO_P_EEECFG_EN_EEEP_RX_OFFSET                                                                    (11)
  #define APOLLO_P_EEECFG_EN_EEEP_RX_MASK                                                                      (0x1 << APOLLO_P_EEECFG_EN_EEEP_RX_OFFSET)
  #define APOLLO_P_EEECFG_EEE_FORCE_OFFSET                                                                     (10)
  #define APOLLO_P_EEECFG_EEE_FORCE_MASK                                                                       (0x1 << APOLLO_P_EEECFG_EEE_FORCE_OFFSET)
  #define APOLLO_P_EEECFG_EEE_100M_OFFSET                                                                      (9)
  #define APOLLO_P_EEECFG_EEE_100M_MASK                                                                        (0x1 << APOLLO_P_EEECFG_EEE_100M_OFFSET)
  #define APOLLO_P_EEECFG_EEE_GIGA_OFFSET                                                                      (8)
  #define APOLLO_P_EEECFG_EEE_GIGA_MASK                                                                        (0x1 << APOLLO_P_EEECFG_EEE_GIGA_OFFSET)
  #define APOLLO_P_EEECFG_EEE_TX_OFFSET                                                                        (7)
  #define APOLLO_P_EEECFG_EEE_TX_MASK                                                                          (0x1 << APOLLO_P_EEECFG_EEE_TX_OFFSET)
  #define APOLLO_P_EEECFG_EEE_RX_OFFSET                                                                        (6)
  #define APOLLO_P_EEECFG_EEE_RX_MASK                                                                          (0x1 << APOLLO_P_EEECFG_EEE_RX_OFFSET)
  #define APOLLO_P_EEECFG_EEE_DSP_RX_OFFSET                                                                    (4)
  #define APOLLO_P_EEECFG_EEE_DSP_RX_MASK                                                                      (0x1 << APOLLO_P_EEECFG_EEE_DSP_RX_OFFSET)
  #define APOLLO_P_EEECFG_EEE_LPI_OFFSET                                                                       (3)
  #define APOLLO_P_EEECFG_EEE_LPI_MASK                                                                         (0x1 << APOLLO_P_EEECFG_EEE_LPI_OFFSET)
  #define APOLLO_P_EEECFG_EEE_PAUSE_INDICATOR_OFFSET                                                           (2)
  #define APOLLO_P_EEECFG_EEE_PAUSE_INDICATOR_MASK                                                             (0x1 << APOLLO_P_EEECFG_EEE_PAUSE_INDICATOR_OFFSET)
  #define APOLLO_P_EEECFG_EEE_WAKE_REQ_OFFSET                                                                  (1)
  #define APOLLO_P_EEECFG_EEE_WAKE_REQ_MASK                                                                    (0x1 << APOLLO_P_EEECFG_EEE_WAKE_REQ_OFFSET)
  #define APOLLO_P_EEECFG_EEE_SLEEP_REQ_OFFSET                                                                 (0)
  #define APOLLO_P_EEECFG_EEE_SLEEP_REQ_MASK                                                                   (0x1 << APOLLO_P_EEECFG_EEE_SLEEP_REQ_OFFSET)

#define APOLLO_P_EEETXMTR_ADDR(port)                                                                           (0x20020 + (((port) << 10))) /* port: 0-4 */
  #define APOLLO_P_EEETXMTR_P_EEETXMTR_OFFSET                                                                  (0)
  #define APOLLO_P_EEETXMTR_P_EEETXMTR_MASK                                                                    (0xFFFFFFFF << APOLLO_P_EEETXMTR_P_EEETXMTR_OFFSET)

#define APOLLO_P_EEERXMTR_ADDR(port)                                                                           (0x20024 + (((port) << 10))) /* port: 0-4 */
  #define APOLLO_P_EEERXMTR_P_EEERXMTR_OFFSET                                                                  (0)
  #define APOLLO_P_EEERXMTR_P_EEERXMTR_MASK                                                                    (0xFFFFFFFF << APOLLO_P_EEERXMTR_P_EEERXMTR_OFFSET)

#define APOLLO_P_EEEPTXMTR_ADDR(port)                                                                          (0x20028 + (((port) << 10))) /* port: 0-4 */
  #define APOLLO_P_EEEPTXMTR_P_EEEPTXMTR_OFFSET                                                                (0)
  #define APOLLO_P_EEEPTXMTR_P_EEEPTXMTR_MASK                                                                  (0xFFFFFFFF << APOLLO_P_EEEPTXMTR_P_EEEPTXMTR_OFFSET)

#define APOLLO_P_EEEPRXMTR_ADDR(port)                                                                          (0x2002C + (((port) << 10))) /* port: 0-4 */
  #define APOLLO_P_EEEPRXMTR_P_EEEPRXMTR_OFFSET                                                                (0)
  #define APOLLO_P_EEEPRXMTR_P_EEEPRXMTR_MASK                                                                  (0xFFFFFFFF << APOLLO_P_EEEPRXMTR_P_EEEPRXMTR_OFFSET)

#define APOLLO_EEE_TX_THR_GIGA_ADDR                                                                            (0x23094)
  #define APOLLO_EEE_TX_THR_GIGA_TX_RATE_EEE_GAGA_OFFSET                                                       (0)
  #define APOLLO_EEE_TX_THR_GIGA_TX_RATE_EEE_GAGA_MASK                                                         (0xFFFF << APOLLO_EEE_TX_THR_GIGA_TX_RATE_EEE_GAGA_OFFSET)

#define APOLLO_EEE_TX_THR_FE_ADDR                                                                              (0x23098)
  #define APOLLO_EEE_TX_THR_FE_TX_RATE_EEE_100M_OFFSET                                                         (0)
  #define APOLLO_EEE_TX_THR_FE_TX_RATE_EEE_100M_MASK                                                           (0xFFFF << APOLLO_EEE_TX_THR_FE_TX_RATE_EEE_100M_OFFSET)

#define APOLLO_EEE_RX_FC_REG_ADDR                                                                              (0x2309C)
  #define APOLLO_EEE_RX_FC_REG_EEE_HALF_DUP_EN_OFFSET                                                          (10)
  #define APOLLO_EEE_RX_FC_REG_EEE_HALF_DUP_EN_MASK                                                            (0x1 << APOLLO_EEE_RX_FC_REG_EEE_HALF_DUP_EN_OFFSET)
  #define APOLLO_EEE_RX_FC_REG_RX_PGCNT_OFFSET                                                                 (0)
  #define APOLLO_EEE_RX_FC_REG_RX_PGCNT_MASK                                                                   (0x3FF << APOLLO_EEE_RX_FC_REG_RX_PGCNT_OFFSET)

#define APOLLO_EEE_MISC_ADDR                                                                                   (0x230A0)
  #define APOLLO_EEE_MISC_EEE_REQ_SET1_OFFSET                                                                  (7)
  #define APOLLO_EEE_MISC_EEE_REQ_SET1_MASK                                                                    (0x1 << APOLLO_EEE_MISC_EEE_REQ_SET1_OFFSET)
  #define APOLLO_EEE_MISC_EEE_REQ_SET0_OFFSET                                                                  (6)
  #define APOLLO_EEE_MISC_EEE_REQ_SET0_MASK                                                                    (0x1 << APOLLO_EEE_MISC_EEE_REQ_SET0_OFFSET)
  #define APOLLO_EEE_MISC_EEE_WAKE_SET1_OFFSET                                                                 (5)
  #define APOLLO_EEE_MISC_EEE_WAKE_SET1_MASK                                                                   (0x1 << APOLLO_EEE_MISC_EEE_WAKE_SET1_OFFSET)
  #define APOLLO_EEE_MISC_EEE_WAKE_SET0_OFFSET                                                                 (4)
  #define APOLLO_EEE_MISC_EEE_WAKE_SET0_MASK                                                                   (0x1 << APOLLO_EEE_MISC_EEE_WAKE_SET0_OFFSET)
  #define APOLLO_EEE_MISC_EEE_TU_GIGA_OFFSET                                                                   (2)
  #define APOLLO_EEE_MISC_EEE_TU_GIGA_MASK                                                                     (0x3 << APOLLO_EEE_MISC_EEE_TU_GIGA_OFFSET)
  #define APOLLO_EEE_MISC_EEE_TU_100M_OFFSET                                                                   (0)
  #define APOLLO_EEE_MISC_EEE_TU_100M_MASK                                                                     (0x3 << APOLLO_EEE_MISC_EEE_TU_100M_OFFSET)

#define APOLLO_EEE_GIGA_CTRL0_ADDR                                                                             (0x230A4)
  #define APOLLO_EEE_GIGA_CTRL0_EEE_TW_GIGA_OFFSET                                                             (8)
  #define APOLLO_EEE_GIGA_CTRL0_EEE_TW_GIGA_MASK                                                               (0xFF << APOLLO_EEE_GIGA_CTRL0_EEE_TW_GIGA_OFFSET)
  #define APOLLO_EEE_GIGA_CTRL0_EEE_TR_GIGA_OFFSET                                                             (0)
  #define APOLLO_EEE_GIGA_CTRL0_EEE_TR_GIGA_MASK                                                               (0xFF << APOLLO_EEE_GIGA_CTRL0_EEE_TR_GIGA_OFFSET)

#define APOLLO_EEE_GIGA_CTRL1_ADDR                                                                             (0x230A8)
  #define APOLLO_EEE_GIGA_CTRL1_EEE_TD_GIGA_OFFSET                                                             (8)
  #define APOLLO_EEE_GIGA_CTRL1_EEE_TD_GIGA_MASK                                                               (0xFF << APOLLO_EEE_GIGA_CTRL1_EEE_TD_GIGA_OFFSET)
  #define APOLLO_EEE_GIGA_CTRL1_EEE_TP_GIGA_OFFSET                                                             (0)
  #define APOLLO_EEE_GIGA_CTRL1_EEE_TP_GIGA_MASK                                                               (0xFF << APOLLO_EEE_GIGA_CTRL1_EEE_TP_GIGA_OFFSET)

#define APOLLO_EEE_100M_CTRL0_ADDR                                                                             (0x230AC)
  #define APOLLO_EEE_100M_CTRL0_EEE_TW_100M_OFFSET                                                             (8)
  #define APOLLO_EEE_100M_CTRL0_EEE_TW_100M_MASK                                                               (0xFF << APOLLO_EEE_100M_CTRL0_EEE_TW_100M_OFFSET)
  #define APOLLO_EEE_100M_CTRL0_EEE_TR_100M_OFFSET                                                             (0)
  #define APOLLO_EEE_100M_CTRL0_EEE_TR_100M_MASK                                                               (0xFF << APOLLO_EEE_100M_CTRL0_EEE_TR_100M_OFFSET)

#define APOLLO_EEE_100M_CTRL1_ADDR                                                                             (0x230B0)
  #define APOLLO_EEE_100M_CTRL1_EEE_TD_100M_OFFSET                                                             (8)
  #define APOLLO_EEE_100M_CTRL1_EEE_TD_100M_MASK                                                               (0xFF << APOLLO_EEE_100M_CTRL1_EEE_TD_100M_OFFSET)
  #define APOLLO_EEE_100M_CTRL1_EEE_TP_100M_OFFSET                                                             (0)
  #define APOLLO_EEE_100M_CTRL1_EEE_TP_100M_MASK                                                               (0xFF << APOLLO_EEE_100M_CTRL1_EEE_TP_100M_OFFSET)

#define APOLLO_EEEP_TX_RATE_GIGA_ADDR                                                                          (0x230B4)
  #define APOLLO_EEEP_TX_RATE_GIGA_EEEP_TX_RATE_GIGA_OFFSET                                                    (0)
  #define APOLLO_EEEP_TX_RATE_GIGA_EEEP_TX_RATE_GIGA_MASK                                                      (0xFFFF << APOLLO_EEEP_TX_RATE_GIGA_EEEP_TX_RATE_GIGA_OFFSET)

#define APOLLO_EEEP_TX_RATE_100M_ADDR                                                                          (0x230B8)
  #define APOLLO_EEEP_TX_RATE_100M_EEEP_TX_RATE_100M_OFFSET                                                    (0)
  #define APOLLO_EEEP_TX_RATE_100M_EEEP_TX_RATE_100M_MASK                                                      (0xFFFF << APOLLO_EEEP_TX_RATE_100M_EEEP_TX_RATE_100M_OFFSET)

#define APOLLO_EEEP_RX_RATE_GIGA_ADDR                                                                          (0x230BC)
  #define APOLLO_EEEP_RX_RATE_GIGA_EEEP_RX_RATE_GIGA_OFFSET                                                    (0)
  #define APOLLO_EEEP_RX_RATE_GIGA_EEEP_RX_RATE_GIGA_MASK                                                      (0xFFFF << APOLLO_EEEP_RX_RATE_GIGA_EEEP_RX_RATE_GIGA_OFFSET)

#define APOLLO_EEEP_RX_RATE_100M_ADDR                                                                          (0x230C0)
  #define APOLLO_EEEP_RX_RATE_100M_EEEP_RX_RATE_100M_OFFSET                                                    (0)
  #define APOLLO_EEEP_RX_RATE_100M_EEEP_RX_RATE_100M_MASK                                                      (0xFFFF << APOLLO_EEEP_RX_RATE_100M_EEEP_RX_RATE_100M_OFFSET)

#define APOLLO_EEEP_GIGA_CTRL0_ADDR                                                                            (0x230C4)
  #define APOLLO_EEEP_GIGA_CTRL0_EEEP_TR_GIGA_OFFSET                                                           (8)
  #define APOLLO_EEEP_GIGA_CTRL0_EEEP_TR_GIGA_MASK                                                             (0xFF << APOLLO_EEEP_GIGA_CTRL0_EEEP_TR_GIGA_OFFSET)
  #define APOLLO_EEEP_GIGA_CTRL0_EEEP_RW_GIGA_OFFSET                                                           (0)
  #define APOLLO_EEEP_GIGA_CTRL0_EEEP_RW_GIGA_MASK                                                             (0xFF << APOLLO_EEEP_GIGA_CTRL0_EEEP_RW_GIGA_OFFSET)

#define APOLLO_EEEP_GIGA_CTRL1_ADDR                                                                            (0x230C8)
  #define APOLLO_EEEP_GIGA_CTRL1_EEEP_TW_GIGA_OFFSET                                                           (8)
  #define APOLLO_EEEP_GIGA_CTRL1_EEEP_TW_GIGA_MASK                                                             (0xFF << APOLLO_EEEP_GIGA_CTRL1_EEEP_TW_GIGA_OFFSET)
  #define APOLLO_EEEP_GIGA_CTRL1_EEEP_TP_GIGA_OFFSET                                                           (0)
  #define APOLLO_EEEP_GIGA_CTRL1_EEEP_TP_GIGA_MASK                                                             (0xFF << APOLLO_EEEP_GIGA_CTRL1_EEEP_TP_GIGA_OFFSET)

#define APOLLO_EEEP_GIGA_CTRL2_ADDR                                                                            (0x230CC)
  #define APOLLO_EEEP_GIGA_CTRL2_EEEP_TXEN_GIGA_OFFSET                                                         (10)
  #define APOLLO_EEEP_GIGA_CTRL2_EEEP_TXEN_GIGA_MASK                                                           (0x1 << APOLLO_EEEP_GIGA_CTRL2_EEEP_TXEN_GIGA_OFFSET)
  #define APOLLO_EEEP_GIGA_CTRL2_EEEP_TU_GIGA_OFFSET                                                           (8)
  #define APOLLO_EEEP_GIGA_CTRL2_EEEP_TU_GIGA_MASK                                                             (0x3 << APOLLO_EEEP_GIGA_CTRL2_EEEP_TU_GIGA_OFFSET)
  #define APOLLO_EEEP_GIGA_CTRL2_EEEP_TS_GIGA_OFFSET                                                           (0)
  #define APOLLO_EEEP_GIGA_CTRL2_EEEP_TS_GIGA_MASK                                                             (0xFF << APOLLO_EEEP_GIGA_CTRL2_EEEP_TS_GIGA_OFFSET)

#define APOLLO_EEEP_100M_CTRL0_ADDR                                                                            (0x230D0)
  #define APOLLO_EEEP_100M_CTRL0_EEEP_TR_100M_OFFSET                                                           (8)
  #define APOLLO_EEEP_100M_CTRL0_EEEP_TR_100M_MASK                                                             (0xFF << APOLLO_EEEP_100M_CTRL0_EEEP_TR_100M_OFFSET)
  #define APOLLO_EEEP_100M_CTRL0_EEEP_RW_100M_OFFSET                                                           (0)
  #define APOLLO_EEEP_100M_CTRL0_EEEP_RW_100M_MASK                                                             (0xFF << APOLLO_EEEP_100M_CTRL0_EEEP_RW_100M_OFFSET)

#define APOLLO_EEEP_100M_CT_ADDR                                                                               (0x230D4)
  #define APOLLO_EEEP_100M_CT_EEEP_TW_100M_OFFSET                                                              (8)
  #define APOLLO_EEEP_100M_CT_EEEP_TW_100M_MASK                                                                (0xFF << APOLLO_EEEP_100M_CT_EEEP_TW_100M_OFFSET)
  #define APOLLO_EEEP_100M_CT_EEEP_TP_100M_OFFSET                                                              (0)
  #define APOLLO_EEEP_100M_CT_EEEP_TP_100M_MASK                                                                (0xFF << APOLLO_EEEP_100M_CT_EEEP_TP_100M_OFFSET)

#define APOLLO_EEEP_100M_CTRL2_ADDR                                                                            (0x230D8)
  #define APOLLO_EEEP_100M_CTRL2_EEEP_TXEN_100M_OFFSET                                                         (10)
  #define APOLLO_EEEP_100M_CTRL2_EEEP_TXEN_100M_MASK                                                           (0x1 << APOLLO_EEEP_100M_CTRL2_EEEP_TXEN_100M_OFFSET)
  #define APOLLO_EEEP_100M_CTRL2_EEEP_TU_100M_OFFSET                                                           (8)
  #define APOLLO_EEEP_100M_CTRL2_EEEP_TU_100M_MASK                                                             (0x3 << APOLLO_EEEP_100M_CTRL2_EEEP_TU_100M_OFFSET)
  #define APOLLO_EEEP_100M_CTRL2_EEEP_TS_100M_OFFSET                                                           (0)
  #define APOLLO_EEEP_100M_CTRL2_EEEP_TS_100M_MASK                                                             (0xFF << APOLLO_EEEP_100M_CTRL2_EEEP_TS_100M_OFFSET)

#define APOLLO_EEEP_CTRL0_ADDR                                                                                 (0x230DC)
  #define APOLLO_EEEP_CTRL0_EEEP_SLEEP_STEP_OFFSET                                                             (0)
  #define APOLLO_EEEP_CTRL0_EEEP_SLEEP_STEP_MASK                                                               (0xFF << APOLLO_EEEP_CTRL0_EEEP_SLEEP_STEP_OFFSET)

#define APOLLO_EEEP_CTRL1_ADDR                                                                                 (0x230E0)
  #define APOLLO_EEEP_CTRL1_EEEP_TXR_GIGA_OFFSET                                                               (8)
  #define APOLLO_EEEP_CTRL1_EEEP_TXR_GIGA_MASK                                                                 (0xFF << APOLLO_EEEP_CTRL1_EEEP_TXR_GIGA_OFFSET)
  #define APOLLO_EEEP_CTRL1_EEEP_TXR_100M_OFFSET                                                               (0)
  #define APOLLO_EEEP_CTRL1_EEEP_TXR_100M_MASK                                                                 (0xFF << APOLLO_EEEP_CTRL1_EEEP_TXR_100M_OFFSET)

#define APOLLO_EEE_BURSTSIZE_ADDR                                                                              (0x230E4)
  #define APOLLO_EEE_BURSTSIZE_EEE_BURSTSIZE_OFFSET                                                            (0)
  #define APOLLO_EEE_BURSTSIZE_EEE_BURSTSIZE_MASK                                                              (0xFFFF << APOLLO_EEE_BURSTSIZE_EEE_BURSTSIZE_OFFSET)

#define APOLLO_EEE_IFG_CFG_ADDR                                                                                (0x230E8)
  #define APOLLO_EEE_IFG_CFG_EEE_INC_IFG_OFFSET                                                                (0)
  #define APOLLO_EEE_IFG_CFG_EEE_INC_IFG_MASK                                                                  (0x1 << APOLLO_EEE_IFG_CFG_EEE_INC_IFG_OFFSET)

/*
 * Feature: Auto Fallback 
 */
#define APOLLO_FB_CTRL_ADDR                                                                                    (0x1B000)
  #define APOLLO_FB_CTRL_STOP_TMR_OFFSET                                                                       (16)
  #define APOLLO_FB_CTRL_STOP_TMR_MASK                                                                         (0x1 << APOLLO_FB_CTRL_STOP_TMR_OFFSET)
  #define APOLLO_FB_CTRL_ERR_TH_OFFSET                                                                         (13)
  #define APOLLO_FB_CTRL_ERR_TH_MASK                                                                           (0x7 << APOLLO_FB_CTRL_ERR_TH_OFFSET)
  #define APOLLO_FB_CTRL_MAX_TH_OFFSET                                                                         (10)
  #define APOLLO_FB_CTRL_MAX_TH_MASK                                                                           (0x7 << APOLLO_FB_CTRL_MAX_TH_OFFSET)
  #define APOLLO_FB_CTRL_TO_IGNORE_OFFSET                                                                      (9)
  #define APOLLO_FB_CTRL_TO_IGNORE_MASK                                                                        (0x1 << APOLLO_FB_CTRL_TO_IGNORE_OFFSET)
  #define APOLLO_FB_CTRL_TO_TH_OFFSET                                                                          (1)
  #define APOLLO_FB_CTRL_TO_TH_MASK                                                                            (0xFF << APOLLO_FB_CTRL_TO_TH_OFFSET)
  #define APOLLO_FB_CTRL_PL_DEC_EN_OFFSET                                                                      (0)
  #define APOLLO_FB_CTRL_PL_DEC_EN_MASK                                                                        (0x1 << APOLLO_FB_CTRL_PL_DEC_EN_OFFSET)

#define APOLLO_FB_P0_1_CFG_ADDR(port)                                                                          (0x1B004 + (((port) << 2))) /* port: 0-1 */
  #define APOLLO_FB_P0_1_CFG_VALID_FLOW_OFFSET                                                                 (2)
  #define APOLLO_FB_P0_1_CFG_VALID_FLOW_MASK                                                                   (0x1 << APOLLO_FB_P0_1_CFG_VALID_FLOW_OFFSET)
  #define APOLLO_FB_P0_1_CFG_RST_PL_OFFSET                                                                     (1)
  #define APOLLO_FB_P0_1_CFG_RST_PL_MASK                                                                       (0x1 << APOLLO_FB_P0_1_CFG_RST_PL_OFFSET)
  #define APOLLO_FB_P0_1_CFG_EN_OFFSET                                                                         (0)
  #define APOLLO_FB_P0_1_CFG_EN_MASK                                                                           (0x1 << APOLLO_FB_P0_1_CFG_EN_OFFSET)

#define APOLLO_FB_P0_1_ERR_CNT_ADDR(port)                                                                      (0x1B00C + (((port >> 1) << 2))) /* port: 0-1 */
  #define APOLLO_FB_P0_1_ERR_CNT_CNT_OFFSET(port)                                                              ((port & 0x1) << 3)
  #define APOLLO_FB_P0_1_ERR_CNT_CNT_MASK(port)                                                                (0xFF << APOLLO_FB_P0_1_ERR_CNT_CNT_OFFSET(port))

#define APOLLO_FB_P0_1_MONITOR_CNT_ADDR(port)                                                                  (0x1B010 + (((port) << 2))) /* port: 0-1 */
  #define APOLLO_FB_P0_1_MONITOR_CNT_CNT_OFFSET(port)                                                          ((port & 0x0) * 28)
  #define APOLLO_FB_P0_1_MONITOR_CNT_CNT_MASK(port)                                                            (0xFFFFFFF << APOLLO_FB_P0_1_MONITOR_CNT_CNT_OFFSET(port))

#define APOLLO_FB_P3_5_CFG_ADDR(port)                                                                          (0x1B018 + (((port) << 2))) /* port: 0-2 */
  #define APOLLO_FB_P3_5_CFG_VALID_FLOW_OFFSET                                                                 (2)
  #define APOLLO_FB_P3_5_CFG_VALID_FLOW_MASK                                                                   (0x1 << APOLLO_FB_P3_5_CFG_VALID_FLOW_OFFSET)
  #define APOLLO_FB_P3_5_CFG_RST_PL_OFFSET                                                                     (1)
  #define APOLLO_FB_P3_5_CFG_RST_PL_MASK                                                                       (0x1 << APOLLO_FB_P3_5_CFG_RST_PL_OFFSET)
  #define APOLLO_FB_P3_5_CFG_EN_OFFSET                                                                         (0)
  #define APOLLO_FB_P3_5_CFG_EN_MASK                                                                           (0x1 << APOLLO_FB_P3_5_CFG_EN_OFFSET)

#define APOLLO_FB_P3_5_ERR_CNT_ADDR(port)                                                                      (0x1B024 + (((port / 3) << 2))) /* port: 0-2 */
  #define APOLLO_FB_P3_5_ERR_CNT_CNT_OFFSET(port)                                                              ((port % 0x3) << 3)
  #define APOLLO_FB_P3_5_ERR_CNT_CNT_MASK(port)                                                                (0xFF << APOLLO_FB_P3_5_ERR_CNT_CNT_OFFSET(port))

#define APOLLO_FB_P3_5_MONITOR_CNT_ADDR(port)                                                                  (0x1B028 + (((port) << 2))) /* port: 0-2 */
  #define APOLLO_FB_P3_5_MONITOR_CNT_CNT_OFFSET(port)                                                          ((port & 0x0) * 28)
  #define APOLLO_FB_P3_5_MONITOR_CNT_CNT_MASK(port)                                                            (0xFFFFFFF << APOLLO_FB_P3_5_MONITOR_CNT_CNT_OFFSET(port))

/*
 * Feature: Address Table Lookup 
 */
#define APOLLO_LUT_UNMATCHED_SA_CTRL_ADDR(port)                                                                (0x1C000 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_UNMATCHED_SA_CTRL_ACT_OFFSET(port)                                                        ((port % 0x7) << 1)
  #define APOLLO_LUT_UNMATCHED_SA_CTRL_ACT_MASK(port)                                                          (0x3 << APOLLO_LUT_UNMATCHED_SA_CTRL_ACT_OFFSET(port))

#define APOLLO_LUT_UNKN_SA_CTRL_ADDR(port)                                                                     (0x1C004 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_UNKN_SA_CTRL_ACT_OFFSET(port)                                                             ((port % 0x7) << 1)
  #define APOLLO_LUT_UNKN_SA_CTRL_ACT_MASK(port)                                                               (0x3 << APOLLO_LUT_UNKN_SA_CTRL_ACT_OFFSET(port))

#define APOLLO_LUT_UNKN_UC_DA_CTRL_ADDR(port)                                                                  (0x1C008 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_UNKN_UC_DA_CTRL_ACT_OFFSET(port)                                                          ((port % 0x7) << 1)
  #define APOLLO_LUT_UNKN_UC_DA_CTRL_ACT_MASK(port)                                                            (0x3 << APOLLO_LUT_UNKN_UC_DA_CTRL_ACT_OFFSET(port))

#define APOLLO_LUT_LEARN_OVER_CTRL_ADDR(port)                                                                  (0x1C00C + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_LEARN_OVER_CTRL_ACT_OFFSET(port)                                                          ((port % 0x7) << 1)
  #define APOLLO_LUT_LEARN_OVER_CTRL_ACT_MASK(port)                                                            (0x3 << APOLLO_LUT_LEARN_OVER_CTRL_ACT_OFFSET(port))

#define APOLLO_LUT_CFG_ADDR                                                                                    (0x17000)
  #define APOLLO_LUT_CFG_LUT_IPMC_LOOKUP_OP_OFFSET                                                             (25)
  #define APOLLO_LUT_CFG_LUT_IPMC_LOOKUP_OP_MASK                                                               (0x1 << APOLLO_LUT_CFG_LUT_IPMC_LOOKUP_OP_OFFSET)
  #define APOLLO_LUT_CFG_LUT_IPMC_HASH_OFFSET                                                                  (23)
  #define APOLLO_LUT_CFG_LUT_IPMC_HASH_MASK                                                                    (0x3 << APOLLO_LUT_CFG_LUT_IPMC_HASH_OFFSET)
  #define APOLLO_LUT_CFG_LINKDOWN_AGEOUT_OFFSET                                                                (22)
  #define APOLLO_LUT_CFG_LINKDOWN_AGEOUT_MASK                                                                  (0x1 << APOLLO_LUT_CFG_LINKDOWN_AGEOUT_OFFSET)
  #define APOLLO_LUT_CFG_BCAM_DIS_OFFSET                                                                       (21)
  #define APOLLO_LUT_CFG_BCAM_DIS_MASK                                                                         (0x1 << APOLLO_LUT_CFG_BCAM_DIS_OFFSET)
  #define APOLLO_LUT_CFG_AGE_SPD_OFFSET                                                                        (0)
  #define APOLLO_LUT_CFG_AGE_SPD_MASK                                                                          (0x1FFFFF << APOLLO_LUT_CFG_AGE_SPD_OFFSET)

#define APOLLO_LUT_DIS_AGE_ADDR(port)                                                                          (0x17004 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_DIS_AGE_DIS_AGE_OFFSET(port)                                                              (port % 0x7)
  #define APOLLO_LUT_DIS_AGE_DIS_AGE_MASK(port)                                                                (0x1 << APOLLO_LUT_DIS_AGE_DIS_AGE_OFFSET(port))

#define APOLLO_LUT_LRN_LIMITNO_ADDR(port)                                                                      (0x17008 + (((port >> 1) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_LRN_LIMITNO_NUM_OFFSET(port)                                                              ((port & 0x1) * 12)
  #define APOLLO_LUT_LRN_LIMITNO_NUM_MASK(port)                                                                (0xFFF << APOLLO_LUT_LRN_LIMITNO_NUM_OFFSET(port))

#define APOLLO_L2_LRN_CNT_ADDR(port)                                                                           (0x17018 + (((port >> 1) << 2))) /* port: 0-6 */
  #define APOLLO_L2_LRN_CNT_L2_LRN_CNT_OFFSET(port)                                                            ((port & 0x1) * 12)
  #define APOLLO_L2_LRN_CNT_L2_LRN_CNT_MASK(port)                                                              (0xFFF << APOLLO_L2_LRN_CNT_L2_LRN_CNT_OFFSET(port))

#define APOLLO_L2_LRN_OVER_STS_ADDR(port)                                                                      (0x1D010 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_L2_LRN_OVER_STS_LRN_OVER_IND_OFFSET(port)                                                     (port % 0x7)
  #define APOLLO_L2_LRN_OVER_STS_LRN_OVER_IND_MASK(port)                                                       (0x1 << APOLLO_L2_LRN_OVER_STS_LRN_OVER_IND_OFFSET(port))

#define APOLLO_LUT_SYS_LRN_LIMITNO_ADDR                                                                        (0x17028)
  #define APOLLO_LUT_SYS_LRN_LIMITNO_SYS_LRN_LIMITNO_OFFSET                                                    (0)
  #define APOLLO_LUT_SYS_LRN_LIMITNO_SYS_LRN_LIMITNO_MASK                                                      (0xFFF << APOLLO_LUT_SYS_LRN_LIMITNO_SYS_LRN_LIMITNO_OFFSET)

#define APOLLO_L2_SYS_LRN_OVER_STS_ADDR                                                                        (0x1D014)
  #define APOLLO_L2_SYS_LRN_OVER_STS_LRN_OVER_IND_OFFSET                                                       (0)
  #define APOLLO_L2_SYS_LRN_OVER_STS_LRN_OVER_IND_MASK                                                         (0x1 << APOLLO_L2_SYS_LRN_OVER_STS_LRN_OVER_IND_OFFSET)

#define APOLLO_L2_SYS_LRN_CNT_ADDR                                                                             (0x1702C)
  #define APOLLO_L2_SYS_LRN_CNT_SYS_L2_LRN_CNT_OFFSET                                                          (0)
  #define APOLLO_L2_SYS_LRN_CNT_SYS_L2_LRN_CNT_MASK                                                            (0xFFF << APOLLO_L2_SYS_LRN_CNT_SYS_L2_LRN_CNT_OFFSET)

#define APOLLO_UNKN_L2_MC_ADDR(port)                                                                           (0x1C010 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_UNKN_L2_MC_ACT_OFFSET(port)                                                                   ((port % 0x7) << 1)
  #define APOLLO_UNKN_L2_MC_ACT_MASK(port)                                                                     (0x3 << APOLLO_UNKN_L2_MC_ACT_OFFSET(port))

#define APOLLO_UNKN_IP4_MC_ADDR(port)                                                                          (0x1C014 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_UNKN_IP4_MC_ACT_OFFSET(port)                                                                  ((port % 0x7) << 1)
  #define APOLLO_UNKN_IP4_MC_ACT_MASK(port)                                                                    (0x3 << APOLLO_UNKN_IP4_MC_ACT_OFFSET(port))

#define APOLLO_UNKN_IP6_MC_ADDR(port)                                                                          (0x1C018 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_UNKN_IP6_MC_ACT_OFFSET(port)                                                                  ((port % 0x7) << 1)
  #define APOLLO_UNKN_IP6_MC_ACT_MASK(port)                                                                    (0x3 << APOLLO_UNKN_IP6_MC_ACT_OFFSET(port))

#define APOLLO_UNKN_MC_PRI_ADDR                                                                                (0x1C01C)
  #define APOLLO_UNKN_MC_PRI_UNKN_MC_PRI_OFFSET                                                                (0)
  #define APOLLO_UNKN_MC_PRI_UNKN_MC_PRI_MASK                                                                  (0x7 << APOLLO_UNKN_MC_PRI_UNKN_MC_PRI_OFFSET)

#define APOLLO_LUT_BC_FLOOD_ADDR(port)                                                                         (0x1C020 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_BC_FLOOD_EN_OFFSET(port)                                                                  (port % 0x7)
  #define APOLLO_LUT_BC_FLOOD_EN_MASK(port)                                                                    (0x1 << APOLLO_LUT_BC_FLOOD_EN_OFFSET(port))

#define APOLLO_LUT_UNKN_MC_FLOOD_ADDR(port)                                                                    (0x1C024 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_UNKN_MC_FLOOD_EN_OFFSET(port)                                                             (port % 0x7)
  #define APOLLO_LUT_UNKN_MC_FLOOD_EN_MASK(port)                                                               (0x1 << APOLLO_LUT_UNKN_MC_FLOOD_EN_OFFSET(port))

#define APOLLO_LUT_UNKN_UC_FLOOD_ADDR(port)                                                                    (0x1C028 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_LUT_UNKN_UC_FLOOD_EN_OFFSET(port)                                                             (port % 0x7)
  #define APOLLO_LUT_UNKN_UC_FLOOD_EN_MASK(port)                                                               (0x1 << APOLLO_LUT_UNKN_UC_FLOOD_EN_OFFSET(port))

#define APOLLO_L2_EFID_ADDR(port)                                                                              (0x17030 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_L2_EFID_EFID_OFFSET(port)                                                                     ((port % 0x7) * 3)
  #define APOLLO_L2_EFID_EFID_MASK(port)                                                                       (0x7 << APOLLO_L2_EFID_EFID_OFFSET(port))

#define APOLLO_LUT_SYS_LRN_OVER_CTRL_ADDR                                                                      (0x17034)
  #define APOLLO_LUT_SYS_LRN_OVER_CTRL_ACT_OFFSET                                                              (0)
  #define APOLLO_LUT_SYS_LRN_OVER_CTRL_ACT_MASK                                                                (0x3 << APOLLO_LUT_SYS_LRN_OVER_CTRL_ACT_OFFSET)

/*
 * Feature: Address Learning & Flush 
 */
#define APOLLO_L2_TBL_FLUSH_CTRL_ADDR                                                                          (0x17038)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_FID_OFFSET                                                        (17)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_FID_MASK                                                          (0xF << APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_FID_OFFSET)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_VID_OFFSET                                                        (5)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_VID_MASK                                                          (0xFFF << APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_VID_OFFSET)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_DYNAMIC_OFFSET                                                    (4)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_DYNAMIC_MASK                                                      (0x1 << APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_DYNAMIC_OFFSET)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_STATIC_OFFSET                                                     (3)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_STATIC_MASK                                                       (0x1 << APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_STATIC_OFFSET)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_MODE_OFFSET                                                       (1)
  #define APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_MODE_MASK                                                         (0x3 << APOLLO_L2_TBL_FLUSH_CTRL_LUT_FLUSH_MODE_OFFSET)
  #define APOLLO_L2_TBL_FLUSH_CTRL_FLUSH_STATUS_OFFSET                                                         (0)
  #define APOLLO_L2_TBL_FLUSH_CTRL_FLUSH_STATUS_MASK                                                           (0x1 << APOLLO_L2_TBL_FLUSH_CTRL_FLUSH_STATUS_OFFSET)

#define APOLLO_L2_TBL_FLUSH_EN_ADDR(port)                                                                      (0x1703C + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_L2_TBL_FLUSH_EN_EN_OFFSET(port)                                                               (port % 0x7)
  #define APOLLO_L2_TBL_FLUSH_EN_EN_MASK(port)                                                                 (0x1 << APOLLO_L2_TBL_FLUSH_EN_EN_OFFSET(port))

/*
 * Feature: L2 &IP Multicast 
 */
#define APOLLO_L2_IPMC_VLAN_LEAKY_ADDR(port)                                                                   (0x1C02C + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_L2_IPMC_VLAN_LEAKY_EN_OFFSET(port)                                                            (port % 0x7)
  #define APOLLO_L2_IPMC_VLAN_LEAKY_EN_MASK(port)                                                              (0x1 << APOLLO_L2_IPMC_VLAN_LEAKY_EN_OFFSET(port))

#define APOLLO_L2_IPMC_ISO_LEAKY_ADDR(port)                                                                    (0x1C030 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_L2_IPMC_ISO_LEAKY_EN_OFFSET(port)                                                             (port % 0x7)
  #define APOLLO_L2_IPMC_ISO_LEAKY_EN_MASK(port)                                                               (0x1 << APOLLO_L2_IPMC_ISO_LEAKY_EN_OFFSET(port))

/*
 * Feature: (IEEE802.1Q) VLAN 
 */
#define APOLLO_VLAN_PORT_ACCEPT_FRAME_TYPE_ADDR(port)                                                          (0x13000 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_VLAN_PORT_ACCEPT_FRAME_TYPE_FRAME_TYPE_OFFSET(port)                                           ((port % 0x7) << 1)
  #define APOLLO_VLAN_PORT_ACCEPT_FRAME_TYPE_FRAME_TYPE_MASK(port)                                             (0x3 << APOLLO_VLAN_PORT_ACCEPT_FRAME_TYPE_FRAME_TYPE_OFFSET(port))

#define APOLLO_VLAN_INGRESS_ADDR(port)                                                                         (0x13004 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_VLAN_INGRESS_INGRESS_OFFSET(port)                                                             (port % 0x7)
  #define APOLLO_VLAN_INGRESS_INGRESS_MASK(port)                                                               (0x1 << APOLLO_VLAN_INGRESS_INGRESS_OFFSET(port))

#define APOLLO_VLAN_EGRESS_TAG_ADDR(port)                                                                      (0x20030 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_VLAN_EGRESS_TAG_EGRESS_MODE_OFFSET                                                            (0)
  #define APOLLO_VLAN_EGRESS_TAG_EGRESS_MODE_MASK                                                              (0x3 << APOLLO_VLAN_EGRESS_TAG_EGRESS_MODE_OFFSET)

#define APOLLO_VLAN_MBR_CFG_ADDR(index)                                                                        (0x13008 + (((index) << 3))) /* index: 0-31 */
  #define APOLLO_VLAN_MBR_CFG_EVID_OFFSET                                                                      (46)
  #define APOLLO_VLAN_MBR_CFG_EVID_MASK                                                                        (0x1FFF << APOLLO_VLAN_MBR_CFG_EVID_OFFSET)
  #define APOLLO_VLAN_MBR_CFG_METERIDX_OFFSET                                                                  (41)
  #define APOLLO_VLAN_MBR_CFG_METERIDX_MASK                                                                    (0x1F << APOLLO_VLAN_MBR_CFG_METERIDX_OFFSET)
  #define APOLLO_VLAN_MBR_CFG_ENVLANPOL_OFFSET                                                                 (40)
  #define APOLLO_VLAN_MBR_CFG_ENVLANPOL_MASK                                                                   (0x1 << APOLLO_VLAN_MBR_CFG_ENVLANPOL_OFFSET)
  #define APOLLO_VLAN_MBR_CFG_VBPRI_OFFSET                                                                     (37)
  #define APOLLO_VLAN_MBR_CFG_VBPRI_MASK                                                                       (0x7 << APOLLO_VLAN_MBR_CFG_VBPRI_OFFSET)
  #define APOLLO_VLAN_MBR_CFG_VBPEN_OFFSET                                                                     (36)
  #define APOLLO_VLAN_MBR_CFG_VBPEN_MASK                                                                       (0x1 << APOLLO_VLAN_MBR_CFG_VBPEN_OFFSET)
  #define APOLLO_VLAN_MBR_CFG_FID_MSTI_OFFSET                                                                  (32)
  #define APOLLO_VLAN_MBR_CFG_FID_MSTI_MASK                                                                    (0xF << APOLLO_VLAN_MBR_CFG_FID_MSTI_OFFSET)
  #define APOLLO_VLAN_MBR_CFG_EXT_MBR_OFFSET                                                                   (23)
  #define APOLLO_VLAN_MBR_CFG_EXT_MBR_MASK                                                                     (0x3F << APOLLO_VLAN_MBR_CFG_EXT_MBR_OFFSET)
  #define APOLLO_VLAN_MBR_CFG_DSL_MBR_OFFSET                                                                   (7)
  #define APOLLO_VLAN_MBR_CFG_DSL_MBR_MASK                                                                     (0xFFFF << APOLLO_VLAN_MBR_CFG_DSL_MBR_OFFSET)
  #define APOLLO_VLAN_MBR_CFG_MBR_OFFSET                                                                       (0)
  #define APOLLO_VLAN_MBR_CFG_MBR_MASK                                                                         (0x7F << APOLLO_VLAN_MBR_CFG_MBR_OFFSET)

#define APOLLO_VLAN_CTRL_ADDR                                                                                  (0x13108)
  #define APOLLO_VLAN_CTRL_VID_4095_TYPE_OFFSET                                                                (4)
  #define APOLLO_VLAN_CTRL_VID_4095_TYPE_MASK                                                                  (0x1 << APOLLO_VLAN_CTRL_VID_4095_TYPE_OFFSET)
  #define APOLLO_VLAN_CTRL_VID_0_TYPE_OFFSET                                                                   (3)
  #define APOLLO_VLAN_CTRL_VID_0_TYPE_MASK                                                                     (0x1 << APOLLO_VLAN_CTRL_VID_0_TYPE_OFFSET)
  #define APOLLO_VLAN_CTRL_CFI_KEEP_OFFSET                                                                     (2)
  #define APOLLO_VLAN_CTRL_CFI_KEEP_MASK                                                                       (0x1 << APOLLO_VLAN_CTRL_CFI_KEEP_OFFSET)
  #define APOLLO_VLAN_CTRL_TRANSPARENT_EN_OFFSET                                                               (1)
  #define APOLLO_VLAN_CTRL_TRANSPARENT_EN_MASK                                                                 (0x1 << APOLLO_VLAN_CTRL_TRANSPARENT_EN_OFFSET)
  #define APOLLO_VLAN_CTRL_VLAN_FILTERING_OFFSET                                                               (0)
  #define APOLLO_VLAN_CTRL_VLAN_FILTERING_MASK                                                                 (0x1 << APOLLO_VLAN_CTRL_VLAN_FILTERING_OFFSET)

#define APOLLO_VLAN_PB_EFID_ADDR(port)                                                                         (0x1310C + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_VLAN_PB_EFID_PBFID_OFFSET(port)                                                               ((port % 0x7) << 2)
  #define APOLLO_VLAN_PB_EFID_PBFID_MASK(port)                                                                 (0xF << APOLLO_VLAN_PB_EFID_PBFID_OFFSET(port))

#define APOLLO_VLAN_PB_EFIDEN_ADDR(port)                                                                       (0x13110 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_VLAN_PB_EFIDEN_PBFIDEN_OFFSET(port)                                                           (port % 0x7)
  #define APOLLO_VLAN_PB_EFIDEN_PBFIDEN_MASK(port)                                                             (0x1 << APOLLO_VLAN_PB_EFIDEN_PBFIDEN_OFFSET(port))

#define APOLLO_VLAN_PB_PRI_ADDR(port)                                                                          (0x1C034 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_VLAN_PB_PRI_PB_PRI_OFFSET(port)                                                               ((port % 0x7) * 3)
  #define APOLLO_VLAN_PB_PRI_PB_PRI_MASK(port)                                                                 (0x7 << APOLLO_VLAN_PB_PRI_PB_PRI_OFFSET(port))

#define APOLLO_VLAN_PB_VIDX_ADDR(port)                                                                         (0x13114 + (((port / 6) << 2))) /* port: 0-6 */
  #define APOLLO_VLAN_PB_VIDX_VIDX_OFFSET(port)                                                                ((port % 0x6) * 5)
  #define APOLLO_VLAN_PB_VIDX_VIDX_MASK(port)                                                                  (0x1F << APOLLO_VLAN_PB_VIDX_VIDX_OFFSET(port))

#define APOLLO_VLAN_EGRESS_KEEP_ADDR(port)                                                                     (0x1C038 + (((port >> 2) << 2))) /* port: 0-6 */
  #define APOLLO_VLAN_EGRESS_KEEP_MBR_OFFSET(port)                                                             ((port & 0x3) * 7)
  #define APOLLO_VLAN_EGRESS_KEEP_MBR_MASK(port)                                                               (0x7F << APOLLO_VLAN_EGRESS_KEEP_MBR_OFFSET(port))

#define APOLLO_VLAN_VC_VIDX_ADDR(index)                                                                        (0x1311C + (((index / 6) << 2))) /* index: 0-15 */
  #define APOLLO_VLAN_VC_VIDX_VIDX_OFFSET(index)                                                               ((index % 0x6) * 5)
  #define APOLLO_VLAN_VC_VIDX_VIDX_MASK(index)                                                                 (0x1F << APOLLO_VLAN_VC_VIDX_VIDX_OFFSET(index))

#define APOLLO_VLAN_EXT_VIDX_ADDR(index)                                                                       (0x13128 + (((index / 5) << 2))) /* index: 0-4 */
  #define APOLLO_VLAN_EXT_VIDX_VIDX_OFFSET(index)                                                              ((index % 0x5) * 5)
  #define APOLLO_VLAN_EXT_VIDX_VIDX_MASK(index)                                                                (0x1F << APOLLO_VLAN_EXT_VIDX_VIDX_OFFSET(index))

/*
 * Feature: (IEEE802.1ad) Provider Bridges/Q-in-Q 
 */
#define APOLLO_SVLAN_UPLINK_PMSK_ADDR(port)                                                                    (0x230EC + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_SVLAN_UPLINK_PMSK_EN_OFFSET(port)                                                             (port % 0x7)
  #define APOLLO_SVLAN_UPLINK_PMSK_EN_MASK(port)                                                               (0x1 << APOLLO_SVLAN_UPLINK_PMSK_EN_OFFSET(port))

#define APOLLO_SVLAN_LOOK_UP_TYPE_ADDR                                                                         (0x230F0)
  #define APOLLO_SVLAN_LOOK_UP_TYPE_TYPE_OFFSET                                                                (0)
  #define APOLLO_SVLAN_LOOK_UP_TYPE_TYPE_MASK                                                                  (0x7F << APOLLO_SVLAN_LOOK_UP_TYPE_TYPE_OFFSET)

#define APOLLO_SVLAN_MC2S_ADDR(index)                                                                          (0x18000 + (((index) * 12))) /* index: 0-7 */
  #define APOLLO_SVLAN_MC2S_SVIDX_OFFSET                                                                       (66)
  #define APOLLO_SVLAN_MC2S_SVIDX_MASK                                                                         (0x3F << APOLLO_SVLAN_MC2S_SVIDX_OFFSET)
  #define APOLLO_SVLAN_MC2S_FORMAT_OFFSET                                                                      (65)
  #define APOLLO_SVLAN_MC2S_FORMAT_MASK                                                                        (0x1 << APOLLO_SVLAN_MC2S_FORMAT_OFFSET)
  #define APOLLO_SVLAN_MC2S_VALID_OFFSET                                                                       (64)
  #define APOLLO_SVLAN_MC2S_VALID_MASK                                                                         (0x1 << APOLLO_SVLAN_MC2S_VALID_OFFSET)
  #define APOLLO_SVLAN_MC2S_DATA_OFFSET                                                                        (32)
  #define APOLLO_SVLAN_MC2S_DATA_MASK                                                                          (0xFFFFFFFF << APOLLO_SVLAN_MC2S_DATA_OFFSET)
  #define APOLLO_SVLAN_MC2S_MASK_OFFSET                                                                        (0)
  #define APOLLO_SVLAN_MC2S_MASK_MASK                                                                          (0xFFFFFFFF << APOLLO_SVLAN_MC2S_MASK_OFFSET)

#define APOLLO_SVLAN_C2S_ADDR(index)                                                                           (0x14000 + (((index) << 2))) /* index: 0-127 */
  #define APOLLO_SVLAN_C2S_EVID_OFFSET                                                                         (13)
  #define APOLLO_SVLAN_C2S_EVID_MASK                                                                           (0x1FFF << APOLLO_SVLAN_C2S_EVID_OFFSET)
  #define APOLLO_SVLAN_C2S_C2SENPMSK_OFFSET                                                                    (6)
  #define APOLLO_SVLAN_C2S_C2SENPMSK_MASK                                                                      (0x7F << APOLLO_SVLAN_C2S_C2SENPMSK_OFFSET)
  #define APOLLO_SVLAN_C2S_SVIDX_OFFSET                                                                        (0)
  #define APOLLO_SVLAN_C2S_SVIDX_MASK                                                                          (0x3F << APOLLO_SVLAN_C2S_SVIDX_OFFSET)

#define APOLLO_SVLAN_SP2C_ADDR(index)                                                                          (0x2A000 + (((index) << 2))) /* index: 0-127 */
  #define APOLLO_SVLAN_SP2C_VID_OFFSET                                                                         (10)
  #define APOLLO_SVLAN_SP2C_VID_MASK                                                                           (0xFFF << APOLLO_SVLAN_SP2C_VID_OFFSET)
  #define APOLLO_SVLAN_SP2C_DST_PORT_OFFSET                                                                    (7)
  #define APOLLO_SVLAN_SP2C_DST_PORT_MASK                                                                      (0x7 << APOLLO_SVLAN_SP2C_DST_PORT_OFFSET)
  #define APOLLO_SVLAN_SP2C_SVIDX_OFFSET                                                                       (1)
  #define APOLLO_SVLAN_SP2C_SVIDX_MASK                                                                         (0x3F << APOLLO_SVLAN_SP2C_SVIDX_OFFSET)
  #define APOLLO_SVLAN_SP2C_VALID_OFFSET                                                                       (0)
  #define APOLLO_SVLAN_SP2C_VALID_MASK                                                                         (0x1 << APOLLO_SVLAN_SP2C_VALID_OFFSET)

#define APOLLO_SVLAN_EP_DMAC_CTRL_ADDR(port)                                                                   (0x14200 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_SVLAN_EP_DMAC_CTRL_EN_OFFSET(port)                                                            (port % 0x7)
  #define APOLLO_SVLAN_EP_DMAC_CTRL_EN_MASK(port)                                                              (0x1 << APOLLO_SVLAN_EP_DMAC_CTRL_EN_OFFSET(port))

#define APOLLO_SVLAN_P_SVIDX_ADDR(port)                                                                        (0x14204 + (((port / 5) << 2))) /* port: 0-6 */
  #define APOLLO_SVLAN_P_SVIDX_SVIDX_OFFSET(port)                                                              ((port % 0x5) * 6)
  #define APOLLO_SVLAN_P_SVIDX_SVIDX_MASK(port)                                                                (0x3F << APOLLO_SVLAN_P_SVIDX_SVIDX_OFFSET(port))

#define APOLLO_SVLAN_CTRL_ADDR                                                                                 (0x1420C)
  #define APOLLO_SVLAN_CTRL_VS_CFI_KEEP_OFFSET                                                                 (21)
  #define APOLLO_SVLAN_CTRL_VS_CFI_KEEP_MASK                                                                   (0x1 << APOLLO_SVLAN_CTRL_VS_CFI_KEEP_OFFSET)
  #define APOLLO_SVLAN_CTRL_VS_PRI_OFFSET                                                                      (18)
  #define APOLLO_SVLAN_CTRL_VS_PRI_MASK                                                                        (0x7 << APOLLO_SVLAN_CTRL_VS_PRI_OFFSET)
  #define APOLLO_SVLAN_CTRL_VS_UNTAG_SVIDX_OFFSET                                                              (12)
  #define APOLLO_SVLAN_CTRL_VS_UNTAG_SVIDX_MASK                                                                (0x3F << APOLLO_SVLAN_CTRL_VS_UNTAG_SVIDX_OFFSET)
  #define APOLLO_SVLAN_CTRL_VS_UNMAT_SVIDX_OFFSET                                                              (6)
  #define APOLLO_SVLAN_CTRL_VS_UNMAT_SVIDX_MASK                                                                (0x3F << APOLLO_SVLAN_CTRL_VS_UNMAT_SVIDX_OFFSET)
  #define APOLLO_SVLAN_CTRL_VS_UNMAT_OFFSET                                                                    (4)
  #define APOLLO_SVLAN_CTRL_VS_UNMAT_MASK                                                                      (0x3 << APOLLO_SVLAN_CTRL_VS_UNMAT_OFFSET)
  #define APOLLO_SVLAN_CTRL_VS_UNTAG_OFFSET                                                                    (2)
  #define APOLLO_SVLAN_CTRL_VS_UNTAG_MASK                                                                      (0x3 << APOLLO_SVLAN_CTRL_VS_UNTAG_OFFSET)
  #define APOLLO_SVLAN_CTRL_VS_SPRISEL_OFFSET                                                                  (0)
  #define APOLLO_SVLAN_CTRL_VS_SPRISEL_MASK                                                                    (0x3 << APOLLO_SVLAN_CTRL_VS_SPRISEL_OFFSET)

#define APOLLO_SVLAN_CFG_ADDR                                                                                  (0x230F4)
  #define APOLLO_SVLAN_CFG_VS_TPID_OFFSET                                                                      (0)
  #define APOLLO_SVLAN_CFG_VS_TPID_MASK                                                                        (0xFFFF << APOLLO_SVLAN_CFG_VS_TPID_OFFSET)

#define APOLLO_SVLAN_MBRCFG_ADDR(index)                                                                        (0x14210 + (((index) << 3))) /* index: 0-63 */
  #define APOLLO_SVLAN_MBRCFG_EFID_OFFSET                                                                      (45)
  #define APOLLO_SVLAN_MBRCFG_EFID_MASK                                                                        (0x7 << APOLLO_SVLAN_MBRCFG_EFID_OFFSET)
  #define APOLLO_SVLAN_MBRCFG_EFIDEN_OFFSET                                                                    (44)
  #define APOLLO_SVLAN_MBRCFG_EFIDEN_MASK                                                                      (0x1 << APOLLO_SVLAN_MBRCFG_EFIDEN_OFFSET)
  #define APOLLO_SVLAN_MBRCFG_SVID_OFFSET                                                                      (32)
  #define APOLLO_SVLAN_MBRCFG_SVID_MASK                                                                        (0xFFF << APOLLO_SVLAN_MBRCFG_SVID_OFFSET)
  #define APOLLO_SVLAN_MBRCFG_FIDEN_OFFSET                                                                     (23)
  #define APOLLO_SVLAN_MBRCFG_FIDEN_MASK                                                                       (0x1 << APOLLO_SVLAN_MBRCFG_FIDEN_OFFSET)
  #define APOLLO_SVLAN_MBRCFG_SPR_OFFSET                                                                       (20)
  #define APOLLO_SVLAN_MBRCFG_SPR_MASK                                                                         (0x7 << APOLLO_SVLAN_MBRCFG_SPR_OFFSET)
  #define APOLLO_SVLAN_MBRCFG_FID_MSTI_OFFSET                                                                  (16)
  #define APOLLO_SVLAN_MBRCFG_FID_MSTI_MASK                                                                    (0xF << APOLLO_SVLAN_MBRCFG_FID_MSTI_OFFSET)
  #define APOLLO_SVLAN_MBRCFG_UNTAGSET_OFFSET                                                                  (8)
  #define APOLLO_SVLAN_MBRCFG_UNTAGSET_MASK                                                                    (0x7F << APOLLO_SVLAN_MBRCFG_UNTAGSET_OFFSET)
  #define APOLLO_SVLAN_MBRCFG_MBR_OFFSET                                                                       (0)
  #define APOLLO_SVLAN_MBRCFG_MBR_MASK                                                                         (0x7F << APOLLO_SVLAN_MBRCFG_MBR_OFFSET)

/*
 * Feature: (IEEE802.1v) Protocol-based VLAN 
 */
#define APOLLO_VLAN_PPB_VLAN_VAL_ADDR(index)                                                                   (0x1312C + (((index) << 2))) /* index: 0-3 */
  #define APOLLO_VLAN_PPB_VLAN_VAL_ETHER_TYPE_OFFSET                                                           (2)
  #define APOLLO_VLAN_PPB_VLAN_VAL_ETHER_TYPE_MASK                                                             (0xFFFF << APOLLO_VLAN_PPB_VLAN_VAL_ETHER_TYPE_OFFSET)
  #define APOLLO_VLAN_PPB_VLAN_VAL_FRAME_TYPE_OFFSET                                                           (0)
  #define APOLLO_VLAN_PPB_VLAN_VAL_FRAME_TYPE_MASK                                                             (0x3 << APOLLO_VLAN_PPB_VLAN_VAL_FRAME_TYPE_OFFSET)

#define APOLLO_VLAN_PORT_PPB_VLAN_ADDR(index1, index2)                                                         (0x1313C + (index1 << 4) + (((index2) << 2))) /* index1: 0-6, index2: 0-3 */
  #define APOLLO_VLAN_PORT_PPB_VLAN_PPB_PRI_OFFSET                                                             (6)
  #define APOLLO_VLAN_PORT_PPB_VLAN_PPB_PRI_MASK                                                               (0x7 << APOLLO_VLAN_PORT_PPB_VLAN_PPB_PRI_OFFSET)
  #define APOLLO_VLAN_PORT_PPB_VLAN_PPB_VIDX_OFFSET                                                            (1)
  #define APOLLO_VLAN_PORT_PPB_VLAN_PPB_VIDX_MASK                                                              (0x1F << APOLLO_VLAN_PORT_PPB_VLAN_PPB_VIDX_OFFSET)
  #define APOLLO_VLAN_PORT_PPB_VLAN_VALID_OFFSET                                                               (0)
  #define APOLLO_VLAN_PORT_PPB_VLAN_VALID_MASK                                                                 (0x1 << APOLLO_VLAN_PORT_PPB_VLAN_VALID_OFFSET)

/*
 * Feature: Link Aggregation 
 */
#define APOLLO_PORT_TRUNK_GROUP_EN_ADDR                                                                        (0x1C040)
  #define APOLLO_PORT_TRUNK_GROUP_EN_EN_P5_OFFSET                                                              (5)
  #define APOLLO_PORT_TRUNK_GROUP_EN_EN_P5_MASK                                                                (0x1 << APOLLO_PORT_TRUNK_GROUP_EN_EN_P5_OFFSET)
  #define APOLLO_PORT_TRUNK_GROUP_EN_EN_P4_OFFSET                                                              (4)
  #define APOLLO_PORT_TRUNK_GROUP_EN_EN_P4_MASK                                                                (0x1 << APOLLO_PORT_TRUNK_GROUP_EN_EN_P4_OFFSET)
  #define APOLLO_PORT_TRUNK_GROUP_EN_EN_P1_OFFSET                                                              (1)
  #define APOLLO_PORT_TRUNK_GROUP_EN_EN_P1_MASK                                                                (0x1 << APOLLO_PORT_TRUNK_GROUP_EN_EN_P1_OFFSET)
  #define APOLLO_PORT_TRUNK_GROUP_EN_EN_P0_OFFSET                                                              (0)
  #define APOLLO_PORT_TRUNK_GROUP_EN_EN_P0_MASK                                                                (0x1 << APOLLO_PORT_TRUNK_GROUP_EN_EN_P0_OFFSET)

#define APOLLO_PORT_TRUNK_CTRL_ADDR                                                                            (0x1C044)
  #define APOLLO_PORT_TRUNK_CTRL_EN_FLOWCTRL_TG0_OFFSET                                                        (9)
  #define APOLLO_PORT_TRUNK_CTRL_EN_FLOWCTRL_TG0_MASK                                                          (0x1 << APOLLO_PORT_TRUNK_CTRL_EN_FLOWCTRL_TG0_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_PORT_TRUNK_DUMB_OFFSET                                                        (8)
  #define APOLLO_PORT_TRUNK_CTRL_PORT_TRUNK_DUMB_MASK                                                          (0x1 << APOLLO_PORT_TRUNK_CTRL_PORT_TRUNK_DUMB_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_PORT_TRUNK_FLOOD_OFFSET                                                       (7)
  #define APOLLO_PORT_TRUNK_CTRL_PORT_TRUNK_FLOOD_MASK                                                         (0x1 << APOLLO_PORT_TRUNK_CTRL_PORT_TRUNK_FLOOD_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_DPORT_HASH_OFFSET                                                             (6)
  #define APOLLO_PORT_TRUNK_CTRL_DPORT_HASH_MASK                                                               (0x1 << APOLLO_PORT_TRUNK_CTRL_DPORT_HASH_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_SPORT_HASH_OFFSET                                                             (5)
  #define APOLLO_PORT_TRUNK_CTRL_SPORT_HASH_MASK                                                               (0x1 << APOLLO_PORT_TRUNK_CTRL_SPORT_HASH_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_DIP_HASH_OFFSET                                                               (4)
  #define APOLLO_PORT_TRUNK_CTRL_DIP_HASH_MASK                                                                 (0x1 << APOLLO_PORT_TRUNK_CTRL_DIP_HASH_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_SIP_HASH_OFFSET                                                               (3)
  #define APOLLO_PORT_TRUNK_CTRL_SIP_HASH_MASK                                                                 (0x1 << APOLLO_PORT_TRUNK_CTRL_SIP_HASH_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_DMAC_HASH_OFFSET                                                              (2)
  #define APOLLO_PORT_TRUNK_CTRL_DMAC_HASH_MASK                                                                (0x1 << APOLLO_PORT_TRUNK_CTRL_DMAC_HASH_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_SMAC_HASH_OFFSET                                                              (1)
  #define APOLLO_PORT_TRUNK_CTRL_SMAC_HASH_MASK                                                                (0x1 << APOLLO_PORT_TRUNK_CTRL_SMAC_HASH_OFFSET)
  #define APOLLO_PORT_TRUNK_CTRL_SPA_HASH_OFFSET                                                               (0)
  #define APOLLO_PORT_TRUNK_CTRL_SPA_HASH_MASK                                                                 (0x1 << APOLLO_PORT_TRUNK_CTRL_SPA_HASH_OFFSET)

#define APOLLO_PORT_TRUNK_HASH_MAPPING_ADDR(index)                                                             (0x1C048 + (((index >> 4) << 2))) /* index: 0-15 */
  #define APOLLO_PORT_TRUNK_HASH_MAPPING_HASH_OFFSET(index)                                                    ((index & 0xF) << 1)
  #define APOLLO_PORT_TRUNK_HASH_MAPPING_HASH_MASK(index)                                                      (0x3 << APOLLO_PORT_TRUNK_HASH_MAPPING_HASH_OFFSET(index))

/*
 * Feature: Spanning Tree 
 */
#define APOLLO_MSTI_CTRL_ADDR(index1, index2)                                                                  (0x17040 + (index1 << 2) + (((index2 >> 4) << 2))) /* index1: 0-6, index2: 0-15 */
  #define APOLLO_MSTI_CTRL_STATE_OFFSET(index2)                                                                ((index2 & 0xF) << 1)
  #define APOLLO_MSTI_CTRL_STATE_MASK(index2)                                                                  (0x3 << APOLLO_MSTI_CTRL_STATE_OFFSET(index2))

/*
 * Feature: Port Isolation 
 */
#define APOLLO_PISO_P_CTRL_ADDR(port)                                                                          (0x27000 + (((port / 6) << 2))) /* port: 0-6 */
  #define APOLLO_PISO_P_CTRL_VIDX_OFFSET(port)                                                                 ((port % 0x6) * 5)
  #define APOLLO_PISO_P_CTRL_VIDX_MASK(port)                                                                   (0x1F << APOLLO_PISO_P_CTRL_VIDX_OFFSET(port))

#define APOLLO_PISO_P_L34_CTRL_ADDR(port)                                                                      (0x27008 + (((port / 6) << 2))) /* port: 0-6 */
  #define APOLLO_PISO_P_L34_CTRL_VIDX_OFFSET(port)                                                             ((port % 0x6) * 5)
  #define APOLLO_PISO_P_L34_CTRL_VIDX_MASK(port)                                                               (0x1F << APOLLO_PISO_P_L34_CTRL_VIDX_OFFSET(port))

#define APOLLO_PISO_EXT_CTRL_ADDR(index)                                                                       (0x27010 + (((index / 5) << 2))) /* index: 0-4 */
  #define APOLLO_PISO_EXT_CTRL_VIDX_OFFSET(index)                                                              ((index % 0x5) * 5)
  #define APOLLO_PISO_EXT_CTRL_VIDX_MASK(index)                                                                (0x1F << APOLLO_PISO_EXT_CTRL_VIDX_OFFSET(index))

#define APOLLO_PISO_EXT_L34_CTRL_ADDR(index)                                                                   (0x27014 + (((index / 5) << 2))) /* index: 0-4 */
  #define APOLLO_PISO_EXT_L34_CTRL_VIDX_OFFSET(index)                                                          ((index % 0x5) * 5)
  #define APOLLO_PISO_EXT_L34_CTRL_VIDX_MASK(index)                                                            (0x1F << APOLLO_PISO_EXT_L34_CTRL_VIDX_OFFSET(index))

#define APOLLO_PISO_VC_CTRL_ADDR(index)                                                                        (0x27018 + (((index / 6) << 2))) /* index: 0-15 */
  #define APOLLO_PISO_VC_CTRL_VIDX_OFFSET(index)                                                               ((index % 0x6) * 5)
  #define APOLLO_PISO_VC_CTRL_VIDX_MASK(index)                                                                 (0x1F << APOLLO_PISO_VC_CTRL_VIDX_OFFSET(index))

/*
 * Feature: RMA 
 */
#define APOLLO_RMA_CTRL00_ADDR                                                                                 (0x1C04C)
  #define APOLLO_RMA_CTRL00_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL00_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL00_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL00_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL00_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL00_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL00_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL00_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL00_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL00_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL00_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL00_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL00_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL00_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL00_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL01_ADDR                                                                                 (0x1C050)
  #define APOLLO_RMA_CTRL01_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL01_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL01_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL01_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL01_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL01_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL01_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL01_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL01_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL01_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL01_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL01_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL01_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL01_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL01_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL02_ADDR                                                                                 (0x1C054)
  #define APOLLO_RMA_CTRL02_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL02_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL02_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL02_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL02_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL02_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL02_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL02_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL02_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL02_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL02_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL02_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL02_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL02_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL02_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL03_ADDR                                                                                 (0x1C058)
  #define APOLLO_RMA_CTRL03_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL03_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL03_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL03_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL03_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL03_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL03_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL03_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL03_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL03_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL03_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL03_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL03_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL03_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL03_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL04_ADDR                                                                                 (0x1C05C)
  #define APOLLO_RMA_CTRL04_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL04_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL04_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL04_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL04_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL04_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL04_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL04_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL04_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL04_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL04_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL04_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL04_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL04_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL04_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL08_ADDR                                                                                 (0x1C060)
  #define APOLLO_RMA_CTRL08_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL08_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL08_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL08_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL08_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL08_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL08_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL08_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL08_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL08_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL08_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL08_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL08_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL08_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL08_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL0D_ADDR                                                                                 (0x1C064)
  #define APOLLO_RMA_CTRL0D_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL0D_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL0D_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL0D_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL0D_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL0D_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL0D_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL0D_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL0D_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL0D_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL0D_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL0D_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL0D_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL0D_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL0D_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL0E_ADDR                                                                                 (0x1C068)
  #define APOLLO_RMA_CTRL0E_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL0E_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL0E_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL0E_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL0E_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL0E_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL0E_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL0E_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL0E_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL0E_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL0E_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL0E_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL0E_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL0E_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL0E_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL10_ADDR                                                                                 (0x1C06C)
  #define APOLLO_RMA_CTRL10_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL10_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL10_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL10_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL10_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL10_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL10_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL10_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL10_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL10_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL10_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL10_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL10_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL10_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL10_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL11_ADDR                                                                                 (0x1C070)
  #define APOLLO_RMA_CTRL11_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL11_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL11_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL11_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL11_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL11_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL11_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL11_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL11_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL11_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL11_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL11_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL11_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL11_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL11_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL12_ADDR                                                                                 (0x1C074)
  #define APOLLO_RMA_CTRL12_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL12_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL12_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL12_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL12_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL12_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL12_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL12_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL12_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL12_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL12_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL12_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL12_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL12_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL12_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL13_ADDR                                                                                 (0x1C078)
  #define APOLLO_RMA_CTRL13_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL13_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL13_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL13_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL13_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL13_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL13_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL13_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL13_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL13_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL13_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL13_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL13_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL13_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL13_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL18_ADDR                                                                                 (0x1C07C)
  #define APOLLO_RMA_CTRL18_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL18_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL18_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL18_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL18_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL18_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL18_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL18_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL18_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL18_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL18_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL18_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL18_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL18_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL18_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL1A_ADDR                                                                                 (0x1C080)
  #define APOLLO_RMA_CTRL1A_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL1A_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL1A_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL1A_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL1A_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL1A_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL1A_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL1A_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL1A_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL1A_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL1A_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL1A_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL1A_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL1A_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL1A_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL20_ADDR                                                                                 (0x1C084)
  #define APOLLO_RMA_CTRL20_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL20_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL20_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL20_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL20_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL20_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL20_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL20_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL20_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL20_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL20_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL20_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL20_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL20_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL20_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL21_ADDR                                                                                 (0x1C088)
  #define APOLLO_RMA_CTRL21_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL21_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL21_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL21_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL21_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL21_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL21_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL21_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL21_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL21_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL21_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL21_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL21_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL21_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL21_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL22_ADDR                                                                                 (0x1C08C)
  #define APOLLO_RMA_CTRL22_OPERATION_OFFSET                                                                   (4)
  #define APOLLO_RMA_CTRL22_OPERATION_MASK                                                                     (0x3 << APOLLO_RMA_CTRL22_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL22_DISCARD_STORM_FILTER_OFFSET                                                        (3)
  #define APOLLO_RMA_CTRL22_DISCARD_STORM_FILTER_MASK                                                          (0x1 << APOLLO_RMA_CTRL22_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL22_KEEP_FORMAT_OFFSET                                                                 (2)
  #define APOLLO_RMA_CTRL22_KEEP_FORMAT_MASK                                                                   (0x1 << APOLLO_RMA_CTRL22_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL22_VLAN_LEAKY_OFFSET                                                                  (1)
  #define APOLLO_RMA_CTRL22_VLAN_LEAKY_MASK                                                                    (0x1 << APOLLO_RMA_CTRL22_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL22_PORTISO_LEAKY_OFFSET                                                               (0)
  #define APOLLO_RMA_CTRL22_PORTISO_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL22_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL_CDP_ADDR                                                                               (0x1C090)
  #define APOLLO_RMA_CTRL_CDP_OPERATION_OFFSET                                                                 (4)
  #define APOLLO_RMA_CTRL_CDP_OPERATION_MASK                                                                   (0x3 << APOLLO_RMA_CTRL_CDP_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL_CDP_DISCARD_STORM_FILTER_OFFSET                                                      (3)
  #define APOLLO_RMA_CTRL_CDP_DISCARD_STORM_FILTER_MASK                                                        (0x1 << APOLLO_RMA_CTRL_CDP_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL_CDP_KEEP_FORMAT_OFFSET                                                               (2)
  #define APOLLO_RMA_CTRL_CDP_KEEP_FORMAT_MASK                                                                 (0x1 << APOLLO_RMA_CTRL_CDP_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL_CDP_VLAN_LEAKY_OFFSET                                                                (1)
  #define APOLLO_RMA_CTRL_CDP_VLAN_LEAKY_MASK                                                                  (0x1 << APOLLO_RMA_CTRL_CDP_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL_CDP_PORTISO_LEAKY_OFFSET                                                             (0)
  #define APOLLO_RMA_CTRL_CDP_PORTISO_LEAKY_MASK                                                               (0x1 << APOLLO_RMA_CTRL_CDP_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CTRL_SSTP_ADDR                                                                              (0x1C094)
  #define APOLLO_RMA_CTRL_SSTP_OPERATION_OFFSET                                                                (4)
  #define APOLLO_RMA_CTRL_SSTP_OPERATION_MASK                                                                  (0x3 << APOLLO_RMA_CTRL_SSTP_OPERATION_OFFSET)
  #define APOLLO_RMA_CTRL_SSTP_DISCARD_STORM_FILTER_OFFSET                                                     (3)
  #define APOLLO_RMA_CTRL_SSTP_DISCARD_STORM_FILTER_MASK                                                       (0x1 << APOLLO_RMA_CTRL_SSTP_DISCARD_STORM_FILTER_OFFSET)
  #define APOLLO_RMA_CTRL_SSTP_KEEP_FORMAT_OFFSET                                                              (2)
  #define APOLLO_RMA_CTRL_SSTP_KEEP_FORMAT_MASK                                                                (0x1 << APOLLO_RMA_CTRL_SSTP_KEEP_FORMAT_OFFSET)
  #define APOLLO_RMA_CTRL_SSTP_VLAN_LEAKY_OFFSET                                                               (1)
  #define APOLLO_RMA_CTRL_SSTP_VLAN_LEAKY_MASK                                                                 (0x1 << APOLLO_RMA_CTRL_SSTP_VLAN_LEAKY_OFFSET)
  #define APOLLO_RMA_CTRL_SSTP_PORTISO_LEAKY_OFFSET                                                            (0)
  #define APOLLO_RMA_CTRL_SSTP_PORTISO_LEAKY_MASK                                                              (0x1 << APOLLO_RMA_CTRL_SSTP_PORTISO_LEAKY_OFFSET)

#define APOLLO_RMA_CFG_ADDR                                                                                    (0x1C098)
  #define APOLLO_RMA_CFG_RMA_TRAP_PRIORITY_OFFSET                                                              (0)
  #define APOLLO_RMA_CFG_RMA_TRAP_PRIORITY_MASK                                                                (0x7 << APOLLO_RMA_CFG_RMA_TRAP_PRIORITY_OFFSET)

#define APOLLO_EEELLDP_CTRL_0_ADDR                                                                             (0x19000)
  #define APOLLO_EEELLDP_CTRL_0_EN_OFFSET                                                                      (9)
  #define APOLLO_EEELLDP_CTRL_0_EN_MASK                                                                        (0x1 << APOLLO_EEELLDP_CTRL_0_EN_OFFSET)
  #define APOLLO_EEELLDP_CTRL_0_TRAP_EN_OFFSET                                                                 (8)
  #define APOLLO_EEELLDP_CTRL_0_TRAP_EN_MASK                                                                   (0x1 << APOLLO_EEELLDP_CTRL_0_TRAP_EN_OFFSET)
  #define APOLLO_EEELLDP_CTRL_0_SUBTYPE_OFFSET                                                                 (0)
  #define APOLLO_EEELLDP_CTRL_0_SUBTYPE_MASK                                                                   (0xFF << APOLLO_EEELLDP_CTRL_0_SUBTYPE_OFFSET)

#define APOLLO_EEELLDP_CTRL_1_ADDR                                                                             (0x1C09C)
  #define APOLLO_EEELLDP_CTRL_1_TRAP_PRI_OFFSET                                                                (0)
  #define APOLLO_EEELLDP_CTRL_1_TRAP_PRI_MASK                                                                  (0x7 << APOLLO_EEELLDP_CTRL_1_TRAP_PRI_OFFSET)

/*
 * Feature: L2 Misc. 
 */
#define APOLLO_L2_SRC_PORT_PERMIT_ADDR(port)                                                                   (0x1C0A0 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_L2_SRC_PORT_PERMIT_EN_OFFSET(port)                                                            (port % 0x7)
  #define APOLLO_L2_SRC_PORT_PERMIT_EN_MASK(port)                                                              (0x1 << APOLLO_L2_SRC_PORT_PERMIT_EN_OFFSET(port))

#define APOLLO_L2_SRC_VC_PERMIT_ADDR(index)                                                                    (0x1C0A4 + (((index >> 4) << 2))) /* index: 0-15 */
  #define APOLLO_L2_SRC_VC_PERMIT_EN_OFFSET(index)                                                             (index % 0x10)
  #define APOLLO_L2_SRC_VC_PERMIT_EN_MASK(index)                                                               (0x1 << APOLLO_L2_SRC_VC_PERMIT_EN_OFFSET(index))

#define APOLLO_L2_SRC_EXT_PERMIT_ADDR(index)                                                                   (0x1C0A8 + (((index / 5) << 2))) /* index: 0-4 */
  #define APOLLO_L2_SRC_EXT_PERMIT_EN_OFFSET(index)                                                            (index % 0x5)
  #define APOLLO_L2_SRC_EXT_PERMIT_EN_MASK(index)                                                              (0x1 << APOLLO_L2_SRC_EXT_PERMIT_EN_OFFSET(index))

/*
 * Feature: NIC & DMA 
 */
#define APOLLO_NIC_ID_CRTL0_ADDR                                                                               (0x710000)
  #define APOLLO_NIC_ID_CRTL0_IDR3_OFFSET                                                                      (24)
  #define APOLLO_NIC_ID_CRTL0_IDR3_MASK                                                                        (0xFF << APOLLO_NIC_ID_CRTL0_IDR3_OFFSET)
  #define APOLLO_NIC_ID_CRTL0_IDR2_OFFSET                                                                      (16)
  #define APOLLO_NIC_ID_CRTL0_IDR2_MASK                                                                        (0xFF << APOLLO_NIC_ID_CRTL0_IDR2_OFFSET)
  #define APOLLO_NIC_ID_CRTL0_IDR1_OFFSET                                                                      (8)
  #define APOLLO_NIC_ID_CRTL0_IDR1_MASK                                                                        (0xFF << APOLLO_NIC_ID_CRTL0_IDR1_OFFSET)
  #define APOLLO_NIC_ID_CRTL0_IDR0_OFFSET                                                                      (0)
  #define APOLLO_NIC_ID_CRTL0_IDR0_MASK                                                                        (0xFF << APOLLO_NIC_ID_CRTL0_IDR0_OFFSET)

#define APOLLO_NIC_ID_CRTL1_ADDR                                                                               (0x710004)
  #define APOLLO_NIC_ID_CRTL1_IDR5_OFFSET                                                                      (8)
  #define APOLLO_NIC_ID_CRTL1_IDR5_MASK                                                                        (0xFF << APOLLO_NIC_ID_CRTL1_IDR5_OFFSET)
  #define APOLLO_NIC_ID_CRTL1_IDR4_OFFSET                                                                      (0)
  #define APOLLO_NIC_ID_CRTL1_IDR4_MASK                                                                        (0xFF << APOLLO_NIC_ID_CRTL1_IDR4_OFFSET)

#define APOLLO_NIC_MC_CRTL0_ADDR                                                                               (0x710008)
  #define APOLLO_NIC_MC_CRTL0_MAR3_OFFSET                                                                      (24)
  #define APOLLO_NIC_MC_CRTL0_MAR3_MASK                                                                        (0xFF << APOLLO_NIC_MC_CRTL0_MAR3_OFFSET)
  #define APOLLO_NIC_MC_CRTL0_MAR2_OFFSET                                                                      (16)
  #define APOLLO_NIC_MC_CRTL0_MAR2_MASK                                                                        (0xFF << APOLLO_NIC_MC_CRTL0_MAR2_OFFSET)
  #define APOLLO_NIC_MC_CRTL0_MAR1_OFFSET                                                                      (8)
  #define APOLLO_NIC_MC_CRTL0_MAR1_MASK                                                                        (0xFF << APOLLO_NIC_MC_CRTL0_MAR1_OFFSET)
  #define APOLLO_NIC_MC_CRTL0_MAR0_OFFSET                                                                      (0)
  #define APOLLO_NIC_MC_CRTL0_MAR0_MASK                                                                        (0xFF << APOLLO_NIC_MC_CRTL0_MAR0_OFFSET)

#define APOLLO_NIC_MC_CRTL1_ADDR                                                                               (0x71000C)
  #define APOLLO_NIC_MC_CRTL1_MAR7_OFFSET                                                                      (24)
  #define APOLLO_NIC_MC_CRTL1_MAR7_MASK                                                                        (0xFF << APOLLO_NIC_MC_CRTL1_MAR7_OFFSET)
  #define APOLLO_NIC_MC_CRTL1_MAR6_OFFSET                                                                      (16)
  #define APOLLO_NIC_MC_CRTL1_MAR6_MASK                                                                        (0xFF << APOLLO_NIC_MC_CRTL1_MAR6_OFFSET)
  #define APOLLO_NIC_MC_CRTL1_MAR5_OFFSET                                                                      (8)
  #define APOLLO_NIC_MC_CRTL1_MAR5_MASK                                                                        (0xFF << APOLLO_NIC_MC_CRTL1_MAR5_OFFSET)
  #define APOLLO_NIC_MC_CRTL1_MAR4_OFFSET                                                                      (0)
  #define APOLLO_NIC_MC_CRTL1_MAR4_MASK                                                                        (0xFF << APOLLO_NIC_MC_CRTL1_MAR4_OFFSET)

#define APOLLO_NIC_MIB0_ADDR                                                                                   (0x710010)
  #define APOLLO_NIC_MIB0_RX_OK_CNT_OFFSET                                                                     (16)
  #define APOLLO_NIC_MIB0_RX_OK_CNT_MASK                                                                       (0xFFFF << APOLLO_NIC_MIB0_RX_OK_CNT_OFFSET)
  #define APOLLO_NIC_MIB0_TX_OK_CNT_OFFSET                                                                     (0)
  #define APOLLO_NIC_MIB0_TX_OK_CNT_MASK                                                                       (0xFFFF << APOLLO_NIC_MIB0_TX_OK_CNT_OFFSET)

#define APOLLO_NIC_MIB1_ADDR                                                                                   (0x710014)
  #define APOLLO_NIC_MIB1_RX_ERR_CNT_OFFSET                                                                    (16)
  #define APOLLO_NIC_MIB1_RX_ERR_CNT_MASK                                                                      (0xFFFF << APOLLO_NIC_MIB1_RX_ERR_CNT_OFFSET)
  #define APOLLO_NIC_MIB1_TX_ERR_CNT_OFFSET                                                                    (0)
  #define APOLLO_NIC_MIB1_TX_ERR_CNT_MASK                                                                      (0xFFFF << APOLLO_NIC_MIB1_TX_ERR_CNT_OFFSET)

#define APOLLO_NIC_MIB2_ADDR                                                                                   (0x710018)
  #define APOLLO_NIC_MIB2_FAE_OFFSET                                                                           (16)
  #define APOLLO_NIC_MIB2_FAE_MASK                                                                             (0xFFFF << APOLLO_NIC_MIB2_FAE_OFFSET)
  #define APOLLO_NIC_MIB2_MISS_PKT_OFFSET                                                                      (0)
  #define APOLLO_NIC_MIB2_MISS_PKT_MASK                                                                        (0xFFFF << APOLLO_NIC_MIB2_MISS_PKT_OFFSET)

#define APOLLO_NIC_MIB3_ADDR                                                                                   (0x71001C)
  #define APOLLO_NIC_MIB3_TX_MUL_COL_OFFSET                                                                    (16)
  #define APOLLO_NIC_MIB3_TX_MUL_COL_MASK                                                                      (0xFFFF << APOLLO_NIC_MIB3_TX_MUL_COL_OFFSET)
  #define APOLLO_NIC_MIB3_TX_1_COL_OFFSET                                                                      (0)
  #define APOLLO_NIC_MIB3_TX_1_COL_MASK                                                                        (0xFFFF << APOLLO_NIC_MIB3_TX_1_COL_OFFSET)

#define APOLLO_NIC_MIB4_ADDR                                                                                   (0x710020)
  #define APOLLO_NIC_MIB4_RX_OK_BC_OFFSET                                                                      (16)
  #define APOLLO_NIC_MIB4_RX_OK_BC_MASK                                                                        (0xFFFF << APOLLO_NIC_MIB4_RX_OK_BC_OFFSET)
  #define APOLLO_NIC_MIB4_RX_OK_PHY_OFFSET                                                                     (0)
  #define APOLLO_NIC_MIB4_RX_OK_PHY_MASK                                                                       (0xFFFF << APOLLO_NIC_MIB4_RX_OK_PHY_OFFSET)

#define APOLLO_NIC_MIB5_ADDR                                                                                   (0x710024)
  #define APOLLO_NIC_MIB5_TX_ABORT_OFFSET                                                                      (16)
  #define APOLLO_NIC_MIB5_TX_ABORT_MASK                                                                        (0xFFFF << APOLLO_NIC_MIB5_TX_ABORT_OFFSET)
  #define APOLLO_NIC_MIB5_RX_OK_MC_OFFSET                                                                      (0)
  #define APOLLO_NIC_MIB5_RX_OK_MC_MASK                                                                        (0xFFFF << APOLLO_NIC_MIB5_RX_OK_MC_OFFSET)

#define APOLLO_NIC_MIB6_ADDR                                                                                   (0x710028)
  #define APOLLO_NIC_MIB6_RSV2A_OFFSET                                                                         (16)
  #define APOLLO_NIC_MIB6_RSV2A_MASK                                                                           (0xFFFF << APOLLO_NIC_MIB6_RSV2A_OFFSET)
  #define APOLLO_NIC_MIB6_TX_UNDER_RUN_OFFSET                                                                  (0)
  #define APOLLO_NIC_MIB6_TX_UNDER_RUN_MASK                                                                    (0xFFFF << APOLLO_NIC_MIB6_TX_UNDER_RUN_OFFSET)

#define APOLLO_NIC_STS_ADDR                                                                                    (0x710034)
  #define APOLLO_NIC_STS_TX_UNDER_OFFSET                                                                       (2)
  #define APOLLO_NIC_STS_TX_UNDER_MASK                                                                         (0x1 << APOLLO_NIC_STS_TX_UNDER_OFFSET)

#define APOLLO_NIC_COM_ADDR                                                                                    (0x710038)
  #define APOLLO_NIC_COM_RX_JUMBO_OFFSET                                                                       (3)
  #define APOLLO_NIC_COM_RX_JUMBO_MASK                                                                         (0x1 << APOLLO_NIC_COM_RX_JUMBO_OFFSET)
  #define APOLLO_NIC_COM_RX_VLAN_OFFSET                                                                        (2)
  #define APOLLO_NIC_COM_RX_VLAN_MASK                                                                          (0x1 << APOLLO_NIC_COM_RX_VLAN_OFFSET)
  #define APOLLO_NIC_COM_RX_CHKSUM_OFFSET                                                                      (1)
  #define APOLLO_NIC_COM_RX_CHKSUM_MASK                                                                        (0x1 << APOLLO_NIC_COM_RX_CHKSUM_OFFSET)
  #define APOLLO_NIC_COM_RST_OFFSET                                                                            (0)
  #define APOLLO_NIC_COM_RST_MASK                                                                              (0x1 << APOLLO_NIC_COM_RST_OFFSET)

#define APOLLO_NIC_INTR_ADDR                                                                                   (0x71003C)
  #define APOLLO_NIC_INTR_ISR_RDU6_OFFSET                                                                      (31)
  #define APOLLO_NIC_INTR_ISR_RDU6_MASK                                                                        (0x1 << APOLLO_NIC_INTR_ISR_RDU6_OFFSET)
  #define APOLLO_NIC_INTR_ISR_RDU5_OFFSET                                                                      (30)
  #define APOLLO_NIC_INTR_ISR_RDU5_MASK                                                                        (0x1 << APOLLO_NIC_INTR_ISR_RDU5_OFFSET)
  #define APOLLO_NIC_INTR_ISR_RDU4_OFFSET                                                                      (29)
  #define APOLLO_NIC_INTR_ISR_RDU4_MASK                                                                        (0x1 << APOLLO_NIC_INTR_ISR_RDU4_OFFSET)
  #define APOLLO_NIC_INTR_ISR_RDU3_OFFSET                                                                      (28)
  #define APOLLO_NIC_INTR_ISR_RDU3_MASK                                                                        (0x1 << APOLLO_NIC_INTR_ISR_RDU3_OFFSET)
  #define APOLLO_NIC_INTR_ISR_RDU2_OFFSET                                                                      (27)
  #define APOLLO_NIC_INTR_ISR_RDU2_MASK                                                                        (0x1 << APOLLO_NIC_INTR_ISR_RDU2_OFFSET)
  #define APOLLO_NIC_INTR_ISR_SW_INT_OFFSET                                                                    (26)
  #define APOLLO_NIC_INTR_ISR_SW_INT_MASK                                                                      (0x1 << APOLLO_NIC_INTR_ISR_SW_INT_OFFSET)
  #define APOLLO_NIC_INTR_ISR_TDU_OFFSET                                                                       (25)
  #define APOLLO_NIC_INTR_ISR_TDU_MASK                                                                         (0x1 << APOLLO_NIC_INTR_ISR_TDU_OFFSET)
  #define APOLLO_NIC_INTR_ISR_LINK_CHG_OFFSET                                                                  (24)
  #define APOLLO_NIC_INTR_ISR_LINK_CHG_MASK                                                                    (0x1 << APOLLO_NIC_INTR_ISR_LINK_CHG_OFFSET)
  #define APOLLO_NIC_INTR_ISR_TER_OFFSET                                                                       (23)
  #define APOLLO_NIC_INTR_ISR_TER_MASK                                                                         (0x1 << APOLLO_NIC_INTR_ISR_TER_OFFSET)
  #define APOLLO_NIC_INTR_ISR_TOK_TI_OFFSET                                                                    (22)
  #define APOLLO_NIC_INTR_ISR_TOK_TI_MASK                                                                      (0x1 << APOLLO_NIC_INTR_ISR_TOK_TI_OFFSET)
  #define APOLLO_NIC_INTR_ISR_RDU_OFFSET                                                                       (21)
  #define APOLLO_NIC_INTR_ISR_RDU_MASK                                                                         (0x1 << APOLLO_NIC_INTR_ISR_RDU_OFFSET)
  #define APOLLO_NIC_INTR_ISR_RER_OVF_OFFSET                                                                   (20)
  #define APOLLO_NIC_INTR_ISR_RER_OVF_MASK                                                                     (0x1 << APOLLO_NIC_INTR_ISR_RER_OVF_OFFSET)
  #define APOLLO_NIC_INTR_ISR_RER_RUNT_OFFSET                                                                  (18)
  #define APOLLO_NIC_INTR_ISR_RER_RUNT_MASK                                                                    (0x1 << APOLLO_NIC_INTR_ISR_RER_RUNT_OFFSET)
  #define APOLLO_NIC_INTR_ISR_ROK_OFFSET                                                                       (16)
  #define APOLLO_NIC_INTR_ISR_ROK_MASK                                                                         (0x1 << APOLLO_NIC_INTR_ISR_ROK_OFFSET)
  #define APOLLO_NIC_INTR_IMR_RDU6_OFFSET                                                                      (15)
  #define APOLLO_NIC_INTR_IMR_RDU6_MASK                                                                        (0x1 << APOLLO_NIC_INTR_IMR_RDU6_OFFSET)
  #define APOLLO_NIC_INTR_IMR_RDU5_OFFSET                                                                      (14)
  #define APOLLO_NIC_INTR_IMR_RDU5_MASK                                                                        (0x1 << APOLLO_NIC_INTR_IMR_RDU5_OFFSET)
  #define APOLLO_NIC_INTR_IMR_RDU4_OFFSET                                                                      (13)
  #define APOLLO_NIC_INTR_IMR_RDU4_MASK                                                                        (0x1 << APOLLO_NIC_INTR_IMR_RDU4_OFFSET)
  #define APOLLO_NIC_INTR_IMR_RDU3_OFFSET                                                                      (12)
  #define APOLLO_NIC_INTR_IMR_RDU3_MASK                                                                        (0x1 << APOLLO_NIC_INTR_IMR_RDU3_OFFSET)
  #define APOLLO_NIC_INTR_IMR_RDU2_OFFSET                                                                      (11)
  #define APOLLO_NIC_INTR_IMR_RDU2_MASK                                                                        (0x1 << APOLLO_NIC_INTR_IMR_RDU2_OFFSET)
  #define APOLLO_NIC_INTR_IMR_SW_INT_OFFSET                                                                    (10)
  #define APOLLO_NIC_INTR_IMR_SW_INT_MASK                                                                      (0x1 << APOLLO_NIC_INTR_IMR_SW_INT_OFFSET)
  #define APOLLO_NIC_INTR_IMR_TDU_OFFSET                                                                       (9)
  #define APOLLO_NIC_INTR_IMR_TDU_MASK                                                                         (0x1 << APOLLO_NIC_INTR_IMR_TDU_OFFSET)
  #define APOLLO_NIC_INTR_IMR_LINK_CHG_OFFSET                                                                  (8)
  #define APOLLO_NIC_INTR_IMR_LINK_CHG_MASK                                                                    (0x1 << APOLLO_NIC_INTR_IMR_LINK_CHG_OFFSET)
  #define APOLLO_NIC_INTR_IMR_TER_OFFSET                                                                       (7)
  #define APOLLO_NIC_INTR_IMR_TER_MASK                                                                         (0x1 << APOLLO_NIC_INTR_IMR_TER_OFFSET)
  #define APOLLO_NIC_INTR_IMR_TOK_TI_OFFSET                                                                    (6)
  #define APOLLO_NIC_INTR_IMR_TOK_TI_MASK                                                                      (0x1 << APOLLO_NIC_INTR_IMR_TOK_TI_OFFSET)
  #define APOLLO_NIC_INTR_IMR_RDU_OFFSET                                                                       (5)
  #define APOLLO_NIC_INTR_IMR_RDU_MASK                                                                         (0x1 << APOLLO_NIC_INTR_IMR_RDU_OFFSET)
  #define APOLLO_NIC_INTR_IMR_RER_OVF_OFFSET                                                                   (4)
  #define APOLLO_NIC_INTR_IMR_RER_OVF_MASK                                                                     (0x1 << APOLLO_NIC_INTR_IMR_RER_OVF_OFFSET)
  #define APOLLO_NIC_INTR_IMR_RER_RUNT_OFFSET                                                                  (2)
  #define APOLLO_NIC_INTR_IMR_RER_RUNT_MASK                                                                    (0x1 << APOLLO_NIC_INTR_IMR_RER_RUNT_OFFSET)
  #define APOLLO_NIC_INTR_IMR_ROK_OFFSET                                                                       (0)
  #define APOLLO_NIC_INTR_IMR_ROK_MASK                                                                         (0x1 << APOLLO_NIC_INTR_IMR_ROK_OFFSET)

#define APOLLO_NIC_TC_ADDR                                                                                     (0x710040)
  #define APOLLO_NIC_TC_IFG2_0_OFFSET                                                                          (10)
  #define APOLLO_NIC_TC_IFG2_0_MASK                                                                            (0x7 << APOLLO_NIC_TC_IFG2_0_OFFSET)
  #define APOLLO_NIC_TC_LBK1_0_OFFSET                                                                          (8)
  #define APOLLO_NIC_TC_LBK1_0_MASK                                                                            (0x3 << APOLLO_NIC_TC_LBK1_0_OFFSET)

#define APOLLO_NIC_RC_ADDR                                                                                     (0x710044)
  #define APOLLO_NIC_RC_HOME_PNA_OFFSET                                                                        (7)
  #define APOLLO_NIC_RC_HOME_PNA_MASK                                                                          (0x1 << APOLLO_NIC_RC_HOME_PNA_OFFSET)
  #define APOLLO_NIC_RC_AFLOW_OFFSET                                                                           (6)
  #define APOLLO_NIC_RC_AFLOW_MASK                                                                             (0x1 << APOLLO_NIC_RC_AFLOW_OFFSET)
  #define APOLLO_NIC_RC_AER_OFFSET                                                                             (5)
  #define APOLLO_NIC_RC_AER_MASK                                                                               (0x1 << APOLLO_NIC_RC_AER_OFFSET)
  #define APOLLO_NIC_RC_AR_OFFSET                                                                              (4)
  #define APOLLO_NIC_RC_AR_MASK                                                                                (0x1 << APOLLO_NIC_RC_AR_OFFSET)
  #define APOLLO_NIC_RC_AB_OFFSET                                                                              (3)
  #define APOLLO_NIC_RC_AB_MASK                                                                                (0x1 << APOLLO_NIC_RC_AB_OFFSET)
  #define APOLLO_NIC_RC_AM_OFFSET                                                                              (2)
  #define APOLLO_NIC_RC_AM_MASK                                                                                (0x1 << APOLLO_NIC_RC_AM_OFFSET)
  #define APOLLO_NIC_RC_APM_OFFSET                                                                             (1)
  #define APOLLO_NIC_RC_APM_MASK                                                                               (0x1 << APOLLO_NIC_RC_APM_OFFSET)
  #define APOLLO_NIC_RC_AAP_OFFSET                                                                             (0)
  #define APOLLO_NIC_RC_AAP_MASK                                                                               (0x1 << APOLLO_NIC_RC_AAP_OFFSET)

#define APOLLO_NIC_CPUTAG_ADDR                                                                                 (0x710048)
  #define APOLLO_NIC_CPUTAG_CTEN_RX_OFFSET                                                                     (31)
  #define APOLLO_NIC_CPUTAG_CTEN_RX_MASK                                                                       (0x1 << APOLLO_NIC_CPUTAG_CTEN_RX_OFFSET)
  #define APOLLO_NIC_CPUTAG_CT_TSIZE_OFFSET                                                                    (27)
  #define APOLLO_NIC_CPUTAG_CT_TSIZE_MASK                                                                      (0xF << APOLLO_NIC_CPUTAG_CT_TSIZE_OFFSET)
  #define APOLLO_NIC_CPUTAG_CT_RSIZE_3_2_OFFSET                                                                (25)
  #define APOLLO_NIC_CPUTAG_CT_RSIZE_3_2_MASK                                                                  (0x3 << APOLLO_NIC_CPUTAG_CT_RSIZE_3_2_OFFSET)
  #define APOLLO_NIC_CPUTAG_CT_DSLRN_OFFSET                                                                    (24)
  #define APOLLO_NIC_CPUTAG_CT_DSLRN_MASK                                                                      (0x1 << APOLLO_NIC_CPUTAG_CT_DSLRN_OFFSET)
  #define APOLLO_NIC_CPUTAG_CT_NORMK_OFFSET                                                                    (23)
  #define APOLLO_NIC_CPUTAG_CT_NORMK_MASK                                                                      (0x1 << APOLLO_NIC_CPUTAG_CT_NORMK_OFFSET)
  #define APOLLO_NIC_CPUTAG_CT_ASPRI_OFFSET                                                                    (22)
  #define APOLLO_NIC_CPUTAG_CT_ASPRI_MASK                                                                      (0x1 << APOLLO_NIC_CPUTAG_CT_ASPRI_OFFSET)
  #define APOLLO_NIC_CPUTAG_CT_SWITCH_OFFSET                                                                   (18)
  #define APOLLO_NIC_CPUTAG_CT_SWITCH_MASK                                                                     (0xF << APOLLO_NIC_CPUTAG_CT_SWITCH_OFFSET)
  #define APOLLO_NIC_CPUTAG_CT_RSIZE_1_0_OFFSET                                                                (16)
  #define APOLLO_NIC_CPUTAG_CT_RSIZE_1_0_MASK                                                                  (0x3 << APOLLO_NIC_CPUTAG_CT_RSIZE_1_0_OFFSET)
  #define APOLLO_NIC_CPUTAG_CTPM_OFFSET                                                                        (8)
  #define APOLLO_NIC_CPUTAG_CTPM_MASK                                                                          (0xFF << APOLLO_NIC_CPUTAG_CTPM_OFFSET)
  #define APOLLO_NIC_CPUTAG_CTPV_OFFSET                                                                        (0)
  #define APOLLO_NIC_CPUTAG_CTPV_MASK                                                                          (0xFF << APOLLO_NIC_CPUTAG_CTPV_OFFSET)

#define APOLLO_NIC_CONFIG_ADDR                                                                                 (0x71004C)
  #define APOLLO_NIC_CONFIG_RFF_SIZE_SEL_OFFSET                                                                (28)
  #define APOLLO_NIC_CONFIG_RFF_SIZE_SEL_MASK                                                                  (0x3 << APOLLO_NIC_CONFIG_RFF_SIZE_SEL_OFFSET)
  #define APOLLO_NIC_CONFIG_TSO_ID_SEL_OFFSET                                                                  (27)
  #define APOLLO_NIC_CONFIG_TSO_ID_SEL_MASK                                                                    (0x1 << APOLLO_NIC_CONFIG_TSO_ID_SEL_OFFSET)

#define APOLLO_NIC_CPUTAG1_ADDR                                                                                (0x710050)
  #define APOLLO_NIC_CPUTAG1_SPA_DSL_OFFSET                                                                    (4)
  #define APOLLO_NIC_CPUTAG1_SPA_DSL_MASK                                                                      (0x7 << APOLLO_NIC_CPUTAG1_SPA_DSL_OFFSET)
  #define APOLLO_NIC_CPUTAG1_SPA_PON_OFFSET                                                                    (0)
  #define APOLLO_NIC_CPUTAG1_SPA_PON_MASK                                                                      (0x7 << APOLLO_NIC_CPUTAG1_SPA_PON_OFFSET)

#define APOLLO_NIC_MS_ADDR                                                                                     (0x710058)
  #define APOLLO_NIC_MS_FORCE_TRXFCE_OFFSET                                                                    (31)
  #define APOLLO_NIC_MS_FORCE_TRXFCE_MASK                                                                      (0x1 << APOLLO_NIC_MS_FORCE_TRXFCE_OFFSET)
  #define APOLLO_NIC_MS_RXFCE_OFFSET                                                                           (30)
  #define APOLLO_NIC_MS_RXFCE_MASK                                                                             (0x1 << APOLLO_NIC_MS_RXFCE_OFFSET)
  #define APOLLO_NIC_MS_TXFCE_OFFSET                                                                           (29)
  #define APOLLO_NIC_MS_TXFCE_MASK                                                                             (0x1 << APOLLO_NIC_MS_TXFCE_OFFSET)
  #define APOLLO_NIC_MS_SPEED_1000_OFFSET                                                                      (28)
  #define APOLLO_NIC_MS_SPEED_1000_MASK                                                                        (0x1 << APOLLO_NIC_MS_SPEED_1000_OFFSET)
  #define APOLLO_NIC_MS_SPEED_10_OFFSET                                                                        (27)
  #define APOLLO_NIC_MS_SPEED_10_MASK                                                                          (0x1 << APOLLO_NIC_MS_SPEED_10_OFFSET)
  #define APOLLO_NIC_MS_LINKB_OFFSET                                                                           (26)
  #define APOLLO_NIC_MS_LINKB_MASK                                                                             (0x1 << APOLLO_NIC_MS_LINKB_OFFSET)
  #define APOLLO_NIC_MS_TXPF_OFFSET                                                                            (25)
  #define APOLLO_NIC_MS_TXPF_MASK                                                                              (0x1 << APOLLO_NIC_MS_TXPF_OFFSET)
  #define APOLLO_NIC_MS_RXPF_OFFSET                                                                            (24)
  #define APOLLO_NIC_MS_RXPF_MASK                                                                              (0x1 << APOLLO_NIC_MS_RXPF_OFFSET)
  #define APOLLO_NIC_MS_SEL_RGMII_OFFSET                                                                       (23)
  #define APOLLO_NIC_MS_SEL_RGMII_MASK                                                                         (0x1 << APOLLO_NIC_MS_SEL_RGMII_OFFSET)
  #define APOLLO_NIC_MS_FULLDUPREG_OFFSET                                                                      (22)
  #define APOLLO_NIC_MS_FULLDUPREG_MASK                                                                        (0x1 << APOLLO_NIC_MS_FULLDUPREG_OFFSET)
  #define APOLLO_NIC_MS_NWCOMPLETE_OFFSET                                                                      (21)
  #define APOLLO_NIC_MS_NWCOMPLETE_MASK                                                                        (0x1 << APOLLO_NIC_MS_NWCOMPLETE_OFFSET)
  #define APOLLO_NIC_MS_SEL_MII_OFFSET                                                                         (20)
  #define APOLLO_NIC_MS_SEL_MII_MASK                                                                           (0x1 << APOLLO_NIC_MS_SEL_MII_OFFSET)
  #define APOLLO_NIC_MS_FORCEDFULLDUP_OFFSET                                                                   (19)
  #define APOLLO_NIC_MS_FORCEDFULLDUP_MASK                                                                     (0x1 << APOLLO_NIC_MS_FORCEDFULLDUP_OFFSET)
  #define APOLLO_NIC_MS_FORCELINK_OFFSET                                                                       (18)
  #define APOLLO_NIC_MS_FORCELINK_MASK                                                                         (0x1 << APOLLO_NIC_MS_FORCELINK_OFFSET)
  #define APOLLO_NIC_MS_FORCE_SPD_OFFSET                                                                       (16)
  #define APOLLO_NIC_MS_FORCE_SPD_MASK                                                                         (0x3 << APOLLO_NIC_MS_FORCE_SPD_OFFSET)
  #define APOLLO_NIC_MS_SEL_PHYIF_0_OFFSET                                                                     (15)
  #define APOLLO_NIC_MS_SEL_PHYIF_0_MASK                                                                       (0x1 << APOLLO_NIC_MS_SEL_PHYIF_0_OFFSET)
  #define APOLLO_NIC_MS_PHY_MODE_OFFSET                                                                        (13)
  #define APOLLO_NIC_MS_PHY_MODE_MASK                                                                          (0x1 << APOLLO_NIC_MS_PHY_MODE_OFFSET)
  #define APOLLO_NIC_MS_RGMII_RX_STS_OFFSET                                                                    (12)
  #define APOLLO_NIC_MS_RGMII_RX_STS_MASK                                                                      (0x1 << APOLLO_NIC_MS_RGMII_RX_STS_OFFSET)
  #define APOLLO_NIC_MS_RGMII_TX_STS_OFFSET                                                                    (11)
  #define APOLLO_NIC_MS_RGMII_TX_STS_MASK                                                                      (0x1 << APOLLO_NIC_MS_RGMII_TX_STS_OFFSET)
  #define APOLLO_NIC_MS_FORCE_SPD_MODE_OFFSET                                                                  (10)
  #define APOLLO_NIC_MS_FORCE_SPD_MODE_MASK                                                                    (0x1 << APOLLO_NIC_MS_FORCE_SPD_MODE_OFFSET)

#define APOLLO_NIC_MIIA_ADDR                                                                                   (0x71005C)
  #define APOLLO_NIC_MIIA_FLAG_OFFSET                                                                          (31)
  #define APOLLO_NIC_MIIA_FLAG_MASK                                                                            (0x1 << APOLLO_NIC_MIIA_FLAG_OFFSET)
  #define APOLLO_NIC_MIIA_PHY_ADDR_OFFSET                                                                      (26)
  #define APOLLO_NIC_MIIA_PHY_ADDR_MASK                                                                        (0x1F << APOLLO_NIC_MIIA_PHY_ADDR_OFFSET)
  #define APOLLO_NIC_MIIA_DIS_AUTO_POLLING_OFFSET                                                              (22)
  #define APOLLO_NIC_MIIA_DIS_AUTO_POLLING_MASK                                                                (0x1 << APOLLO_NIC_MIIA_DIS_AUTO_POLLING_OFFSET)
  #define APOLLO_NIC_MIIA_POLLING_EEE_OFFSET                                                                   (21)
  #define APOLLO_NIC_MIIA_POLLING_EEE_MASK                                                                     (0x1 << APOLLO_NIC_MIIA_POLLING_EEE_OFFSET)
  #define APOLLO_NIC_MIIA_REG_ADDR_4_0_OFFSET                                                                  (16)
  #define APOLLO_NIC_MIIA_REG_ADDR_4_0_MASK                                                                    (0x1F << APOLLO_NIC_MIIA_REG_ADDR_4_0_OFFSET)
  #define APOLLO_NIC_MIIA_DATA_15_0_OFFSET                                                                     (0)
  #define APOLLO_NIC_MIIA_DATA_15_0_MASK                                                                       (0xFFFF << APOLLO_NIC_MIIA_DATA_15_0_OFFSET)

#define APOLLO_NIC_SWINT_ADDR                                                                                  (0x710060)
  #define APOLLO_NIC_SWINT_SWINT_OFFSET                                                                        (0)
  #define APOLLO_NIC_SWINT_SWINT_MASK                                                                          (0x1 << APOLLO_NIC_SWINT_SWINT_OFFSET)

#define APOLLO_NIC_VLAN_ADDR                                                                                   (0x710064)
  #define APOLLO_NIC_VLAN_STAG_PID_OFFSET                                                                      (16)
  #define APOLLO_NIC_VLAN_STAG_PID_MASK                                                                        (0xFFFF << APOLLO_NIC_VLAN_STAG_PID_OFFSET)
  #define APOLLO_NIC_VLAN_TDSC_VLAN_TYPE_OFFSET                                                                (15)
  #define APOLLO_NIC_VLAN_TDSC_VLAN_TYPE_MASK                                                                  (0x1 << APOLLO_NIC_VLAN_TDSC_VLAN_TYPE_OFFSET)

#define APOLLO_NIC_LED_CR_ADDR                                                                                 (0x710070)
  #define APOLLO_NIC_LED_CR_EEE_EN_LED_OFFSET                                                                  (19)
  #define APOLLO_NIC_LED_CR_EEE_EN_LED_MASK                                                                    (0x1 << APOLLO_NIC_LED_CR_EEE_EN_LED_OFFSET)
  #define APOLLO_NIC_LED_CR_CUSTOM_LED_OFFSET                                                                  (18)
  #define APOLLO_NIC_LED_CR_CUSTOM_LED_MASK                                                                    (0x1 << APOLLO_NIC_LED_CR_CUSTOM_LED_OFFSET)
  #define APOLLO_NIC_LED_CR_LED_SEL_OFFSET                                                                     (16)
  #define APOLLO_NIC_LED_CR_LED_SEL_MASK                                                                       (0x3 << APOLLO_NIC_LED_CR_LED_SEL_OFFSET)
  #define APOLLO_NIC_LED_CR_LED_SEL3_OFFSET                                                                    (12)
  #define APOLLO_NIC_LED_CR_LED_SEL3_MASK                                                                      (0xF << APOLLO_NIC_LED_CR_LED_SEL3_OFFSET)
  #define APOLLO_NIC_LED_CR_LED_SEL2_OFFSET                                                                    (8)
  #define APOLLO_NIC_LED_CR_LED_SEL2_MASK                                                                      (0xF << APOLLO_NIC_LED_CR_LED_SEL2_OFFSET)
  #define APOLLO_NIC_LED_CR_LED_SEL1_OFFSET                                                                    (4)
  #define APOLLO_NIC_LED_CR_LED_SEL1_MASK                                                                      (0xF << APOLLO_NIC_LED_CR_LED_SEL1_OFFSET)
  #define APOLLO_NIC_LED_CR_LED_SEL0_OFFSET                                                                    (0)
  #define APOLLO_NIC_LED_CR_LED_SEL0_MASK                                                                      (0xF << APOLLO_NIC_LED_CR_LED_SEL0_OFFSET)

#define APOLLO_NIC_TXFPD1_ADDR                                                                                 (0x720000)
  #define APOLLO_NIC_TXFPD1_TXFDP1_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXFPD1_TXFDP1_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_TXFPD1_TXFDP1_OFFSET)

#define APOLLO_NIC_TXCDO1_ADDR                                                                                 (0x720004)
  #define APOLLO_NIC_TXCDO1_TXCDO1_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXCDO1_TXCDO1_MASK                                                                        (0xFFF << APOLLO_NIC_TXCDO1_TXCDO1_OFFSET)

#define APOLLO_NIC_TXFDP2_ADDR                                                                                 (0x720010)
  #define APOLLO_NIC_TXFDP2_TXFDP2_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXFDP2_TXFDP2_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_TXFDP2_TXFDP2_OFFSET)

#define APOLLO_NIC_TXCDO2_ADDR                                                                                 (0x720014)
  #define APOLLO_NIC_TXCDO2_TXCDO2_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXCDO2_TXCDO2_MASK                                                                        (0xFFF << APOLLO_NIC_TXCDO2_TXCDO2_OFFSET)

#define APOLLO_NIC_TXFDP3_ADDR                                                                                 (0x720020)
  #define APOLLO_NIC_TXFDP3_TXFDP3_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXFDP3_TXFDP3_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_TXFDP3_TXFDP3_OFFSET)

#define APOLLO_NIC_TXCDO3_ADDR                                                                                 (0x720024)
  #define APOLLO_NIC_TXCDO3_TXCDO3_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXCDO3_TXCDO3_MASK                                                                        (0xFFF << APOLLO_NIC_TXCDO3_TXCDO3_OFFSET)

#define APOLLO_NIC_TXFDP4_ADDR                                                                                 (0x720030)
  #define APOLLO_NIC_TXFDP4_TXFDP4_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXFDP4_TXFDP4_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_TXFDP4_TXFDP4_OFFSET)

#define APOLLO_NIC_TXCDO4_ADDR                                                                                 (0x720034)
  #define APOLLO_NIC_TXCDO4_TXCDO4_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXCDO4_TXCDO4_MASK                                                                        (0xFFF << APOLLO_NIC_TXCDO4_TXCDO4_OFFSET)

#define APOLLO_NIC_TXFDP5_ADDR                                                                                 (0x720040)
  #define APOLLO_NIC_TXFDP5_TXFDP5_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXFDP5_TXFDP5_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_TXFDP5_TXFDP5_OFFSET)

#define APOLLO_NIC_TXCDO5_ADDR                                                                                 (0x720044)
  #define APOLLO_NIC_TXCDO5_TXCDO5_OFFSET                                                                      (0)
  #define APOLLO_NIC_TXCDO5_TXCDO5_MASK                                                                        (0xFFF << APOLLO_NIC_TXCDO5_TXCDO5_OFFSET)

#define APOLLO_NIC_RRING_ROUTING1_ADDR                                                                         (0x720070)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_7_ROUTE_OFFSET                                                         (28)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_7_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING1_PRI_7_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_6_ROUTE_OFFSET                                                         (24)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_6_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING1_PRI_6_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_5_ROUTE_OFFSET                                                         (20)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_5_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING1_PRI_5_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_4_ROUTE_OFFSET                                                         (16)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_4_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING1_PRI_4_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_3_ROUTE_OFFSET                                                         (12)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_3_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING1_PRI_3_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_2_ROUTE_OFFSET                                                         (8)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_2_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING1_PRI_2_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_1_ROUTE_OFFSET                                                         (4)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_1_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING1_PRI_1_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_0_ROUTE_OFFSET                                                         (0)
  #define APOLLO_NIC_RRING_ROUTING1_PRI_0_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING1_PRI_0_ROUTE_OFFSET)

#define APOLLO_NIC_RRING_ROUTING2_ADDR                                                                         (0x720074)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_7_ROUTE_OFFSET                                                         (28)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_7_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING2_PRI_7_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_6_ROUTE_OFFSET                                                         (24)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_6_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING2_PRI_6_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_5_ROUTE_OFFSET                                                         (20)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_5_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING2_PRI_5_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_4_ROUTE_OFFSET                                                         (16)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_4_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING2_PRI_4_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_3_ROUTE_OFFSET                                                         (12)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_3_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING2_PRI_3_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_2_ROUTE_OFFSET                                                         (8)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_2_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING2_PRI_2_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_1_ROUTE_OFFSET                                                         (4)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_1_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING2_PRI_1_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_0_ROUTE_OFFSET                                                         (0)
  #define APOLLO_NIC_RRING_ROUTING2_PRI_0_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING2_PRI_0_ROUTE_OFFSET)

#define APOLLO_NIC_RRING_ROUTING3_ADDR                                                                         (0x720078)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_7_ROUTE_OFFSET                                                         (28)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_7_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING3_PRI_7_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_6_ROUTE_OFFSET                                                         (24)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_6_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING3_PRI_6_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_5_ROUTE_OFFSET                                                         (20)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_5_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING3_PRI_5_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_4_ROUTE_OFFSET                                                         (16)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_4_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING3_PRI_4_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_3_ROUTE_OFFSET                                                         (12)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_3_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING3_PRI_3_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_2_ROUTE_OFFSET                                                         (8)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_2_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING3_PRI_2_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_1_ROUTE_OFFSET                                                         (4)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_1_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING3_PRI_1_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_0_ROUTE_OFFSET                                                         (0)
  #define APOLLO_NIC_RRING_ROUTING3_PRI_0_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING3_PRI_0_ROUTE_OFFSET)

#define APOLLO_NIC_RRING_ROUTING4_ADDR                                                                         (0x72007C)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_7_ROUTE_OFFSET                                                         (28)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_7_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING4_PRI_7_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_6_ROUTE_OFFSET                                                         (24)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_6_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING4_PRI_6_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_5_ROUTE_OFFSET                                                         (20)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_5_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING4_PRI_5_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_4_ROUTE_OFFSET                                                         (16)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_4_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING4_PRI_4_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_3_ROUTE_OFFSET                                                         (12)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_3_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING4_PRI_3_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_2_ROUTE_OFFSET                                                         (8)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_2_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING4_PRI_2_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_1_ROUTE_OFFSET                                                         (4)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_1_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING4_PRI_1_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_0_ROUTE_OFFSET                                                         (0)
  #define APOLLO_NIC_RRING_ROUTING4_PRI_0_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING4_PRI_0_ROUTE_OFFSET)

#define APOLLO_NIC_RRING_ROUTING5_ADDR                                                                         (0x720080)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_7_ROUTE_OFFSET                                                         (28)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_7_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING5_PRI_7_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_6_ROUTE_OFFSET                                                         (24)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_6_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING5_PRI_6_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_5_ROUTE_OFFSET                                                         (20)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_5_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING5_PRI_5_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_4_ROUTE_OFFSET                                                         (16)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_4_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING5_PRI_4_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_3_ROUTE_OFFSET                                                         (12)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_3_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING5_PRI_3_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_2_ROUTE_OFFSET                                                         (8)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_2_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING5_PRI_2_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_1_ROUTE_OFFSET                                                         (4)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_1_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING5_PRI_1_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_0_ROUTE_OFFSET                                                         (0)
  #define APOLLO_NIC_RRING_ROUTING5_PRI_0_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING5_PRI_0_ROUTE_OFFSET)

#define APOLLO_NIC_RRING_ROUTING6_ADDR                                                                         (0x720084)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_7_ROUTE_OFFSET                                                         (28)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_7_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING6_PRI_7_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_6_ROUTE_OFFSET                                                         (24)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_6_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING6_PRI_6_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_5_ROUTE_OFFSET                                                         (20)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_5_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING6_PRI_5_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_4_ROUTE_OFFSET                                                         (16)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_4_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING6_PRI_4_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_3_ROUTE_OFFSET                                                         (12)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_3_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING6_PRI_3_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_2_ROUTE_OFFSET                                                         (8)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_2_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING6_PRI_2_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_1_ROUTE_OFFSET                                                         (4)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_1_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING6_PRI_1_ROUTE_OFFSET)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_0_ROUTE_OFFSET                                                         (0)
  #define APOLLO_NIC_RRING_ROUTING6_PRI_0_ROUTE_MASK                                                           (0x7 << APOLLO_NIC_RRING_ROUTING6_PRI_0_ROUTE_OFFSET)

#define APOLLO_NIC_RXFDP2_ADDR                                                                                 (0x720090)
  #define APOLLO_NIC_RXFDP2_RXFDP_OFFSET                                                                       (0)
  #define APOLLO_NIC_RXFDP2_RXFDP_MASK                                                                         (0xFFFFFFFF << APOLLO_NIC_RXFDP2_RXFDP_OFFSET)

#define APOLLO_NIC_RXCDORINGRS2_ADDR                                                                           (0x720094)
  #define APOLLO_NIC_RXCDORINGRS2_RXRINGSIZE_OFFSET                                                            (16)
  #define APOLLO_NIC_RXCDORINGRS2_RXRINGSIZE_MASK                                                              (0xFFF << APOLLO_NIC_RXCDORINGRS2_RXRINGSIZE_OFFSET)
  #define APOLLO_NIC_RXCDORINGRS2_RXCDO_OFFSET                                                                 (0)
  #define APOLLO_NIC_RXCDORINGRS2_RXCDO_MASK                                                                   (0xFFF << APOLLO_NIC_RXCDORINGRS2_RXCDO_OFFSET)

#define APOLLO_NIC_RX_CPU_DESN2_ADDR                                                                           (0x720098)
  #define APOLLO_NIC_RX_CPU_DESN2_CPU_DES_NUM_OFFSET                                                           (0)
  #define APOLLO_NIC_RX_CPU_DESN2_CPU_DES_NUM_MASK                                                             (0xFFF << APOLLO_NIC_RX_CPU_DESN2_CPU_DES_NUM_OFFSET)

#define APOLLO_NIC_RX_DES_THRES2_ADDR                                                                          (0x72009C)
  #define APOLLO_NIC_RX_DES_THRES2_DES_ON_TH_OFFSET                                                            (16)
  #define APOLLO_NIC_RX_DES_THRES2_DES_ON_TH_MASK                                                              (0xFFF << APOLLO_NIC_RX_DES_THRES2_DES_ON_TH_OFFSET)
  #define APOLLO_NIC_RX_DES_THRES2_DES_OFF_TH_OFFSET                                                           (0)
  #define APOLLO_NIC_RX_DES_THRES2_DES_OFF_TH_MASK                                                             (0xFFF << APOLLO_NIC_RX_DES_THRES2_DES_OFF_TH_OFFSET)

#define APOLLO_NIC_RXFDP3_ADDR                                                                                 (0x7200A0)
  #define APOLLO_NIC_RXFDP3_RXFDP_OFFSET                                                                       (0)
  #define APOLLO_NIC_RXFDP3_RXFDP_MASK                                                                         (0xFFFFFFFF << APOLLO_NIC_RXFDP3_RXFDP_OFFSET)

#define APOLLO_NIC_RXCDORINGRS3_ADDR                                                                           (0x7200A4)
  #define APOLLO_NIC_RXCDORINGRS3_RXRINGSIZE_OFFSET                                                            (16)
  #define APOLLO_NIC_RXCDORINGRS3_RXRINGSIZE_MASK                                                              (0xFFF << APOLLO_NIC_RXCDORINGRS3_RXRINGSIZE_OFFSET)
  #define APOLLO_NIC_RXCDORINGRS3_RXCDO_OFFSET                                                                 (0)
  #define APOLLO_NIC_RXCDORINGRS3_RXCDO_MASK                                                                   (0xFFF << APOLLO_NIC_RXCDORINGRS3_RXCDO_OFFSET)

#define APOLLO_NIC_RX_CPU_DESN3_ADDR                                                                           (0x7200A8)
  #define APOLLO_NIC_RX_CPU_DESN3_CPU_DES_NO_OFFSET                                                            (0)
  #define APOLLO_NIC_RX_CPU_DESN3_CPU_DES_NO_MASK                                                              (0xFFF << APOLLO_NIC_RX_CPU_DESN3_CPU_DES_NO_OFFSET)

#define APOLLO_NIC_RX_DES_THRES3_ADDR                                                                          (0x7200AC)
  #define APOLLO_NIC_RX_DES_THRES3_DES_ON_TH_OFFSET                                                            (16)
  #define APOLLO_NIC_RX_DES_THRES3_DES_ON_TH_MASK                                                              (0xFFF << APOLLO_NIC_RX_DES_THRES3_DES_ON_TH_OFFSET)
  #define APOLLO_NIC_RX_DES_THRES3_DES_OFF_TH_OFFSET                                                           (0)
  #define APOLLO_NIC_RX_DES_THRES3_DES_OFF_TH_MASK                                                             (0xFFF << APOLLO_NIC_RX_DES_THRES3_DES_OFF_TH_OFFSET)

#define APOLLO_NIC_RXFDP4_ADDR                                                                                 (0x7200B0)
  #define APOLLO_NIC_RXFDP4_RXFDP4_OFFSET                                                                      (0)
  #define APOLLO_NIC_RXFDP4_RXFDP4_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_RXFDP4_RXFDP4_OFFSET)

#define APOLLO_NIC_RXCDORINGRS4_ADDR                                                                           (0x7200B4)
  #define APOLLO_NIC_RXCDORINGRS4_RXRINGSIZE_OFFSET                                                            (16)
  #define APOLLO_NIC_RXCDORINGRS4_RXRINGSIZE_MASK                                                              (0xFFF << APOLLO_NIC_RXCDORINGRS4_RXRINGSIZE_OFFSET)
  #define APOLLO_NIC_RXCDORINGRS4_RXCDO_OFFSET                                                                 (0)
  #define APOLLO_NIC_RXCDORINGRS4_RXCDO_MASK                                                                   (0xFFF << APOLLO_NIC_RXCDORINGRS4_RXCDO_OFFSET)

#define APOLLO_NIC_RX_CPU_DESN4_ADDR                                                                           (0x7200B8)
  #define APOLLO_NIC_RX_CPU_DESN4_CPU_DES_NO_OFFSET                                                            (0)
  #define APOLLO_NIC_RX_CPU_DESN4_CPU_DES_NO_MASK                                                              (0xFFF << APOLLO_NIC_RX_CPU_DESN4_CPU_DES_NO_OFFSET)

#define APOLLO_NIC_RX_DES_THRES4_ADDR                                                                          (0x7200BC)
  #define APOLLO_NIC_RX_DES_THRES4_DES_ON_TH_OFFSET                                                            (16)
  #define APOLLO_NIC_RX_DES_THRES4_DES_ON_TH_MASK                                                              (0xFFF << APOLLO_NIC_RX_DES_THRES4_DES_ON_TH_OFFSET)
  #define APOLLO_NIC_RX_DES_THRES4_DES_OFF_TH_OFFSET                                                           (0)
  #define APOLLO_NIC_RX_DES_THRES4_DES_OFF_TH_MASK                                                             (0xFFF << APOLLO_NIC_RX_DES_THRES4_DES_OFF_TH_OFFSET)

#define APOLLO_NIC_RXFDP5_ADDR                                                                                 (0x7200C0)
  #define APOLLO_NIC_RXFDP5_RXFDP5_OFFSET                                                                      (0)
  #define APOLLO_NIC_RXFDP5_RXFDP5_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_RXFDP5_RXFDP5_OFFSET)

#define APOLLO_NIC_RXCDORINGRS5_ADDR                                                                           (0x7200C4)
  #define APOLLO_NIC_RXCDORINGRS5_RXRINGSIZE_OFFSET                                                            (16)
  #define APOLLO_NIC_RXCDORINGRS5_RXRINGSIZE_MASK                                                              (0xFFF << APOLLO_NIC_RXCDORINGRS5_RXRINGSIZE_OFFSET)
  #define APOLLO_NIC_RXCDORINGRS5_RXCDO_OFFSET                                                                 (0)
  #define APOLLO_NIC_RXCDORINGRS5_RXCDO_MASK                                                                   (0xFFF << APOLLO_NIC_RXCDORINGRS5_RXCDO_OFFSET)

#define APOLLO_NIC_RX_CPU_DESN5_ADDR                                                                           (0x7200C8)
  #define APOLLO_NIC_RX_CPU_DESN5_CPU_DES_NO_OFFSET                                                            (0)
  #define APOLLO_NIC_RX_CPU_DESN5_CPU_DES_NO_MASK                                                              (0xFFF << APOLLO_NIC_RX_CPU_DESN5_CPU_DES_NO_OFFSET)

#define APOLLO_NIC_RX_DES_THRES5_ADDR                                                                          (0x7200CC)
  #define APOLLO_NIC_RX_DES_THRES5_DES_ON_TH_OFFSET                                                            (16)
  #define APOLLO_NIC_RX_DES_THRES5_DES_ON_TH_MASK                                                              (0xFFF << APOLLO_NIC_RX_DES_THRES5_DES_ON_TH_OFFSET)
  #define APOLLO_NIC_RX_DES_THRES5_DES_OFF_TH_OFFSET                                                           (0)
  #define APOLLO_NIC_RX_DES_THRES5_DES_OFF_TH_MASK                                                             (0xFFF << APOLLO_NIC_RX_DES_THRES5_DES_OFF_TH_OFFSET)

#define APOLLO_NIC_RXFDP6_ADDR                                                                                 (0x7200D0)
  #define APOLLO_NIC_RXFDP6_RXFDP6_OFFSET                                                                      (0)
  #define APOLLO_NIC_RXFDP6_RXFDP6_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_RXFDP6_RXFDP6_OFFSET)

#define APOLLO_NIC_RXCDORINGRS6_ADDR                                                                           (0x7200D4)
  #define APOLLO_NIC_RXCDORINGRS6_RXRINGSIZE_OFFSET                                                            (16)
  #define APOLLO_NIC_RXCDORINGRS6_RXRINGSIZE_MASK                                                              (0xFFF << APOLLO_NIC_RXCDORINGRS6_RXRINGSIZE_OFFSET)
  #define APOLLO_NIC_RXCDORINGRS6_RXCDO_OFFSET                                                                 (0)
  #define APOLLO_NIC_RXCDORINGRS6_RXCDO_MASK                                                                   (0xFFF << APOLLO_NIC_RXCDORINGRS6_RXCDO_OFFSET)

#define APOLLO_NIC_RX_CPU_DESN6_ADDR                                                                           (0x7200D8)
  #define APOLLO_NIC_RX_CPU_DESN6_CPU_DES_NO_OFFSET                                                            (0)
  #define APOLLO_NIC_RX_CPU_DESN6_CPU_DES_NO_MASK                                                              (0xFFF << APOLLO_NIC_RX_CPU_DESN6_CPU_DES_NO_OFFSET)

#define APOLLO_NIC_RX_DES_THRES6_ADDR                                                                          (0x7200DC)
  #define APOLLO_NIC_RX_DES_THRES6_DES_ON_TH_OFFSET                                                            (16)
  #define APOLLO_NIC_RX_DES_THRES6_DES_ON_TH_MASK                                                              (0xFFF << APOLLO_NIC_RX_DES_THRES6_DES_ON_TH_OFFSET)
  #define APOLLO_NIC_RX_DES_THRES6_DES_OFF_TH_OFFSET                                                           (0)
  #define APOLLO_NIC_RX_DES_THRES6_DES_OFF_TH_MASK                                                             (0xFFF << APOLLO_NIC_RX_DES_THRES6_DES_OFF_TH_OFFSET)

#define APOLLO_NIC_RXFDP1_ADDR                                                                                 (0x7200F0)
  #define APOLLO_NIC_RXFDP1_RXFDP1_OFFSET                                                                      (0)
  #define APOLLO_NIC_RXFDP1_RXFDP1_MASK                                                                        (0xFFFFFFFF << APOLLO_NIC_RXFDP1_RXFDP1_OFFSET)

#define APOLLO_NIC_RXCDORINGRS1_ADDR                                                                           (0x7200F4)
  #define APOLLO_NIC_RXCDORINGRS1_RXRINGSIZE_OFFSET                                                            (16)
  #define APOLLO_NIC_RXCDORINGRS1_RXRINGSIZE_MASK                                                              (0xFFF << APOLLO_NIC_RXCDORINGRS1_RXRINGSIZE_OFFSET)
  #define APOLLO_NIC_RXCDORINGRS1_RXCDO_OFFSET                                                                 (0)
  #define APOLLO_NIC_RXCDORINGRS1_RXCDO_MASK                                                                   (0xFFF << APOLLO_NIC_RXCDORINGRS1_RXCDO_OFFSET)

#define APOLLO_NIC_SMSA_ADDR                                                                                   (0x7200FC)
  #define APOLLO_NIC_SMSA_SMSA_OFFSET                                                                          (0)
  #define APOLLO_NIC_SMSA_SMSA_MASK                                                                            (0xFFFFFFFF << APOLLO_NIC_SMSA_SMSA_OFFSET)

#define APOLLO_NIC_PROBE_SELECT_ADDR                                                                           (0x720100)
  #define APOLLO_NIC_PROBE_SELECT_PROB_SEL_OFFSET                                                              (24)
  #define APOLLO_NIC_PROBE_SELECT_PROB_SEL_MASK                                                                (0x3 << APOLLO_NIC_PROBE_SELECT_PROB_SEL_OFFSET)

#define APOLLO_NIC_DIAGNOSE1_ADDR                                                                              (0x720104)
  #define APOLLO_NIC_DIAGNOSE1_RXMRING_OFFSET                                                                  (3)
  #define APOLLO_NIC_DIAGNOSE1_RXMRING_MASK                                                                    (0x7 << APOLLO_NIC_DIAGNOSE1_RXMRING_OFFSET)
  #define APOLLO_NIC_DIAGNOSE1_LSO_STS_OFFSET                                                                  (0)
  #define APOLLO_NIC_DIAGNOSE1_LSO_STS_MASK                                                                    (0x7 << APOLLO_NIC_DIAGNOSE1_LSO_STS_OFFSET)

#define APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_ADDR                                                                   (0x72010C)
  #define APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_SET_D_TXC_OFFSET                                                     (9)
  #define APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_SET_D_TXC_MASK                                                       (0x1 << APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_SET_D_TXC_OFFSET)
  #define APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_TXC_OUT_PH_SEL_OFFSET                                                (4)
  #define APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_TXC_OUT_PH_SEL_MASK                                                  (0x1F << APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_TXC_OUT_PH_SEL_OFFSET)
  #define APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_RX_TH_OFF_1_OFFSET                                                   (0)
  #define APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_RX_TH_OFF_1_MASK                                                     (0xF << APOLLO_NIC_RX_PSE1_TXC_OUT_SEL1_RX_TH_OFF_1_OFFSET)

#define APOLLO_NIC_ETNRXCPU1_ADDR                                                                              (0x720110)
  #define APOLLO_NIC_ETNRXCPU1_CPU_DES_NUM_7_0_OFFSET                                                          (30)
  #define APOLLO_NIC_ETNRXCPU1_CPU_DES_NUM_7_0_MASK                                                            (0x3 << APOLLO_NIC_ETNRXCPU1_CPU_DES_NUM_7_0_OFFSET)
  #define APOLLO_NIC_ETNRXCPU1_DES_ON_TH_7_0_OFFSET                                                            (29)
  #define APOLLO_NIC_ETNRXCPU1_DES_ON_TH_7_0_MASK                                                              (0x1 << APOLLO_NIC_ETNRXCPU1_DES_ON_TH_7_0_OFFSET)
  #define APOLLO_NIC_ETNRXCPU1_DES_OFF_TH_OFFSET                                                               (24)
  #define APOLLO_NIC_ETNRXCPU1_DES_OFF_TH_MASK                                                                 (0x1F << APOLLO_NIC_ETNRXCPU1_DES_OFF_TH_OFFSET)

#define APOLLO_NIC_ETN_IO_CMD_ADDR                                                                             (0x720114)
  #define APOLLO_NIC_ETN_IO_CMD_MAX_DMA_SEL_0_OFFSET                                                           (31)
  #define APOLLO_NIC_ETN_IO_CMD_MAX_DMA_SEL_0_MASK                                                             (0x1 << APOLLO_NIC_ETN_IO_CMD_MAX_DMA_SEL_0_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_SHORT_DES_FMT_OFFSET                                                           (30)
  #define APOLLO_NIC_ETN_IO_CMD_SHORT_DES_FMT_MASK                                                             (0x1 << APOLLO_NIC_ETN_IO_CMD_SHORT_DES_FMT_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_MAX_DMA_SEL_1_OFFSET                                                           (29)
  #define APOLLO_NIC_ETN_IO_CMD_MAX_DMA_SEL_1_MASK                                                             (0x1 << APOLLO_NIC_ETN_IO_CMD_MAX_DMA_SEL_1_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_EN_EARLY_TX_OFFSET                                                             (28)
  #define APOLLO_NIC_ETN_IO_CMD_EN_EARLY_TX_MASK                                                               (0x1 << APOLLO_NIC_ETN_IO_CMD_EN_EARLY_TX_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TX_PKT_TMR_OFFSET                                                              (24)
  #define APOLLO_NIC_ETN_IO_CMD_TX_PKT_TMR_MASK                                                                (0xF << APOLLO_NIC_ETN_IO_CMD_TX_PKT_TMR_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TX_INT_MITIG_3_OFFSET                                                          (23)
  #define APOLLO_NIC_ETN_IO_CMD_TX_INT_MITIG_3_MASK                                                            (0x1 << APOLLO_NIC_ETN_IO_CMD_TX_INT_MITIG_3_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_RX_PKT_TMR_3_OFFSET                                                            (22)
  #define APOLLO_NIC_ETN_IO_CMD_RX_PKT_TMR_3_MASK                                                              (0x1 << APOLLO_NIC_ETN_IO_CMD_RX_PKT_TMR_3_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_RX_INT_MITIG_3_OFFSET                                                          (21)
  #define APOLLO_NIC_ETN_IO_CMD_RX_INT_MITIG_3_MASK                                                            (0x1 << APOLLO_NIC_ETN_IO_CMD_RX_INT_MITIG_3_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TSH_OFFSET                                                                     (19)
  #define APOLLO_NIC_ETN_IO_CMD_TSH_MASK                                                                       (0x3 << APOLLO_NIC_ETN_IO_CMD_TSH_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TX_INT_MITIG_2_0_OFFSET                                                        (16)
  #define APOLLO_NIC_ETN_IO_CMD_TX_INT_MITIG_2_0_MASK                                                          (0x7 << APOLLO_NIC_ETN_IO_CMD_TX_INT_MITIG_2_0_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_RX_PKT_TMR_2_0_OFFSET                                                          (13)
  #define APOLLO_NIC_ETN_IO_CMD_RX_PKT_TMR_2_0_MASK                                                            (0x7 << APOLLO_NIC_ETN_IO_CMD_RX_PKT_TMR_2_0_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_RXFTH_OFFSET                                                                   (11)
  #define APOLLO_NIC_ETN_IO_CMD_RXFTH_MASK                                                                     (0x3 << APOLLO_NIC_ETN_IO_CMD_RXFTH_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_RX_INT_MITIG_2_0_OFFSET                                                        (8)
  #define APOLLO_NIC_ETN_IO_CMD_RX_INT_MITIG_2_0_MASK                                                          (0x7 << APOLLO_NIC_ETN_IO_CMD_RX_INT_MITIG_2_0_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_REG_INI_TMR_SEL_OFFSET                                                         (6)
  #define APOLLO_NIC_ETN_IO_CMD_REG_INI_TMR_SEL_MASK                                                           (0x3 << APOLLO_NIC_ETN_IO_CMD_REG_INI_TMR_SEL_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_RE_OFFSET                                                                      (5)
  #define APOLLO_NIC_ETN_IO_CMD_RE_MASK                                                                        (0x1 << APOLLO_NIC_ETN_IO_CMD_RE_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TE_OFFSET                                                                      (4)
  #define APOLLO_NIC_ETN_IO_CMD_TE_MASK                                                                        (0x1 << APOLLO_NIC_ETN_IO_CMD_TE_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TXFN4_OFFSET                                                                   (3)
  #define APOLLO_NIC_ETN_IO_CMD_TXFN4_MASK                                                                     (0x1 << APOLLO_NIC_ETN_IO_CMD_TXFN4_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TXFN3_OFFSET                                                                   (2)
  #define APOLLO_NIC_ETN_IO_CMD_TXFN3_MASK                                                                     (0x1 << APOLLO_NIC_ETN_IO_CMD_TXFN3_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TXFN2_OFFSET                                                                   (1)
  #define APOLLO_NIC_ETN_IO_CMD_TXFN2_MASK                                                                     (0x1 << APOLLO_NIC_ETN_IO_CMD_TXFN2_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD_TXFN1_OFFSET                                                                   (0)
  #define APOLLO_NIC_ETN_IO_CMD_TXFN1_MASK                                                                     (0x1 << APOLLO_NIC_ETN_IO_CMD_TXFN1_OFFSET)

#define APOLLO_NIC_ETN_IO_CMD1_ADDR                                                                            (0x720118)
  #define APOLLO_NIC_ETN_IO_CMD1_DSC_FMT_EXTRA_OFFSET                                                          (28)
  #define APOLLO_NIC_ETN_IO_CMD1_DSC_FMT_EXTRA_MASK                                                            (0x7 << APOLLO_NIC_ETN_IO_CMD1_DSC_FMT_EXTRA_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_RXOKINT_MSK_128B_OFFSET                                                       (26)
  #define APOLLO_NIC_ETN_IO_CMD1_RXOKINT_MSK_128B_MASK                                                         (0x1 << APOLLO_NIC_ETN_IO_CMD1_RXOKINT_MSK_128B_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_EN_RX_MRING_OFFSET                                                            (25)
  #define APOLLO_NIC_ETN_IO_CMD1_EN_RX_MRING_MASK                                                              (0x1 << APOLLO_NIC_ETN_IO_CMD1_EN_RX_MRING_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_EN_1GB_OFFSET                                                                 (24)
  #define APOLLO_NIC_ETN_IO_CMD1_EN_1GB_MASK                                                                   (0x1 << APOLLO_NIC_ETN_IO_CMD1_EN_1GB_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING6_OFFSET                                                                (21)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING6_MASK                                                                  (0x1 << APOLLO_NIC_ETN_IO_CMD1_RXRING6_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING5_OFFSET                                                                (20)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING5_MASK                                                                  (0x1 << APOLLO_NIC_ETN_IO_CMD1_RXRING5_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING4_OFFSET                                                                (19)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING4_MASK                                                                  (0x1 << APOLLO_NIC_ETN_IO_CMD1_RXRING4_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING3_OFFSET                                                                (18)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING3_MASK                                                                  (0x1 << APOLLO_NIC_ETN_IO_CMD1_RXRING3_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING2_OFFSET                                                                (17)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING2_MASK                                                                  (0x1 << APOLLO_NIC_ETN_IO_CMD1_RXRING2_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING1_OFFSET                                                                (16)
  #define APOLLO_NIC_ETN_IO_CMD1_RXRING1_MASK                                                                  (0x1 << APOLLO_NIC_ETN_IO_CMD1_RXRING1_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_TX_FN5_OFFSET                                                                 (8)
  #define APOLLO_NIC_ETN_IO_CMD1_TX_FN5_MASK                                                                   (0x1 << APOLLO_NIC_ETN_IO_CMD1_TX_FN5_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ5_H_OFFSET                                                                 (4)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ5_H_MASK                                                                   (0x1 << APOLLO_NIC_ETN_IO_CMD1_TXQ5_H_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ4_H_OFFSET                                                                 (3)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ4_H_MASK                                                                   (0x1 << APOLLO_NIC_ETN_IO_CMD1_TXQ4_H_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ3_H_OFFSET                                                                 (2)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ3_H_MASK                                                                   (0x1 << APOLLO_NIC_ETN_IO_CMD1_TXQ3_H_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ2_H_OFFSET                                                                 (1)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ2_H_MASK                                                                   (0x1 << APOLLO_NIC_ETN_IO_CMD1_TXQ2_H_OFFSET)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ1_H_OFFSET                                                                 (0)
  #define APOLLO_NIC_ETN_IO_CMD1_TXQ1_H_MASK                                                                   (0x1 << APOLLO_NIC_ETN_IO_CMD1_TXQ1_H_OFFSET)

#define APOLLO_NIC_WOL_ADDR                                                                                    (0x72011C)
  #define APOLLO_NIC_WOL_WOL_PME_OFFSET                                                                        (2)
  #define APOLLO_NIC_WOL_WOL_PME_MASK                                                                          (0x1 << APOLLO_NIC_WOL_WOL_PME_OFFSET)
  #define APOLLO_NIC_WOL_WOL_STS_OFFSET                                                                        (1)
  #define APOLLO_NIC_WOL_WOL_STS_MASK                                                                          (0x1 << APOLLO_NIC_WOL_WOL_STS_OFFSET)
  #define APOLLO_NIC_WOL_WOL_CMD_OFFSET                                                                        (0)
  #define APOLLO_NIC_WOL_WOL_CMD_MASK                                                                          (0x1 << APOLLO_NIC_WOL_WOL_CMD_OFFSET)

/*
 * Feature: Storm Control (B/M/UM/DLF) 
 */
#define APOLLO_STORM_CTRL_UM_CTRL_ADDR(port)                                                                   (0x1705C + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_STORM_CTRL_UM_CTRL_EN_OFFSET(port)                                                            (port % 0x7)
  #define APOLLO_STORM_CTRL_UM_CTRL_EN_MASK(port)                                                              (0x1 << APOLLO_STORM_CTRL_UM_CTRL_EN_OFFSET(port))

#define APOLLO_STORM_CTRL_UC_CTRL_ADDR(port)                                                                   (0x17060 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_STORM_CTRL_UC_CTRL_EN_OFFSET(port)                                                            (port % 0x7)
  #define APOLLO_STORM_CTRL_UC_CTRL_EN_MASK(port)                                                              (0x1 << APOLLO_STORM_CTRL_UC_CTRL_EN_OFFSET(port))

#define APOLLO_STORM_CTRL_MC_CTRL_ADDR(port)                                                                   (0x17064 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_STORM_CTRL_MC_CTRL_EN_OFFSET(port)                                                            (port % 0x7)
  #define APOLLO_STORM_CTRL_MC_CTRL_EN_MASK(port)                                                              (0x1 << APOLLO_STORM_CTRL_MC_CTRL_EN_OFFSET(port))

#define APOLLO_STORM_CTRL_BC_CTRL_ADDR(port)                                                                   (0x17068 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_STORM_CTRL_BC_CTRL_EN_OFFSET(port)                                                            (port % 0x7)
  #define APOLLO_STORM_CTRL_BC_CTRL_EN_MASK(port)                                                              (0x1 << APOLLO_STORM_CTRL_BC_CTRL_EN_OFFSET(port))

#define APOLLO_STORM_CTRL_UM_METER_IDX_ADDR(port)                                                              (0x1706C + (((port / 6) << 2))) /* port: 0-6 */
  #define APOLLO_STORM_CTRL_UM_METER_IDX_IDX_OFFSET(port)                                                      ((port % 0x6) * 5)
  #define APOLLO_STORM_CTRL_UM_METER_IDX_IDX_MASK(port)                                                        (0x1F << APOLLO_STORM_CTRL_UM_METER_IDX_IDX_OFFSET(port))

#define APOLLO_STORM_CTRL_UC_METER_IDX_ADDR(port)                                                              (0x17074 + (((port / 6) << 2))) /* port: 0-6 */
  #define APOLLO_STORM_CTRL_UC_METER_IDX_IDX_OFFSET(port)                                                      ((port % 0x6) * 5)
  #define APOLLO_STORM_CTRL_UC_METER_IDX_IDX_MASK(port)                                                        (0x1F << APOLLO_STORM_CTRL_UC_METER_IDX_IDX_OFFSET(port))

#define APOLLO_STORM_CTRL_MC_METER_IDX_ADDR(port)                                                              (0x1707C + (((port / 6) << 2))) /* port: 0-6 */
  #define APOLLO_STORM_CTRL_MC_METER_IDX_IDX_OFFSET(port)                                                      ((port % 0x6) * 5)
  #define APOLLO_STORM_CTRL_MC_METER_IDX_IDX_MASK(port)                                                        (0x1F << APOLLO_STORM_CTRL_MC_METER_IDX_IDX_OFFSET(port))

#define APOLLO_STORM_CTRL_BC_METER_IDX_ADDR(port)                                                              (0x17084 + (((port / 6) << 2))) /* port: 0-6 */
  #define APOLLO_STORM_CTRL_BC_METER_IDX_IDX_OFFSET(port)                                                      ((port % 0x6) * 5)
  #define APOLLO_STORM_CTRL_BC_METER_IDX_IDX_MASK(port)                                                        (0x1F << APOLLO_STORM_CTRL_BC_METER_IDX_IDX_OFFSET(port))

#define APOLLO_STORM_CTRL_ALT_TYPE_SEL_ADDR                                                                    (0x1708C)
  #define APOLLO_STORM_CTRL_ALT_TYPE_SEL_UNMC_TYPE_OFFSET                                                      (6)
  #define APOLLO_STORM_CTRL_ALT_TYPE_SEL_UNMC_TYPE_MASK                                                        (0x3 << APOLLO_STORM_CTRL_ALT_TYPE_SEL_UNMC_TYPE_OFFSET)
  #define APOLLO_STORM_CTRL_ALT_TYPE_SEL_UNDA_TYPE_OFFSET                                                      (4)
  #define APOLLO_STORM_CTRL_ALT_TYPE_SEL_UNDA_TYPE_MASK                                                        (0x3 << APOLLO_STORM_CTRL_ALT_TYPE_SEL_UNDA_TYPE_OFFSET)
  #define APOLLO_STORM_CTRL_ALT_TYPE_SEL_MC_TYPE_OFFSET                                                        (2)
  #define APOLLO_STORM_CTRL_ALT_TYPE_SEL_MC_TYPE_MASK                                                          (0x3 << APOLLO_STORM_CTRL_ALT_TYPE_SEL_MC_TYPE_OFFSET)
  #define APOLLO_STORM_CTRL_ALT_TYPE_SEL_BC_TYPE_OFFSET                                                        (0)
  #define APOLLO_STORM_CTRL_ALT_TYPE_SEL_BC_TYPE_MASK                                                          (0x3 << APOLLO_STORM_CTRL_ALT_TYPE_SEL_BC_TYPE_OFFSET)

/*
 * Feature: Bandwidth Control (Ingress/Egress) 
 */
#define APOLLO_IGR_BWCTRL_P_CTRL_ADDR(port)                                                                    (0x20034 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_IGR_BWCTRL_P_CTRL_RATE_OFFSET                                                                 (2)
  #define APOLLO_IGR_BWCTRL_P_CTRL_RATE_MASK                                                                   (0x1FFFF << APOLLO_IGR_BWCTRL_P_CTRL_RATE_OFFSET)
  #define APOLLO_IGR_BWCTRL_P_CTRL_MODE_OFFSET                                                                 (1)
  #define APOLLO_IGR_BWCTRL_P_CTRL_MODE_MASK                                                                   (0x1 << APOLLO_IGR_BWCTRL_P_CTRL_MODE_OFFSET)
  #define APOLLO_IGR_BWCTRL_P_CTRL_IFG_OFFSET                                                                  (0)
  #define APOLLO_IGR_BWCTRL_P_CTRL_IFG_MASK                                                                    (0x1 << APOLLO_IGR_BWCTRL_P_CTRL_IFG_OFFSET)

#define APOLLO_IGR_BWCTRL_GLB_CTRL_ADDR                                                                        (0x1C0AC)
  #define APOLLO_IGR_BWCTRL_GLB_CTRL_BYPASS_EN_OFFSET                                                          (0)
  #define APOLLO_IGR_BWCTRL_GLB_CTRL_BYPASS_EN_MASK                                                            (0x1 << APOLLO_IGR_BWCTRL_GLB_CTRL_BYPASS_EN_OFFSET)

/*
 * Feature: Meter Marker 
 */
#define APOLLO_METER_TB_CTRL_ADDR                                                                              (0x25000)
  #define APOLLO_METER_TB_CTRL_METER_OP_OFFSET                                                                 (16)
  #define APOLLO_METER_TB_CTRL_METER_OP_MASK                                                                   (0x1 << APOLLO_METER_TB_CTRL_METER_OP_OFFSET)
  #define APOLLO_METER_TB_CTRL_TICK_PERIOD_OFFSET                                                              (8)
  #define APOLLO_METER_TB_CTRL_TICK_PERIOD_MASK                                                                (0xFF << APOLLO_METER_TB_CTRL_TICK_PERIOD_OFFSET)
  #define APOLLO_METER_TB_CTRL_TKN_OFFSET                                                                      (0)
  #define APOLLO_METER_TB_CTRL_TKN_MASK                                                                        (0xFF << APOLLO_METER_TB_CTRL_TKN_OFFSET)

#define APOLLO_METER_GLB_CTRL_ADDR(index)                                                                      (0x25004 + (((index) << 3))) /* index: 0-31 */
  #define APOLLO_METER_GLB_CTRL_RATE_OFFSET                                                                    (32)
  #define APOLLO_METER_GLB_CTRL_RATE_MASK                                                                      (0x1FFFF << APOLLO_METER_GLB_CTRL_RATE_OFFSET)
  #define APOLLO_METER_GLB_CTRL_BUCKET_SIZE_OFFSET                                                             (1)
  #define APOLLO_METER_GLB_CTRL_BUCKET_SIZE_MASK                                                               (0xFFFF << APOLLO_METER_GLB_CTRL_BUCKET_SIZE_OFFSET)
  #define APOLLO_METER_GLB_CTRL_IFG_OFFSET                                                                     (0)
  #define APOLLO_METER_GLB_CTRL_IFG_MASK                                                                       (0x1 << APOLLO_METER_GLB_CTRL_IFG_OFFSET)

#define APOLLO_METER_LB_EXCEED_STS_ADDR(index)                                                                 (0x25104 + (((index >> 5) << 2))) /* index: 0-31 */
  #define APOLLO_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index)                                                   (index % 0x20)
  #define APOLLO_METER_LB_EXCEED_STS_LB_EXCEED_MASK(index)                                                     (0x1 << APOLLO_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index))

#define APOLLO_PON_TB_CTRL_ADDR                                                                                (0x25108)
  #define APOLLO_PON_TB_CTRL_METER_OP_OFFSET                                                                   (16)
  #define APOLLO_PON_TB_CTRL_METER_OP_MASK                                                                     (0x1 << APOLLO_PON_TB_CTRL_METER_OP_OFFSET)
  #define APOLLO_PON_TB_CTRL_TICK_PERIOD_OFFSET                                                                (8)
  #define APOLLO_PON_TB_CTRL_TICK_PERIOD_MASK                                                                  (0xFF << APOLLO_PON_TB_CTRL_TICK_PERIOD_OFFSET)
  #define APOLLO_PON_TB_CTRL_TKN_OFFSET                                                                        (0)
  #define APOLLO_PON_TB_CTRL_TKN_MASK                                                                          (0xFF << APOLLO_PON_TB_CTRL_TKN_OFFSET)

/*
 * Feature: 802.1X 
 */
#define APOLLO_DOT1X_CFG_0_ADDR                                                                                (0x1C0B0)
  #define APOLLO_DOT1X_CFG_0_ACL_RSN_OFFSET                                                                    (3)
  #define APOLLO_DOT1X_CFG_0_ACL_RSN_MASK                                                                      (0x7 << APOLLO_DOT1X_CFG_0_ACL_RSN_OFFSET)
  #define APOLLO_DOT1X_CFG_0_DOT1X_PRIORTY_OFFSET                                                              (0)
  #define APOLLO_DOT1X_CFG_0_DOT1X_PRIORTY_MASK                                                                (0x7 << APOLLO_DOT1X_CFG_0_DOT1X_PRIORTY_OFFSET)

#define APOLLO_DOT1X_CFG_1_ADDR                                                                                (0x17090)
  #define APOLLO_DOT1X_CFG_1_DOT1X_GVOPDIR_OFFSET                                                              (6)
  #define APOLLO_DOT1X_CFG_1_DOT1X_GVOPDIR_MASK                                                                (0x1 << APOLLO_DOT1X_CFG_1_DOT1X_GVOPDIR_OFFSET)
  #define APOLLO_DOT1X_CFG_1_DOT1X_MAC_OPDIR_OFFSET                                                            (5)
  #define APOLLO_DOT1X_CFG_1_DOT1X_MAC_OPDIR_MASK                                                              (0x1 << APOLLO_DOT1X_CFG_1_DOT1X_MAC_OPDIR_OFFSET)
  #define APOLLO_DOT1X_CFG_1_DOT1X_GVIDX_OFFSET                                                                (0)
  #define APOLLO_DOT1X_CFG_1_DOT1X_GVIDX_MASK                                                                  (0x1F << APOLLO_DOT1X_CFG_1_DOT1X_GVIDX_OFFSET)

#define APOLLO_DOT1X_P_CTRL_ADDR(port)                                                                         (0x17094 + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_DOT1X_P_CTRL_PB_EN_OFFSET                                                                     (5)
  #define APOLLO_DOT1X_P_CTRL_PB_EN_MASK                                                                       (0x1 << APOLLO_DOT1X_P_CTRL_PB_EN_OFFSET)
  #define APOLLO_DOT1X_P_CTRL_MAC_EN_OFFSET                                                                    (4)
  #define APOLLO_DOT1X_P_CTRL_MAC_EN_MASK                                                                      (0x1 << APOLLO_DOT1X_P_CTRL_MAC_EN_OFFSET)
  #define APOLLO_DOT1X_P_CTRL_PB_AUTH_OFFSET                                                                   (3)
  #define APOLLO_DOT1X_P_CTRL_PB_AUTH_MASK                                                                     (0x1 << APOLLO_DOT1X_P_CTRL_PB_AUTH_OFFSET)
  #define APOLLO_DOT1X_P_CTRL_PB_DIR_OFFSET                                                                    (2)
  #define APOLLO_DOT1X_P_CTRL_PB_DIR_MASK                                                                      (0x1 << APOLLO_DOT1X_P_CTRL_PB_DIR_OFFSET)
  #define APOLLO_DOT1X_P_CTRL_UNAUTH_ACT_OFFSET                                                                (0)
  #define APOLLO_DOT1X_P_CTRL_UNAUTH_ACT_MASK                                                                  (0x3 << APOLLO_DOT1X_P_CTRL_UNAUTH_ACT_OFFSET)

/*
 * Feature: Denial-of-service attack prevention 
 */
#define APOLLO_DOS_EN_ADDR(port)                                                                               (0x26000 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_DOS_EN_EN_OFFSET(port)                                                                        (port % 0x7)
  #define APOLLO_DOS_EN_EN_MASK(port)                                                                          (0x1 << APOLLO_DOS_EN_EN_OFFSET(port))

#define APOLLO_DOS_DSL_EN_ADDR(index)                                                                          (0x26004 + (((index >> 4) << 2))) /* index: 0-15 */
  #define APOLLO_DOS_DSL_EN_EN_OFFSET(index)                                                                   (index % 0x10)
  #define APOLLO_DOS_DSL_EN_EN_MASK(index)                                                                     (0x1 << APOLLO_DOS_DSL_EN_EN_OFFSET(index))

#define APOLLO_DOS_CFG_ADDR                                                                                    (0x26008)
  #define APOLLO_DOS_CFG_DOS_ICMPFLOOD_ACT_OFFSET                                                              (31)
  #define APOLLO_DOS_CFG_DOS_ICMPFLOOD_ACT_MASK                                                                (0x1 << APOLLO_DOS_CFG_DOS_ICMPFLOOD_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_FINFLOOD_ACT_OFFSET                                                               (30)
  #define APOLLO_DOS_CFG_DOS_FINFLOOD_ACT_MASK                                                                 (0x1 << APOLLO_DOS_CFG_DOS_FINFLOOD_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_SYNFLOOD_ACT_OFFSET                                                               (29)
  #define APOLLO_DOS_CFG_DOS_SYNFLOOD_ACT_MASK                                                                 (0x1 << APOLLO_DOS_CFG_DOS_SYNFLOOD_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_SYNWITHDATA_ACT_OFFSET                                                            (28)
  #define APOLLO_DOS_CFG_DOS_SYNWITHDATA_ACT_MASK                                                              (0x1 << APOLLO_DOS_CFG_DOS_SYNWITHDATA_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_UDPBOMB_ACT_OFFSET                                                                (27)
  #define APOLLO_DOS_CFG_DOS_UDPBOMB_ACT_MASK                                                                  (0x1 << APOLLO_DOS_CFG_DOS_UDPBOMB_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_PINGOFDEATH_ACT_OFFSET                                                            (26)
  #define APOLLO_DOS_CFG_DOS_PINGOFDEATH_ACT_MASK                                                              (0x1 << APOLLO_DOS_CFG_DOS_PINGOFDEATH_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_ICMPFRAGMENT_ACT_OFFSET                                                           (25)
  #define APOLLO_DOS_CFG_DOS_ICMPFRAGMENT_ACT_MASK                                                             (0x1 << APOLLO_DOS_CFG_DOS_ICMPFRAGMENT_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_TCPFRAGERROR_ACT_OFFSET                                                           (24)
  #define APOLLO_DOS_CFG_DOS_TCPFRAGERROR_ACT_MASK                                                             (0x1 << APOLLO_DOS_CFG_DOS_TCPFRAGERROR_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_TCPSHORTHDR_ACT_OFFSET                                                            (23)
  #define APOLLO_DOS_CFG_DOS_TCPSHORTHDR_ACT_MASK                                                              (0x1 << APOLLO_DOS_CFG_DOS_TCPSHORTHDR_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_SYN1024_ACT_OFFSET                                                                (22)
  #define APOLLO_DOS_CFG_DOS_SYN1024_ACT_MASK                                                                  (0x1 << APOLLO_DOS_CFG_DOS_SYN1024_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_NULLSCAN_ACT_OFFSET                                                               (21)
  #define APOLLO_DOS_CFG_DOS_NULLSCAN_ACT_MASK                                                                 (0x1 << APOLLO_DOS_CFG_DOS_NULLSCAN_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_XMASCAN_ACT_OFFSET                                                                (20)
  #define APOLLO_DOS_CFG_DOS_XMASCAN_ACT_MASK                                                                  (0x1 << APOLLO_DOS_CFG_DOS_XMASCAN_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_SYNFINSCAN_ACT_OFFSET                                                             (19)
  #define APOLLO_DOS_CFG_DOS_SYNFINSCAN_ACT_MASK                                                               (0x1 << APOLLO_DOS_CFG_DOS_SYNFINSCAN_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_BLATATTACKS_ACT_OFFSET                                                            (18)
  #define APOLLO_DOS_CFG_DOS_BLATATTACKS_ACT_MASK                                                              (0x1 << APOLLO_DOS_CFG_DOS_BLATATTACKS_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_LANDATTACKS_ACT_OFFSET                                                            (17)
  #define APOLLO_DOS_CFG_DOS_LANDATTACKS_ACT_MASK                                                              (0x1 << APOLLO_DOS_CFG_DOS_LANDATTACKS_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_DAEQSA_ACT_OFFSET                                                                 (16)
  #define APOLLO_DOS_CFG_DOS_DAEQSA_ACT_MASK                                                                   (0x1 << APOLLO_DOS_CFG_DOS_DAEQSA_ACT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_ICMPFLOOD_OFFSET                                                                  (15)
  #define APOLLO_DOS_CFG_DOS_ICMPFLOOD_MASK                                                                    (0x1 << APOLLO_DOS_CFG_DOS_ICMPFLOOD_OFFSET)
  #define APOLLO_DOS_CFG_DOS_FINFLOOD_OFFSET                                                                   (14)
  #define APOLLO_DOS_CFG_DOS_FINFLOOD_MASK                                                                     (0x1 << APOLLO_DOS_CFG_DOS_FINFLOOD_OFFSET)
  #define APOLLO_DOS_CFG_DOS_SYNFLOOD_OFFSET                                                                   (13)
  #define APOLLO_DOS_CFG_DOS_SYNFLOOD_MASK                                                                     (0x1 << APOLLO_DOS_CFG_DOS_SYNFLOOD_OFFSET)
  #define APOLLO_DOS_CFG_DOS_SYNWITHDATA_OFFSET                                                                (12)
  #define APOLLO_DOS_CFG_DOS_SYNWITHDATA_MASK                                                                  (0x1 << APOLLO_DOS_CFG_DOS_SYNWITHDATA_OFFSET)
  #define APOLLO_DOS_CFG_DOS_UDPBOMB_OFFSET                                                                    (11)
  #define APOLLO_DOS_CFG_DOS_UDPBOMB_MASK                                                                      (0x1 << APOLLO_DOS_CFG_DOS_UDPBOMB_OFFSET)
  #define APOLLO_DOS_CFG_DOS_PINGOFDEATH_OFFSET                                                                (10)
  #define APOLLO_DOS_CFG_DOS_PINGOFDEATH_MASK                                                                  (0x1 << APOLLO_DOS_CFG_DOS_PINGOFDEATH_OFFSET)
  #define APOLLO_DOS_CFG_DOS_ICMPFRAGMENT_OFFSET                                                               (9)
  #define APOLLO_DOS_CFG_DOS_ICMPFRAGMENT_MASK                                                                 (0x1 << APOLLO_DOS_CFG_DOS_ICMPFRAGMENT_OFFSET)
  #define APOLLO_DOS_CFG_DOS_TCPFRAGERROR_OFFSET                                                               (8)
  #define APOLLO_DOS_CFG_DOS_TCPFRAGERROR_MASK                                                                 (0x1 << APOLLO_DOS_CFG_DOS_TCPFRAGERROR_OFFSET)
  #define APOLLO_DOS_CFG_DOS_TCPSHORTHDR_OFFSET                                                                (7)
  #define APOLLO_DOS_CFG_DOS_TCPSHORTHDR_MASK                                                                  (0x1 << APOLLO_DOS_CFG_DOS_TCPSHORTHDR_OFFSET)
  #define APOLLO_DOS_CFG_DOS_SYN1024_OFFSET                                                                    (6)
  #define APOLLO_DOS_CFG_DOS_SYN1024_MASK                                                                      (0x1 << APOLLO_DOS_CFG_DOS_SYN1024_OFFSET)
  #define APOLLO_DOS_CFG_DOS_NULLSCAN_OFFSET                                                                   (5)
  #define APOLLO_DOS_CFG_DOS_NULLSCAN_MASK                                                                     (0x1 << APOLLO_DOS_CFG_DOS_NULLSCAN_OFFSET)
  #define APOLLO_DOS_CFG_DOS_XMASCAN_OFFSET                                                                    (4)
  #define APOLLO_DOS_CFG_DOS_XMASCAN_MASK                                                                      (0x1 << APOLLO_DOS_CFG_DOS_XMASCAN_OFFSET)
  #define APOLLO_DOS_CFG_DOS_SYNFINSCAN_OFFSET                                                                 (3)
  #define APOLLO_DOS_CFG_DOS_SYNFINSCAN_MASK                                                                   (0x1 << APOLLO_DOS_CFG_DOS_SYNFINSCAN_OFFSET)
  #define APOLLO_DOS_CFG_DOS_BLATATTACKS_OFFSET                                                                (2)
  #define APOLLO_DOS_CFG_DOS_BLATATTACKS_MASK                                                                  (0x1 << APOLLO_DOS_CFG_DOS_BLATATTACKS_OFFSET)
  #define APOLLO_DOS_CFG_DOS_LANDATTACKS_OFFSET                                                                (1)
  #define APOLLO_DOS_CFG_DOS_LANDATTACKS_MASK                                                                  (0x1 << APOLLO_DOS_CFG_DOS_LANDATTACKS_OFFSET)
  #define APOLLO_DOS_CFG_DOS_DAEQSA_OFFSET                                                                     (0)
  #define APOLLO_DOS_CFG_DOS_DAEQSA_MASK                                                                       (0x1 << APOLLO_DOS_CFG_DOS_DAEQSA_OFFSET)

#define APOLLO_DOS_SYNFLOOD_TH_ADDR                                                                            (0x2600C)
  #define APOLLO_DOS_SYNFLOOD_TH_TH_OFFSET                                                                     (0)
  #define APOLLO_DOS_SYNFLOOD_TH_TH_MASK                                                                       (0xFF << APOLLO_DOS_SYNFLOOD_TH_TH_OFFSET)

#define APOLLO_DOS_FINFLOOD_TH_ADDR                                                                            (0x26010)
  #define APOLLO_DOS_FINFLOOD_TH_TH_OFFSET                                                                     (0)
  #define APOLLO_DOS_FINFLOOD_TH_TH_MASK                                                                       (0xFF << APOLLO_DOS_FINFLOOD_TH_TH_OFFSET)

#define APOLLO_DOS_ICMPFLOOD_TH_ADDR                                                                           (0x26014)
  #define APOLLO_DOS_ICMPFLOOD_TH_TH_OFFSET                                                                    (0)
  #define APOLLO_DOS_ICMPFLOOD_TH_TH_MASK                                                                      (0xFF << APOLLO_DOS_ICMPFLOOD_TH_TH_OFFSET)

/*
 * Feature: Mirroring 
 */
#define APOLLO_MIR_CTRL_ADDR                                                                                   (0x230F8)
  #define APOLLO_MIR_CTRL_MIR_SRC_PMSK_OFFSET                                                                  (6)
  #define APOLLO_MIR_CTRL_MIR_SRC_PMSK_MASK                                                                    (0x7F << APOLLO_MIR_CTRL_MIR_SRC_PMSK_OFFSET)
  #define APOLLO_MIR_CTRL_MIR_ISO_OFFSET                                                                       (5)
  #define APOLLO_MIR_CTRL_MIR_ISO_MASK                                                                         (0x1 << APOLLO_MIR_CTRL_MIR_ISO_OFFSET)
  #define APOLLO_MIR_CTRL_MIR_TX_OFFSET                                                                        (4)
  #define APOLLO_MIR_CTRL_MIR_TX_MASK                                                                          (0x1 << APOLLO_MIR_CTRL_MIR_TX_OFFSET)
  #define APOLLO_MIR_CTRL_MIR_RX_OFFSET                                                                        (3)
  #define APOLLO_MIR_CTRL_MIR_RX_MASK                                                                          (0x1 << APOLLO_MIR_CTRL_MIR_RX_OFFSET)
  #define APOLLO_MIR_CTRL_MIR_MONITOR_PORT_OFFSET                                                              (0)
  #define APOLLO_MIR_CTRL_MIR_MONITOR_PORT_MASK                                                                (0x7 << APOLLO_MIR_CTRL_MIR_MONITOR_PORT_OFFSET)

/*
 * Feature: sFlow 
 */
/*
 * Feature: Statistic Counters 
 */
#define APOLLO_STAT_PRVTE_DROP_COUNTER_ADDR(port)                                                              (0x1C0B4 + (((port / 3) << 2))) /* port: 0-8 */
  #define APOLLO_STAT_PRVTE_DROP_COUNTER_PKT_INFO_OFFSET(port)                                                 ((port % 0x3) * 10)
  #define APOLLO_STAT_PRVTE_DROP_COUNTER_PKT_INFO_MASK(port)                                                   (0x3FF << APOLLO_STAT_PRVTE_DROP_COUNTER_PKT_INFO_OFFSET(port))

#define APOLLO_STAT_PORT_TX_MIB_ADDR(port)                                                                     (0x32000 + (((port) << 7))) /* port: 0-6 */
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsMulticastPkts_OFFSET                                            (992)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsMulticastPkts_MASK                                              (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsMulticastPkts_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsBroadcastPkts_OFFSET                                            (960)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsBroadcastPkts_MASK                                              (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsBroadcastPkts_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsUndersizePkts_OFFSET                                            (928)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsUndersizePkts_MASK                                              (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsUndersizePkts_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsOversizePkts_OFFSET                                             (896)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsOversizePkts_MASK                                               (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsOversizePkts_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts64Octets_OFFSET                                             (864)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts64Octets_MASK                                               (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts64Octets_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts65to127Octets_OFFSET                                        (832)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts65to127Octets_MASK                                          (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts65to127Octets_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts128to255Octets_OFFSET                                       (800)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts128to255Octets_MASK                                         (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts128to255Octets_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts256to511Octets_OFFSET                                       (768)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts256to511Octets_MASK                                         (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts256to511Octets_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts512to1023Octets_OFFSET                                      (736)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts512to1023Octets_MASK                                        (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts512to1023Octets_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts1024to1518Octets_OFFSET                                     (704)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts1024to1518Octets_MASK                                       (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts1024to1518Octets_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutOctets_L_OFFSET                                                         (672)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutOctets_L_MASK                                                           (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_ifOutOctets_L_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutOctets_H_OFFSET                                                         (640)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutOctets_H_MASK                                                           (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_ifOutOctets_H_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsSingleCollisionFrames_OFFSET                                        (608)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsSingleCollisionFrames_MASK                                          (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_dot3StatsSingleCollisionFrames_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsMultipleCollisionFrames_OFFSET                                      (576)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsMultipleCollisionFrames_MASK                                        (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_dot3StatsMultipleCollisionFrames_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsDeferredTransmissions_OFFSET                                        (544)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsDeferredTransmissions_MASK                                          (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_dot3StatsDeferredTransmissions_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsLateCollisions_OFFSET                                               (512)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsLateCollisions_MASK                                                 (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_dot3StatsLateCollisions_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_etherStatsCollisions_OFFSET                                                  (480)
  #define APOLLO_STAT_PORT_TX_MIB_etherStatsCollisions_MASK                                                    (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_etherStatsCollisions_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsExcessiveCollisions_OFFSET                                          (448)
  #define APOLLO_STAT_PORT_TX_MIB_dot3StatsExcessiveCollisions_MASK                                            (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_dot3StatsExcessiveCollisions_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_dot3OutPauseFrames_OFFSET                                                    (416)
  #define APOLLO_STAT_PORT_TX_MIB_dot3OutPauseFrames_MASK                                                      (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_dot3OutPauseFrames_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutDiscards_OFFSET                                                         (384)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutDiscards_MASK                                                           (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_ifOutDiscards_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts1519toMaxOctets_OFFSET                                      (352)
  #define APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts1519toMaxOctets_MASK                                        (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_tx_etherStatsPkts1519toMaxOctets_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_dot1dTpPortInDiscards_OFFSET                                                 (288)
  #define APOLLO_STAT_PORT_TX_MIB_dot1dTpPortInDiscards_MASK                                                   (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_dot1dTpPortInDiscards_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutUcastPkts_OFFSET                                                        (256)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutUcastPkts_MASK                                                          (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_ifOutUcastPkts_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutMulticastPkts_OFFSET                                                    (224)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutMulticastPkts_MASK                                                      (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_ifOutMulticastPkts_OFFSET)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutBroadcastPkts_OFFSET                                                    (192)
  #define APOLLO_STAT_PORT_TX_MIB_ifOutBroadcastPkts_MASK                                                      (0xFFFFFFFF << APOLLO_STAT_PORT_TX_MIB_ifOutBroadcastPkts_OFFSET)

#define APOLLO_STAT_PORT_RX_MIB_ADDR(port)                                                                     (0x32400 + (((port) << 7))) /* port: 0-6 */
  #define APOLLO_STAT_PORT_RX_MIB_ifInOctets_L_OFFSET                                                          (992)
  #define APOLLO_STAT_PORT_RX_MIB_ifInOctets_L_MASK                                                            (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_ifInOctets_L_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_ifInOctets_H_OFFSET                                                          (960)
  #define APOLLO_STAT_PORT_RX_MIB_ifInOctets_H_MASK                                                            (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_ifInOctets_H_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_etherStatsCRCAlignErrors_OFFSET                                              (928)
  #define APOLLO_STAT_PORT_RX_MIB_etherStatsCRCAlignErrors_MASK                                                (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_etherStatsCRCAlignErrors_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_dot3StatsSymbolErrors_OFFSET                                                 (896)
  #define APOLLO_STAT_PORT_RX_MIB_dot3StatsSymbolErrors_MASK                                                   (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_dot3StatsSymbolErrors_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_dot3InPauseFrames_OFFSET                                                     (864)
  #define APOLLO_STAT_PORT_RX_MIB_dot3InPauseFrames_MASK                                                       (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_dot3InPauseFrames_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_dot3ControlInUnknownOpcodes_OFFSET                                           (832)
  #define APOLLO_STAT_PORT_RX_MIB_dot3ControlInUnknownOpcodes_MASK                                             (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_dot3ControlInUnknownOpcodes_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_etherStatsFragments_OFFSET                                                   (800)
  #define APOLLO_STAT_PORT_RX_MIB_etherStatsFragments_MASK                                                     (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_etherStatsFragments_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_etherStatsJabbers_OFFSET                                                     (768)
  #define APOLLO_STAT_PORT_RX_MIB_etherStatsJabbers_MASK                                                       (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_etherStatsJabbers_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_ifInUcastPkts_OFFSET                                                         (736)
  #define APOLLO_STAT_PORT_RX_MIB_ifInUcastPkts_MASK                                                           (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_ifInUcastPkts_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_etherStatsDropEvents_OFFSET                                                  (704)
  #define APOLLO_STAT_PORT_RX_MIB_etherStatsDropEvents_MASK                                                    (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_etherStatsDropEvents_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_ifInMulticastPkts_OFFSET                                                     (672)
  #define APOLLO_STAT_PORT_RX_MIB_ifInMulticastPkts_MASK                                                       (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_ifInMulticastPkts_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_ifInBroadcastPkts_OFFSET                                                     (640)
  #define APOLLO_STAT_PORT_RX_MIB_ifInBroadcastPkts_MASK                                                       (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_ifInBroadcastPkts_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts1519toMaxOctets_OFFSET                                      (608)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts1519toMaxOctets_MASK                                        (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts1519toMaxOctets_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsUndersizedropPkts_OFFSET                                        (576)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsUndersizedropPkts_MASK                                          (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsUndersizedropPkts_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsUndersizePkts_OFFSET                                            (544)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsUndersizePkts_MASK                                              (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsUndersizePkts_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsOversizePkts_OFFSET                                             (512)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsOversizePkts_MASK                                               (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsOversizePkts_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts64Octets_OFFSET                                             (480)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts64Octets_MASK                                               (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts64Octets_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts65to127Octets_OFFSET                                        (448)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts65to127Octets_MASK                                          (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts65to127Octets_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts128to255Octets_OFFSET                                       (416)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts128to255Octets_MASK                                         (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts128to255Octets_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts256to511Octets_OFFSET                                       (384)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts256to511Octets_MASK                                         (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts256to511Octets_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts512to1023Octets_OFFSET                                      (352)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts512to1023Octets_MASK                                        (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts512to1023Octets_OFFSET)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts1024to1518Octets_OFFSET                                     (320)
  #define APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts1024to1518Octets_MASK                                       (0xFFFFFFFF << APOLLO_STAT_PORT_RX_MIB_rx_etherStatsPkts1024to1518Octets_OFFSET)

#define APOLLO_STAT_PORT_OAM_MIB_ADDR(port)                                                                    (0x32800 + (((port) << 3))) /* port: 0-6 */
  #define APOLLO_STAT_PORT_OAM_MIB_OutOampduPkts_OFFSET                                                        (32)
  #define APOLLO_STAT_PORT_OAM_MIB_OutOampduPkts_MASK                                                          (0xFFFFFFFF << APOLLO_STAT_PORT_OAM_MIB_OutOampduPkts_OFFSET)
  #define APOLLO_STAT_PORT_OAM_MIB_InOampduPkts_OFFSET                                                         (0)
  #define APOLLO_STAT_PORT_OAM_MIB_InOampduPkts_MASK                                                           (0xFFFFFFFF << APOLLO_STAT_PORT_OAM_MIB_InOampduPkts_OFFSET)

#define APOLLO_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_ADDR                                                    (0x32840)
  #define APOLLO_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET                    (0)
  #define APOLLO_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_MASK                      (0xFFFFFFFF << APOLLO_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET)

#define APOLLO_STAT_ACL_CNT_ADDR(index)                                                                        (0x32880 + (((index) << 2))) /* index: 0-31 */
  #define APOLLO_STAT_ACL_CNT_loggingCounter_OFFSET                                                            (0)
  #define APOLLO_STAT_ACL_CNT_loggingCounter_MASK                                                              (0xFFFFFFFF << APOLLO_STAT_ACL_CNT_loggingCounter_OFFSET)

#define APOLLO_STAT_CTRL_ADDR                                                                                  (0x34000)
  #define APOLLO_STAT_CTRL_SYNC_STATUS_OFFSET                                                                  (12)
  #define APOLLO_STAT_CTRL_SYNC_STATUS_MASK                                                                    (0x1 << APOLLO_STAT_CTRL_SYNC_STATUS_OFFSET)
  #define APOLLO_STAT_CTRL_LATCH_TIMER_OFFSET                                                                  (4)
  #define APOLLO_STAT_CTRL_LATCH_TIMER_MASK                                                                    (0xFF << APOLLO_STAT_CTRL_LATCH_TIMER_OFFSET)
  #define APOLLO_STAT_CTRL_TX_CNT_CTAG_OFFSET                                                                  (3)
  #define APOLLO_STAT_CTRL_TX_CNT_CTAG_MASK                                                                    (0x1 << APOLLO_STAT_CTRL_TX_CNT_CTAG_OFFSET)
  #define APOLLO_STAT_CTRL_RX_CNT_CTAG_OFFSET                                                                  (2)
  #define APOLLO_STAT_CTRL_RX_CNT_CTAG_MASK                                                                    (0x1 << APOLLO_STAT_CTRL_RX_CNT_CTAG_OFFSET)
  #define APOLLO_STAT_CTRL_SYNC_MODE_OFFSET                                                                    (1)
  #define APOLLO_STAT_CTRL_SYNC_MODE_MASK                                                                      (0x1 << APOLLO_STAT_CTRL_SYNC_MODE_OFFSET)
  #define APOLLO_STAT_CTRL_CNTING_MODE_OFFSET                                                                  (0)
  #define APOLLO_STAT_CTRL_CNTING_MODE_MASK                                                                    (0x1 << APOLLO_STAT_CTRL_CNTING_MODE_OFFSET)

#define APOLLO_STAT_ACL_CNT_MODE_ADDR(index)                                                                   (0x34004 + (((index >> 4) << 2))) /* index: 0-15 */
  #define APOLLO_STAT_ACL_CNT_MODE_MODE_OFFSET(index)                                                          (index % 0x10)
  #define APOLLO_STAT_ACL_CNT_MODE_MODE_MASK(index)                                                            (0x1 << APOLLO_STAT_ACL_CNT_MODE_MODE_OFFSET(index))

#define APOLLO_STAT_ACL_CNT_TYPE_ADDR(index)                                                                   (0x34008 + (((index >> 4) << 2))) /* index: 0-15 */
  #define APOLLO_STAT_ACL_CNT_TYPE_TYPE_OFFSET(index)                                                          (index % 0x10)
  #define APOLLO_STAT_ACL_CNT_TYPE_TYPE_MASK(index)                                                            (0x1 << APOLLO_STAT_ACL_CNT_TYPE_TYPE_OFFSET(index))

#define APOLLO_STAT_ACL_CNT_RST_ADDR(index)                                                                    (0x3400C + (((index >> 5) << 2))) /* index: 0-31 */
  #define APOLLO_STAT_ACL_CNT_RST_EN_OFFSET(index)                                                             (index % 0x20)
  #define APOLLO_STAT_ACL_CNT_RST_EN_MASK(index)                                                               (0x1 << APOLLO_STAT_ACL_CNT_RST_EN_OFFSET(index))

#define APOLLO_STAT_PORT_RST_ADDR(port)                                                                        (0x34010 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_STAT_PORT_RST_RST_PORT_MIB_OFFSET(port)                                                       (port % 0x7)
  #define APOLLO_STAT_PORT_RST_RST_PORT_MIB_MASK(port)                                                         (0x1 << APOLLO_STAT_PORT_RST_RST_PORT_MIB_OFFSET(port))

#define APOLLO_STAT_RST_ADDR                                                                                   (0x34014)
  #define APOLLO_STAT_RST_RST_STAT_OFFSET                                                                      (3)
  #define APOLLO_STAT_RST_RST_STAT_MASK                                                                        (0x1 << APOLLO_STAT_RST_RST_STAT_OFFSET)
  #define APOLLO_STAT_RST_RST_MIB_VAL_OFFSET                                                                   (2)
  #define APOLLO_STAT_RST_RST_MIB_VAL_MASK                                                                     (0x1 << APOLLO_STAT_RST_RST_MIB_VAL_OFFSET)
  #define APOLLO_STAT_RST_RST_CMD_OFFSET                                                                       (1)
  #define APOLLO_STAT_RST_RST_CMD_MASK                                                                         (0x1 << APOLLO_STAT_RST_RST_CMD_OFFSET)
  #define APOLLO_STAT_RST_RST_GLOBAL_MIB_OFFSET                                                                (0)
  #define APOLLO_STAT_RST_RST_GLOBAL_MIB_MASK                                                                  (0x1 << APOLLO_STAT_RST_RST_GLOBAL_MIB_OFFSET)

#define APOLLO_EPON_STAT_RST_ADDR                                                                              (0x34018)
  #define APOLLO_EPON_STAT_RST_BUSY_STAT_OFFSET                                                                (6)
  #define APOLLO_EPON_STAT_RST_BUSY_STAT_MASK                                                                  (0x1 << APOLLO_EPON_STAT_RST_BUSY_STAT_OFFSET)
  #define APOLLO_EPON_STAT_RST_RST_CMD_OFFSET                                                                  (5)
  #define APOLLO_EPON_STAT_RST_RST_CMD_MASK                                                                    (0x1 << APOLLO_EPON_STAT_RST_RST_CMD_OFFSET)
  #define APOLLO_EPON_STAT_RST_RST_LLID_IDX_OFFSET                                                             (2)
  #define APOLLO_EPON_STAT_RST_RST_LLID_IDX_MASK                                                               (0x7 << APOLLO_EPON_STAT_RST_RST_LLID_IDX_OFFSET)
  #define APOLLO_EPON_STAT_RST_RST_LLID_OFFSET                                                                 (1)
  #define APOLLO_EPON_STAT_RST_RST_LLID_MASK                                                                   (0x1 << APOLLO_EPON_STAT_RST_RST_LLID_OFFSET)
  #define APOLLO_EPON_STAT_RST_RST_ALL_MIB_OFFSET                                                              (0)
  #define APOLLO_EPON_STAT_RST_RST_ALL_MIB_MASK                                                                (0x1 << APOLLO_EPON_STAT_RST_RST_ALL_MIB_OFFSET)

#define APOLLO_DOT3_Q_TX_FRAMES_ADDR(index)                                                                    (0x32900 + (((index) << 2))) /* index: 0-127 */
  #define APOLLO_DOT3_Q_TX_FRAMES_dot3ExtPkgStatTxFramesQueue_OFFSET                                           (0)
  #define APOLLO_DOT3_Q_TX_FRAMES_dot3ExtPkgStatTxFramesQueue_MASK                                             (0xFFFFFFFF << APOLLO_DOT3_Q_TX_FRAMES_dot3ExtPkgStatTxFramesQueue_OFFSET)

#define APOLLO_DOT3_MPCP_RX_DISC_ADDR                                                                          (0x32B00)
  #define APOLLO_DOT3_MPCP_RX_DISC_dot3MpcpRxDiscoveryGate_OFFSET                                              (0)
  #define APOLLO_DOT3_MPCP_RX_DISC_dot3MpcpRxDiscoveryGate_MASK                                                (0xFFFFFFFF << APOLLO_DOT3_MPCP_RX_DISC_dot3MpcpRxDiscoveryGate_OFFSET)

#define APOLLO_DOT3_EPON_FEC_CORRECTED_BLOCKS_ADDR                                                             (0x32B04)
  #define APOLLO_DOT3_EPON_FEC_CORRECTED_BLOCKS_dot3EponFecCorrectedBlocks_OFFSET                              (0)
  #define APOLLO_DOT3_EPON_FEC_CORRECTED_BLOCKS_dot3EponFecCorrectedBlocks_MASK                                (0xFFFFFFFF << APOLLO_DOT3_EPON_FEC_CORRECTED_BLOCKS_dot3EponFecCorrectedBlocks_OFFSET)

#define APOLLO_DOT3_EPON_FEC_UNCORRECTED_BLOCKS_ADDR                                                           (0x32B08)
  #define APOLLO_DOT3_EPON_FEC_UNCORRECTED_BLOCKS_dot3EponFecUncorrectableBlocks_OFFSET                        (0)
  #define APOLLO_DOT3_EPON_FEC_UNCORRECTED_BLOCKS_dot3EponFecUncorrectableBlocks_MASK                          (0xFFFFFFFF << APOLLO_DOT3_EPON_FEC_UNCORRECTED_BLOCKS_dot3EponFecUncorrectableBlocks_OFFSET)

#define APOLLO_DOT3_EPON_FEC_CODING_VIO_ADDR                                                                   (0x32B0C)
  #define APOLLO_DOT3_EPON_FEC_CODING_VIO_FecPCSCodingViolation_OFFSET                                         (0)
  #define APOLLO_DOT3_EPON_FEC_CODING_VIO_FecPCSCodingViolation_MASK                                           (0xFFFFFFFF << APOLLO_DOT3_EPON_FEC_CODING_VIO_FecPCSCodingViolation_OFFSET)

#define APOLLO_DOT3_NOT_BROADCAST_BIT_NOT_ONU_LLID_ADDR                                                        (0x32B10)
  #define APOLLO_DOT3_NOT_BROADCAST_BIT_NOT_ONU_LLID_NotBroadcastBitNotOnuLlid_OFFSET                          (0)
  #define APOLLO_DOT3_NOT_BROADCAST_BIT_NOT_ONU_LLID_NotBroadcastBitNotOnuLlid_MASK                            (0xFFFFFFFF << APOLLO_DOT3_NOT_BROADCAST_BIT_NOT_ONU_LLID_NotBroadcastBitNotOnuLlid_OFFSET)

#define APOLLO_DOT3_BROADCAST_BIT_PLUS_ONU_LLID_ADDR                                                           (0x32B14)
  #define APOLLO_DOT3_BROADCAST_BIT_PLUS_ONU_LLID_BroadcastBitPlusOnuLlid_OFFSET                               (0)
  #define APOLLO_DOT3_BROADCAST_BIT_PLUS_ONU_LLID_BroadcastBitPlusOnuLlid_MASK                                 (0xFFFFFFFF << APOLLO_DOT3_BROADCAST_BIT_PLUS_ONU_LLID_BroadcastBitPlusOnuLlid_OFFSET)

#define APOLLO_DOT3_BROADCAST_NOT_ONUID_ADDR                                                                   (0x32B18)
  #define APOLLO_DOT3_BROADCAST_NOT_ONUID_BroadcastBitNotOnuLlid_OFFSET                                        (0)
  #define APOLLO_DOT3_BROADCAST_NOT_ONUID_BroadcastBitNotOnuLlid_MASK                                          (0xFFFFFFFF << APOLLO_DOT3_BROADCAST_NOT_ONUID_BroadcastBitNotOnuLlid_OFFSET)

#define APOLLO_DOT3_CRC8_ERRORS_ADDR                                                                           (0x32B1C)
  #define APOLLO_DOT3_CRC8_ERRORS_CRC8Errors_OFFSET                                                            (0)
  #define APOLLO_DOT3_CRC8_ERRORS_CRC8Errors_MASK                                                              (0xFFFFFFFF << APOLLO_DOT3_CRC8_ERRORS_CRC8Errors_OFFSET)

#define APOLLO_DOT3_LLID_RX_BROADCAST_DROP_FRAMES_ADDR                                                         (0x32B20)
  #define APOLLO_DOT3_LLID_RX_BROADCAST_DROP_FRAMES_dot3LLIDRxBroadcastFramesDrop_OFFSET                       (0)
  #define APOLLO_DOT3_LLID_RX_BROADCAST_DROP_FRAMES_dot3LLIDRxBroadcastFramesDrop_MASK                         (0xFFFFFFFF << APOLLO_DOT3_LLID_RX_BROADCAST_DROP_FRAMES_dot3LLIDRxBroadcastFramesDrop_OFFSET)

#define APOLLO_DOT3_MPCP_TX_REPORT_ADDR(index)                                                                 (0x32B24 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_DOT3_MPCP_TX_REPORT_dot3MpcpTxReport_OFFSET                                                   (0)
  #define APOLLO_DOT3_MPCP_TX_REPORT_dot3MpcpTxReport_MASK                                                     (0xFFFFFFFF << APOLLO_DOT3_MPCP_TX_REPORT_dot3MpcpTxReport_OFFSET)

#define APOLLO_DOT3_MPCP_EX_GATE_ADDR(index)                                                                   (0x32B44 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_DOT3_MPCP_EX_GATE_dot3MpcpRxGate_OFFSET                                                       (0)
  #define APOLLO_DOT3_MPCP_EX_GATE_dot3MpcpRxGate_MASK                                                         (0xFFFFFFFF << APOLLO_DOT3_MPCP_EX_GATE_dot3MpcpRxGate_OFFSET)

#define APOLLO_DOT3_ONUID_NOT_BROADCAST_ADDR(index)                                                            (0x32B64 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_DOT3_ONUID_NOT_BROADCAST_OnuLLIDNotBroadcast_OFFSET                                           (0)
  #define APOLLO_DOT3_ONUID_NOT_BROADCAST_OnuLLIDNotBroadcast_MASK                                             (0xFFFFFFFF << APOLLO_DOT3_ONUID_NOT_BROADCAST_OnuLLIDNotBroadcast_OFFSET)

#define APOLLO_STAT_DOT3_LLIDRXFRAMESDROP_ADDR(index)                                                          (0x32B84 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_STAT_DOT3_LLIDRXFRAMESDROP_dot3LLIDRxFramesDrop_OFFSET                                        (0)
  #define APOLLO_STAT_DOT3_LLIDRXFRAMESDROP_dot3LLIDRxFramesDrop_MASK                                          (0xFFFFFFFF << APOLLO_STAT_DOT3_LLIDRXFRAMESDROP_dot3LLIDRxFramesDrop_OFFSET)

#define APOLLO_DOT3_MPCP_TX_REG_REQ_ADDR                                                                       (0x32BA4)
  #define APOLLO_DOT3_MPCP_TX_REG_REQ_dot3MpcpTxRegRequest_OFFSET                                              (0)
  #define APOLLO_DOT3_MPCP_TX_REG_REQ_dot3MpcpTxRegRequest_MASK                                                (0xFFFFFFFF << APOLLO_DOT3_MPCP_TX_REG_REQ_dot3MpcpTxRegRequest_OFFSET)

/*
 * Feature: Flowcontrol & Backpressure Threshold 
 */
#define APOLLO_FC_CTRL_ADDR                                                                                    (0x230FC)
  #define APOLLO_FC_CTRL_FC_JUMBO_SIZE_OFFSET                                                                  (2)
  #define APOLLO_FC_CTRL_FC_JUMBO_SIZE_MASK                                                                    (0x3 << APOLLO_FC_CTRL_FC_JUMBO_SIZE_OFFSET)
  #define APOLLO_FC_CTRL_FC_JUMBO_MODE_OFFSET                                                                  (1)
  #define APOLLO_FC_CTRL_FC_JUMBO_MODE_MASK                                                                    (0x1 << APOLLO_FC_CTRL_FC_JUMBO_MODE_OFFSET)
  #define APOLLO_FC_CTRL_FC_TYPE_OFFSET                                                                        (0)
  #define APOLLO_FC_CTRL_FC_TYPE_MASK                                                                          (0x1 << APOLLO_FC_CTRL_FC_TYPE_OFFSET)

#define APOLLO_FC_DROP_ALL_TH_ADDR                                                                             (0x23100)
  #define APOLLO_FC_DROP_ALL_TH_TH_OFFSET                                                                      (0)
  #define APOLLO_FC_DROP_ALL_TH_TH_MASK                                                                        (0x1FFF << APOLLO_FC_DROP_ALL_TH_TH_OFFSET)

#define APOLLO_FC_PAUSE_ALL_TH_ADDR                                                                            (0x23104)
  #define APOLLO_FC_PAUSE_ALL_TH_TH_OFFSET                                                                     (0)
  #define APOLLO_FC_PAUSE_ALL_TH_TH_MASK                                                                       (0x1FFF << APOLLO_FC_PAUSE_ALL_TH_TH_OFFSET)

#define APOLLO_FC_GLB_FCOFF_HI_TH_ADDR                                                                         (0x23108)
  #define APOLLO_FC_GLB_FCOFF_HI_TH_ON_TH_OFFSET                                                               (16)
  #define APOLLO_FC_GLB_FCOFF_HI_TH_ON_TH_MASK                                                                 (0x1FFF << APOLLO_FC_GLB_FCOFF_HI_TH_ON_TH_OFFSET)
  #define APOLLO_FC_GLB_FCOFF_HI_TH_OFF_TH_OFFSET                                                              (0)
  #define APOLLO_FC_GLB_FCOFF_HI_TH_OFF_TH_MASK                                                                (0x1FFF << APOLLO_FC_GLB_FCOFF_HI_TH_OFF_TH_OFFSET)

#define APOLLO_FC_GLB_FCOFF_LO_TH_ADDR                                                                         (0x2310C)
  #define APOLLO_FC_GLB_FCOFF_LO_TH_ON_TH_OFFSET                                                               (16)
  #define APOLLO_FC_GLB_FCOFF_LO_TH_ON_TH_MASK                                                                 (0x1FFF << APOLLO_FC_GLB_FCOFF_LO_TH_ON_TH_OFFSET)
  #define APOLLO_FC_GLB_FCOFF_LO_TH_OFF_TH_OFFSET                                                              (0)
  #define APOLLO_FC_GLB_FCOFF_LO_TH_OFF_TH_MASK                                                                (0x1FFF << APOLLO_FC_GLB_FCOFF_LO_TH_OFF_TH_OFFSET)

#define APOLLO_FC_GLB_HI_TH_ADDR                                                                               (0x23110)
  #define APOLLO_FC_GLB_HI_TH_ON_TH_OFFSET                                                                     (16)
  #define APOLLO_FC_GLB_HI_TH_ON_TH_MASK                                                                       (0x1FFF << APOLLO_FC_GLB_HI_TH_ON_TH_OFFSET)
  #define APOLLO_FC_GLB_HI_TH_OFF_TH_OFFSET                                                                    (0)
  #define APOLLO_FC_GLB_HI_TH_OFF_TH_MASK                                                                      (0x1FFF << APOLLO_FC_GLB_HI_TH_OFF_TH_OFFSET)

#define APOLLO_FC_GLB_LO_TH_ADDR                                                                               (0x23114)
  #define APOLLO_FC_GLB_LO_TH_ON_TH_OFFSET                                                                     (16)
  #define APOLLO_FC_GLB_LO_TH_ON_TH_MASK                                                                       (0x1FFF << APOLLO_FC_GLB_LO_TH_ON_TH_OFFSET)
  #define APOLLO_FC_GLB_LO_TH_OFF_TH_OFFSET                                                                    (0)
  #define APOLLO_FC_GLB_LO_TH_OFF_TH_MASK                                                                      (0x1FFF << APOLLO_FC_GLB_LO_TH_OFF_TH_OFFSET)

#define APOLLO_FC_P_HI_TH_ADDR                                                                                 (0x23118)
  #define APOLLO_FC_P_HI_TH_ON_TH_OFFSET                                                                       (16)
  #define APOLLO_FC_P_HI_TH_ON_TH_MASK                                                                         (0x1FFF << APOLLO_FC_P_HI_TH_ON_TH_OFFSET)
  #define APOLLO_FC_P_HI_TH_OFF_TH_OFFSET                                                                      (0)
  #define APOLLO_FC_P_HI_TH_OFF_TH_MASK                                                                        (0x1FFF << APOLLO_FC_P_HI_TH_OFF_TH_OFFSET)

#define APOLLO_FC_P_LO_TH_ADDR                                                                                 (0x2311C)
  #define APOLLO_FC_P_LO_TH_ON_TH_OFFSET                                                                       (16)
  #define APOLLO_FC_P_LO_TH_ON_TH_MASK                                                                         (0x1FFF << APOLLO_FC_P_LO_TH_ON_TH_OFFSET)
  #define APOLLO_FC_P_LO_TH_OFF_TH_OFFSET                                                                      (0)
  #define APOLLO_FC_P_LO_TH_OFF_TH_MASK                                                                        (0x1FFF << APOLLO_FC_P_LO_TH_OFF_TH_OFFSET)

#define APOLLO_FC_P_FCOFF_HI_TH_ADDR                                                                           (0x23120)
  #define APOLLO_FC_P_FCOFF_HI_TH_ON_TH_OFFSET                                                                 (16)
  #define APOLLO_FC_P_FCOFF_HI_TH_ON_TH_MASK                                                                   (0x1FFF << APOLLO_FC_P_FCOFF_HI_TH_ON_TH_OFFSET)
  #define APOLLO_FC_P_FCOFF_HI_TH_OFF_TH_OFFSET                                                                (0)
  #define APOLLO_FC_P_FCOFF_HI_TH_OFF_TH_MASK                                                                  (0x1FFF << APOLLO_FC_P_FCOFF_HI_TH_OFF_TH_OFFSET)

#define APOLLO_FC_P_FCOFF_LO_TH_ADDR                                                                           (0x23124)
  #define APOLLO_FC_P_FCOFF_LO_TH_ON_TH_OFFSET                                                                 (16)
  #define APOLLO_FC_P_FCOFF_LO_TH_ON_TH_MASK                                                                   (0x1FFF << APOLLO_FC_P_FCOFF_LO_TH_ON_TH_OFFSET)
  #define APOLLO_FC_P_FCOFF_LO_TH_OFF_TH_OFFSET                                                                (0)
  #define APOLLO_FC_P_FCOFF_LO_TH_OFF_TH_MASK                                                                  (0x1FFF << APOLLO_FC_P_FCOFF_LO_TH_OFF_TH_OFFSET)

#define APOLLO_FC_JUMBO_GLB_HI_TH_ADDR                                                                         (0x23128)
  #define APOLLO_FC_JUMBO_GLB_HI_TH_ON_TH_OFFSET                                                               (16)
  #define APOLLO_FC_JUMBO_GLB_HI_TH_ON_TH_MASK                                                                 (0x1FFF << APOLLO_FC_JUMBO_GLB_HI_TH_ON_TH_OFFSET)
  #define APOLLO_FC_JUMBO_GLB_HI_TH_OFF_TH_OFFSET                                                              (0)
  #define APOLLO_FC_JUMBO_GLB_HI_TH_OFF_TH_MASK                                                                (0x1FFF << APOLLO_FC_JUMBO_GLB_HI_TH_OFF_TH_OFFSET)

#define APOLLO_FC_JUMBO_GLB_LO_TH_ADDR                                                                         (0x2312C)
  #define APOLLO_FC_JUMBO_GLB_LO_TH_ON_TH_OFFSET                                                               (16)
  #define APOLLO_FC_JUMBO_GLB_LO_TH_ON_TH_MASK                                                                 (0x1FFF << APOLLO_FC_JUMBO_GLB_LO_TH_ON_TH_OFFSET)
  #define APOLLO_FC_JUMBO_GLB_LO_TH_OFF_TH_OFFSET                                                              (0)
  #define APOLLO_FC_JUMBO_GLB_LO_TH_OFF_TH_MASK                                                                (0x1FFF << APOLLO_FC_JUMBO_GLB_LO_TH_OFF_TH_OFFSET)

#define APOLLO_FC_JUMBO_P_HI_TH_ADDR                                                                           (0x23130)
  #define APOLLO_FC_JUMBO_P_HI_TH_ON_TH_OFFSET                                                                 (16)
  #define APOLLO_FC_JUMBO_P_HI_TH_ON_TH_MASK                                                                   (0x1FFF << APOLLO_FC_JUMBO_P_HI_TH_ON_TH_OFFSET)
  #define APOLLO_FC_JUMBO_P_HI_TH_OFF_TH_OFFSET                                                                (0)
  #define APOLLO_FC_JUMBO_P_HI_TH_OFF_TH_MASK                                                                  (0x1FFF << APOLLO_FC_JUMBO_P_HI_TH_OFF_TH_OFFSET)

#define APOLLO_FC_JUMBO_P_LO_TH_ADDR                                                                           (0x23134)
  #define APOLLO_FC_JUMBO_P_LO_TH_ON_TH_OFFSET                                                                 (16)
  #define APOLLO_FC_JUMBO_P_LO_TH_ON_TH_MASK                                                                   (0x1FFF << APOLLO_FC_JUMBO_P_LO_TH_ON_TH_OFFSET)
  #define APOLLO_FC_JUMBO_P_LO_TH_OFF_TH_OFFSET                                                                (0)
  #define APOLLO_FC_JUMBO_P_LO_TH_OFF_TH_MASK                                                                  (0x1FFF << APOLLO_FC_JUMBO_P_LO_TH_OFF_TH_OFFSET)

#define APOLLO_FC_Q_EGR_DROP_TH_ADDR(index)                                                                    (0x2D000 + (((index >> 1) << 2))) /* index: 0-7 */
  #define APOLLO_FC_Q_EGR_DROP_TH_TH_OFFSET(index)                                                             ((index & 0x1) * 13)
  #define APOLLO_FC_Q_EGR_DROP_TH_TH_MASK(index)                                                               (0x1FFF << APOLLO_FC_Q_EGR_DROP_TH_TH_OFFSET(index))

#define APOLLO_FC_P_EGR_DROP_TH_ADDR(port)                                                                     (0x2D010 + (((port >> 1) << 2))) /* port: 0-6 */
  #define APOLLO_FC_P_EGR_DROP_TH_TH_OFFSET(port)                                                              ((port & 0x1) * 13)
  #define APOLLO_FC_P_EGR_DROP_TH_TH_MASK(port)                                                                (0x1FFF << APOLLO_FC_P_EGR_DROP_TH_TH_OFFSET(port))

#define APOLLO_FC_Q_EGR_GAP_TH_ADDR                                                                            (0x2D020)
  #define APOLLO_FC_Q_EGR_GAP_TH_TH_OFFSET                                                                     (0)
  #define APOLLO_FC_Q_EGR_GAP_TH_TH_MASK                                                                       (0x1FFF << APOLLO_FC_Q_EGR_GAP_TH_TH_OFFSET)

#define APOLLO_FC_P_EGR_GAP_TH_ADDR                                                                            (0x2D024)
  #define APOLLO_FC_P_EGR_GAP_TH_TH_OFFSET                                                                     (0)
  #define APOLLO_FC_P_EGR_GAP_TH_TH_MASK                                                                       (0x1FFF << APOLLO_FC_P_EGR_GAP_TH_TH_OFFSET)

#define APOLLO_FC_P_Q_EGR_DROP_EN_ADDR(index1, index2)                                                         (0x1C0C0 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-6, index2: 0-7 */
  #define APOLLO_FC_P_Q_EGR_DROP_EN_TH_OFFSET(index2)                                                          (index2 % 0x8)
  #define APOLLO_FC_P_Q_EGR_DROP_EN_TH_MASK(index2)                                                            (0x1 << APOLLO_FC_P_Q_EGR_DROP_EN_TH_OFFSET(index2))

#define APOLLO_FC_DBG_CTRL_ADDR                                                                                (0x2D028)
  #define APOLLO_FC_DBG_CTRL_PORT_NO_OFFSET                                                                    (10)
  #define APOLLO_FC_DBG_CTRL_PORT_NO_MASK                                                                      (0xF << APOLLO_FC_DBG_CTRL_PORT_NO_OFFSET)
  #define APOLLO_FC_DBG_CTRL_CLR_TOTAL_PKTCNT_OFFSET                                                           (9)
  #define APOLLO_FC_DBG_CTRL_CLR_TOTAL_PKTCNT_MASK                                                             (0x1 << APOLLO_FC_DBG_CTRL_CLR_TOTAL_PKTCNT_OFFSET)
  #define APOLLO_FC_DBG_CTRL_CLR_PE_MAX_PAGE_CNT_OFFSET                                                        (8)
  #define APOLLO_FC_DBG_CTRL_CLR_PE_MAX_PAGE_CNT_MASK                                                          (0x1 << APOLLO_FC_DBG_CTRL_CLR_PE_MAX_PAGE_CNT_OFFSET)
  #define APOLLO_FC_DBG_CTRL_CLR_Q_MAX_PAGE_CNT_OFFSET                                                         (0)
  #define APOLLO_FC_DBG_CTRL_CLR_Q_MAX_PAGE_CNT_MASK                                                           (0xFF << APOLLO_FC_DBG_CTRL_CLR_Q_MAX_PAGE_CNT_OFFSET)

#define APOLLO_CLR_MAX_USED_PAGE_CNT_ADDR                                                                      (0x23138)
  #define APOLLO_CLR_MAX_USED_PAGE_CNT_CLR_MAX_USED_PAGE_CNT_OFFSET                                            (0)
  #define APOLLO_CLR_MAX_USED_PAGE_CNT_CLR_MAX_USED_PAGE_CNT_MASK                                              (0x1 << APOLLO_CLR_MAX_USED_PAGE_CNT_CLR_MAX_USED_PAGE_CNT_OFFSET)

#define APOLLO_FC_TOTAL_PAGE_CNT_ADDR                                                                          (0x2D02C)
  #define APOLLO_FC_TOTAL_PAGE_CNT_TOTAL_PAGE_CNT_OFFSET                                                       (0)
  #define APOLLO_FC_TOTAL_PAGE_CNT_TOTAL_PAGE_CNT_MASK                                                         (0xFFFF << APOLLO_FC_TOTAL_PAGE_CNT_TOTAL_PAGE_CNT_OFFSET)

#define APOLLO_FC_PE_USED_PAGE_CNT_ADDR(port)                                                                  (0x2D030 + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_FC_PE_USED_PAGE_CNT_PE_MAX_USED_PAGE_CNT_OFFSET                                               (16)
  #define APOLLO_FC_PE_USED_PAGE_CNT_PE_MAX_USED_PAGE_CNT_MASK                                                 (0x1FFF << APOLLO_FC_PE_USED_PAGE_CNT_PE_MAX_USED_PAGE_CNT_OFFSET)
  #define APOLLO_FC_PE_USED_PAGE_CNT_PE_USED_PAGE_CNT_OFFSET                                                   (0)
  #define APOLLO_FC_PE_USED_PAGE_CNT_PE_USED_PAGE_CNT_MASK                                                     (0x1FFF << APOLLO_FC_PE_USED_PAGE_CNT_PE_USED_PAGE_CNT_OFFSET)

#define APOLLO_FC_Q_USED_PAGE_CNT_ADDR(index1, index2)                                                         (0x2D04C + (index1 << 5) + (((index2) << 2))) /* index1: 0-5, index2: 0-7 */
  #define APOLLO_FC_Q_USED_PAGE_CNT_Q_MAX_USED_PAGE_CNT_OFFSET                                                 (16)
  #define APOLLO_FC_Q_USED_PAGE_CNT_Q_MAX_USED_PAGE_CNT_MASK                                                   (0x1FFF << APOLLO_FC_Q_USED_PAGE_CNT_Q_MAX_USED_PAGE_CNT_OFFSET)
  #define APOLLO_FC_Q_USED_PAGE_CNT_Q_USED_PAGE_CNT_OFFSET                                                     (0)
  #define APOLLO_FC_Q_USED_PAGE_CNT_Q_USED_PAGE_CNT_MASK                                                       (0x1FFF << APOLLO_FC_Q_USED_PAGE_CNT_Q_USED_PAGE_CNT_OFFSET)

#define APOLLO_FC_TL_USED_PAGE_CNT_ADDR                                                                        (0x2313C)
  #define APOLLO_FC_TL_USED_PAGE_CNT_TL_MAX_USED_PAGE_CNT_OFFSET                                               (16)
  #define APOLLO_FC_TL_USED_PAGE_CNT_TL_MAX_USED_PAGE_CNT_MASK                                                 (0x1FFF << APOLLO_FC_TL_USED_PAGE_CNT_TL_MAX_USED_PAGE_CNT_OFFSET)
  #define APOLLO_FC_TL_USED_PAGE_CNT_TL_USED_PAGE_CNT_OFFSET                                                   (0)
  #define APOLLO_FC_TL_USED_PAGE_CNT_TL_USED_PAGE_CNT_MASK                                                     (0x1FFF << APOLLO_FC_TL_USED_PAGE_CNT_TL_USED_PAGE_CNT_OFFSET)

#define APOLLO_FC_PUB_USED_PAGE_CNT_ADDR                                                                       (0x23140)
  #define APOLLO_FC_PUB_USED_PAGE_CNT_PUB_MAX_USED_PAGE_CNT_OFFSET                                             (16)
  #define APOLLO_FC_PUB_USED_PAGE_CNT_PUB_MAX_USED_PAGE_CNT_MASK                                               (0x1FFF << APOLLO_FC_PUB_USED_PAGE_CNT_PUB_MAX_USED_PAGE_CNT_OFFSET)
  #define APOLLO_FC_PUB_USED_PAGE_CNT_PUB_USED_PAGE_CNT_OFFSET                                                 (0)
  #define APOLLO_FC_PUB_USED_PAGE_CNT_PUB_USED_PAGE_CNT_MASK                                                   (0x1FFF << APOLLO_FC_PUB_USED_PAGE_CNT_PUB_USED_PAGE_CNT_OFFSET)

#define APOLLO_FC_PUB_FCOFF_USED_PAGE_CNT_ADDR                                                                 (0x23144)
  #define APOLLO_FC_PUB_FCOFF_USED_PAGE_CNT_PUB_FCOFF_MAX_USED_PAGE_CNT_OFFSET                                 (16)
  #define APOLLO_FC_PUB_FCOFF_USED_PAGE_CNT_PUB_FCOFF_MAX_USED_PAGE_CNT_MASK                                   (0x1FFF << APOLLO_FC_PUB_FCOFF_USED_PAGE_CNT_PUB_FCOFF_MAX_USED_PAGE_CNT_OFFSET)
  #define APOLLO_FC_PUB_FCOFF_USED_PAGE_CNT_PUB_FCOFF_USED_PAGE_CNT_OFFSET                                     (0)
  #define APOLLO_FC_PUB_FCOFF_USED_PAGE_CNT_PUB_FCOFF_USED_PAGE_CNT_MASK                                       (0x1FFF << APOLLO_FC_PUB_FCOFF_USED_PAGE_CNT_PUB_FCOFF_USED_PAGE_CNT_OFFSET)

#define APOLLO_FC_PUB_JUMBO_USED_PAGE_CNT_ADDR                                                                 (0x23148)
  #define APOLLO_FC_PUB_JUMBO_USED_PAGE_CNT_PUB_JUMBO_MAX_USED_PAGE_CNT_OFFSET                                 (16)
  #define APOLLO_FC_PUB_JUMBO_USED_PAGE_CNT_PUB_JUMBO_MAX_USED_PAGE_CNT_MASK                                   (0x1FFF << APOLLO_FC_PUB_JUMBO_USED_PAGE_CNT_PUB_JUMBO_MAX_USED_PAGE_CNT_OFFSET)
  #define APOLLO_FC_PUB_JUMBO_USED_PAGE_CNT_PUB_JUMBO_USED_PAGE_CNT_OFFSET                                     (0)
  #define APOLLO_FC_PUB_JUMBO_USED_PAGE_CNT_PUB_JUMBO_USED_PAGE_CNT_MASK                                       (0x1FFF << APOLLO_FC_PUB_JUMBO_USED_PAGE_CNT_PUB_JUMBO_USED_PAGE_CNT_OFFSET)

#define APOLLO_FC_P_USED_PAGE_CNT_ADDR(port)                                                                   (0x2314C + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_FC_P_USED_PAGE_CNT_P_MAX_USED_PAGE_CNT_OFFSET                                                 (16)
  #define APOLLO_FC_P_USED_PAGE_CNT_P_MAX_USED_PAGE_CNT_MASK                                                   (0x1FFF << APOLLO_FC_P_USED_PAGE_CNT_P_MAX_USED_PAGE_CNT_OFFSET)
  #define APOLLO_FC_P_USED_PAGE_CNT_P_USED_PAGE_CNT_OFFSET                                                     (0)
  #define APOLLO_FC_P_USED_PAGE_CNT_P_USED_PAGE_CNT_MASK                                                       (0x1FFF << APOLLO_FC_P_USED_PAGE_CNT_P_USED_PAGE_CNT_OFFSET)

#define APOLLO_FC_P_DBG_PKT_PAGE_CNT_ADDR(port)                                                                (0x20038 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_FC_P_DBG_PKT_PAGE_CNT_PKT_PAGE_CNT_OFFSET                                                     (0)
  #define APOLLO_FC_P_DBG_PKT_PAGE_CNT_PKT_PAGE_CNT_MASK                                                       (0x1FFF << APOLLO_FC_P_DBG_PKT_PAGE_CNT_PKT_PAGE_CNT_OFFSET)

#define APOLLO_FC_PON_GLB_HI_TH_ADDR                                                                           (0x23168)
  #define APOLLO_FC_PON_GLB_HI_TH_ON_TH_OFFSET                                                                 (16)
  #define APOLLO_FC_PON_GLB_HI_TH_ON_TH_MASK                                                                   (0x1FFF << APOLLO_FC_PON_GLB_HI_TH_ON_TH_OFFSET)
  #define APOLLO_FC_PON_GLB_HI_TH_OFF_TH_OFFSET                                                                (0)
  #define APOLLO_FC_PON_GLB_HI_TH_OFF_TH_MASK                                                                  (0x1FFF << APOLLO_FC_PON_GLB_HI_TH_OFF_TH_OFFSET)

#define APOLLO_FC_PON_GLB_LO_TH_ADDR                                                                           (0x2316C)
  #define APOLLO_FC_PON_GLB_LO_TH_ON_TH_OFFSET                                                                 (16)
  #define APOLLO_FC_PON_GLB_LO_TH_ON_TH_MASK                                                                   (0x1FFF << APOLLO_FC_PON_GLB_LO_TH_ON_TH_OFFSET)
  #define APOLLO_FC_PON_GLB_LO_TH_OFF_TH_OFFSET                                                                (0)
  #define APOLLO_FC_PON_GLB_LO_TH_OFF_TH_MASK                                                                  (0x1FFF << APOLLO_FC_PON_GLB_LO_TH_OFF_TH_OFFSET)

#define APOLLO_FC_PON_P_HI_TH_ADDR                                                                             (0x23170)
  #define APOLLO_FC_PON_P_HI_TH_ON_TH_OFFSET                                                                   (16)
  #define APOLLO_FC_PON_P_HI_TH_ON_TH_MASK                                                                     (0x1FFF << APOLLO_FC_PON_P_HI_TH_ON_TH_OFFSET)
  #define APOLLO_FC_PON_P_HI_TH_OFF_TH_OFFSET                                                                  (0)
  #define APOLLO_FC_PON_P_HI_TH_OFF_TH_MASK                                                                    (0x1FFF << APOLLO_FC_PON_P_HI_TH_OFF_TH_OFFSET)

#define APOLLO_FC_PON_P_LO_TH_ADDR                                                                             (0x23174)
  #define APOLLO_FC_PON_P_LO_TH_ON_TH_OFFSET                                                                   (16)
  #define APOLLO_FC_PON_P_LO_TH_ON_TH_MASK                                                                     (0x1FFF << APOLLO_FC_PON_P_LO_TH_ON_TH_OFFSET)
  #define APOLLO_FC_PON_P_LO_TH_OFF_TH_OFFSET                                                                  (0)
  #define APOLLO_FC_PON_P_LO_TH_OFF_TH_MASK                                                                    (0x1FFF << APOLLO_FC_PON_P_LO_TH_OFF_TH_OFFSET)

#define APOLLO_FC_PON_Q_EGR_DROP_IDX_ADDR(index)                                                               (0x23178 + (((index / 10) << 2))) /* index: 0-127 */
  #define APOLLO_FC_PON_Q_EGR_DROP_IDX_IDX_OFFSET(index)                                                       ((index % 0xA) * 3)
  #define APOLLO_FC_PON_Q_EGR_DROP_IDX_IDX_MASK(index)                                                         (0x7 << APOLLO_FC_PON_Q_EGR_DROP_IDX_IDX_OFFSET(index))

#define APOLLO_FC_PON_Q_EGR_DROP_TH_ADDR(index)                                                                (0x231AC + (((index >> 1) << 2))) /* index: 0-7 */
  #define APOLLO_FC_PON_Q_EGR_DROP_TH_TH_OFFSET(index)                                                         ((index & 0x1) * 13)
  #define APOLLO_FC_PON_Q_EGR_DROP_TH_TH_MASK(index)                                                           (0x1FFF << APOLLO_FC_PON_Q_EGR_DROP_TH_TH_OFFSET(index))

#define APOLLO_FC_PON_Q_EGR_GAP_TH_ADDR                                                                        (0x231BC)
  #define APOLLO_FC_PON_Q_EGR_GAP_TH_TH_OFFSET                                                                 (0)
  #define APOLLO_FC_PON_Q_EGR_GAP_TH_TH_MASK                                                                   (0x1FFF << APOLLO_FC_PON_Q_EGR_GAP_TH_TH_OFFSET)

#define APOLLO_FC_PON_Q_USED_PAGE_CTRL_ADDR                                                                    (0x231C0)
  #define APOLLO_FC_PON_Q_USED_PAGE_CTRL_CLR_MAX_PAGE_CNT_OFFSET                                               (7)
  #define APOLLO_FC_PON_Q_USED_PAGE_CTRL_CLR_MAX_PAGE_CNT_MASK                                                 (0x1 << APOLLO_FC_PON_Q_USED_PAGE_CTRL_CLR_MAX_PAGE_CNT_OFFSET)
  #define APOLLO_FC_PON_Q_USED_PAGE_CTRL_QID_OFFSET                                                            (0)
  #define APOLLO_FC_PON_Q_USED_PAGE_CTRL_QID_MASK                                                              (0x7F << APOLLO_FC_PON_Q_USED_PAGE_CTRL_QID_OFFSET)

#define APOLLO_FC_PON_Q_USED_PAGE_CNT_ADDR                                                                     (0x231C4)
  #define APOLLO_FC_PON_Q_USED_PAGE_CNT_Q_MAX_USED_PAGE_CNT_OFFSET                                             (16)
  #define APOLLO_FC_PON_Q_USED_PAGE_CNT_Q_MAX_USED_PAGE_CNT_MASK                                               (0x1FFF << APOLLO_FC_PON_Q_USED_PAGE_CNT_Q_MAX_USED_PAGE_CNT_OFFSET)
  #define APOLLO_FC_PON_Q_USED_PAGE_CNT_Q_USED_PAGE_CNT_OFFSET                                                 (0)
  #define APOLLO_FC_PON_Q_USED_PAGE_CNT_Q_USED_PAGE_CNT_MASK                                                   (0x1FFF << APOLLO_FC_PON_Q_USED_PAGE_CNT_Q_USED_PAGE_CNT_OFFSET)

#define APOLLO_TH_TX_PREFET_ADDR                                                                               (0x2D10C)
  #define APOLLO_TH_TX_PREFET_CFG_TH_TX_PREFET_OFFSET                                                          (0)
  #define APOLLO_TH_TX_PREFET_CFG_TH_TX_PREFET_MASK                                                            (0xFF << APOLLO_TH_TX_PREFET_CFG_TH_TX_PREFET_OFFSET)

#define APOLLO_LOW_QUEUE_TH_ADDR                                                                               (0x2D110)
  #define APOLLO_LOW_QUEUE_TH_LOW_QUEUE_TH_OFFSET                                                              (0)
  #define APOLLO_LOW_QUEUE_TH_LOW_QUEUE_TH_MASK                                                                (0x1FFF << APOLLO_LOW_QUEUE_TH_LOW_QUEUE_TH_OFFSET)

#define APOLLO_HIGH_QUEUE_MSK_ADDR(port)                                                                       (0x2D114 + (((port >> 2) << 2))) /* port: 0-6 */
  #define APOLLO_HIGH_QUEUE_MSK_HIGH_QUEUE_MSK_OFFSET(port)                                                    ((port & 0x3) << 3)
  #define APOLLO_HIGH_QUEUE_MSK_HIGH_QUEUE_MSK_MASK(port)                                                      (0xFF << APOLLO_HIGH_QUEUE_MSK_HIGH_QUEUE_MSK_OFFSET(port))

/*
 * Feature: Congestion Avoidance 
 */
#define APOLLO_SC_P_CTRL_0_ADDR(port)                                                                          (0x2003C + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SC_P_CTRL_0_CGST_TMR_OFFSET                                                                   (4)
  #define APOLLO_SC_P_CTRL_0_CGST_TMR_MASK                                                                     (0xF << APOLLO_SC_P_CTRL_0_CGST_TMR_OFFSET)
  #define APOLLO_SC_P_CTRL_0_CGST_SUST_TMR_LMT_OFFSET                                                          (0)
  #define APOLLO_SC_P_CTRL_0_CGST_SUST_TMR_LMT_MASK                                                            (0xF << APOLLO_SC_P_CTRL_0_CGST_SUST_TMR_LMT_OFFSET)

#define APOLLO_SC_P_CTRL_1_ADDR                                                                                (0x1D018)
  #define APOLLO_SC_P_CTRL_1_CGST_IND_OFFSET                                                                   (0)
  #define APOLLO_SC_P_CTRL_1_CGST_IND_MASK                                                                     (0x7F << APOLLO_SC_P_CTRL_1_CGST_IND_OFFSET)

/*
 * Feature: Packet Aging 
 */
/*
 * Feature: (IEEE802.1p) Priority 
 */
/*
 * Feature: Queue Management 
 */
#define APOLLO_QOS_INTPRI_TO_QID_ADDR(index1, index2)                                                          (0x1C0DC + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-3, index2: 0-7 */
  #define APOLLO_QOS_INTPRI_TO_QID_PRI_TO_QID_OFFSET(index2)                                                   ((index2 & 0x7) * 3)
  #define APOLLO_QOS_INTPRI_TO_QID_PRI_TO_QID_MASK(index2)                                                     (0x7 << APOLLO_QOS_INTPRI_TO_QID_PRI_TO_QID_OFFSET(index2))

#define APOLLO_QOS_PORT_QMAP_CTRL_ADDR(port)                                                                   (0x1C0EC + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_QOS_PORT_QMAP_CTRL_IDX_OFFSET(port)                                                           ((port % 0x7) << 1)
  #define APOLLO_QOS_PORT_QMAP_CTRL_IDX_MASK(port)                                                             (0x3 << APOLLO_QOS_PORT_QMAP_CTRL_IDX_OFFSET(port))

#define APOLLO_QOS_PRI_REMAP_IN_CPU_ADDR(index)                                                                (0x1C0F0 + (((index >> 3) << 2))) /* index: 0-7 */
  #define APOLLO_QOS_PRI_REMAP_IN_CPU_PRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define APOLLO_QOS_PRI_REMAP_IN_CPU_PRI_MASK(index)                                                          (0x7 << APOLLO_QOS_PRI_REMAP_IN_CPU_PRI_OFFSET(index))

/*
 * Feature: Ingress Priority Decision 
 */
#define APOLLO_QOS_1Q_PRI_REMAP_ADDR(index)                                                                    (0x1C0F4 + (((index >> 3) << 2))) /* index: 0-7 */
  #define APOLLO_QOS_1Q_PRI_REMAP_INTPRI_1Q_OFFSET(index)                                                      ((index & 0x7) * 3)
  #define APOLLO_QOS_1Q_PRI_REMAP_INTPRI_1Q_MASK(index)                                                        (0x7 << APOLLO_QOS_1Q_PRI_REMAP_INTPRI_1Q_OFFSET(index))

#define APOLLO_QOS_DSCP_REMAP_ADDR(index)                                                                      (0x1C0F8 + (((index / 10) << 2))) /* index: 0-63 */
  #define APOLLO_QOS_DSCP_REMAP_INTPRI_DSCP_OFFSET(index)                                                      ((index % 0xA) * 3)
  #define APOLLO_QOS_DSCP_REMAP_INTPRI_DSCP_MASK(index)                                                        (0x7 << APOLLO_QOS_DSCP_REMAP_INTPRI_DSCP_OFFSET(index))

#define APOLLO_QOS_PB_PRI_ADDR(port)                                                                           (0x1C114 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_QOS_PB_PRI_INTPRI_PB_OFFSET(port)                                                             ((port % 0x7) * 3)
  #define APOLLO_QOS_PB_PRI_INTPRI_PB_MASK(port)                                                               (0x7 << APOLLO_QOS_PB_PRI_INTPRI_PB_OFFSET(port))

#define APOLLO_PRI_SEL_TBL_CTRL_ADDR                                                                           (0x1C118)
  #define APOLLO_PRI_SEL_TBL_CTRL_SVLAN_WEIGHT_OFFSET                                                          (28)
  #define APOLLO_PRI_SEL_TBL_CTRL_SVLAN_WEIGHT_MASK                                                            (0xF << APOLLO_PRI_SEL_TBL_CTRL_SVLAN_WEIGHT_OFFSET)
  #define APOLLO_PRI_SEL_TBL_CTRL_SA_WEIGHT_OFFSET                                                             (24)
  #define APOLLO_PRI_SEL_TBL_CTRL_SA_WEIGHT_MASK                                                               (0xF << APOLLO_PRI_SEL_TBL_CTRL_SA_WEIGHT_OFFSET)
  #define APOLLO_PRI_SEL_TBL_CTRL_LUTFWD_WEIGHT_OFFSET                                                         (20)
  #define APOLLO_PRI_SEL_TBL_CTRL_LUTFWD_WEIGHT_MASK                                                           (0xF << APOLLO_PRI_SEL_TBL_CTRL_LUTFWD_WEIGHT_OFFSET)
  #define APOLLO_PRI_SEL_TBL_CTRL_CVLAN_WEIGHT_OFFSET                                                          (16)
  #define APOLLO_PRI_SEL_TBL_CTRL_CVLAN_WEIGHT_MASK                                                            (0xF << APOLLO_PRI_SEL_TBL_CTRL_CVLAN_WEIGHT_OFFSET)
  #define APOLLO_PRI_SEL_TBL_CTRL_ACL_WEIGHT_OFFSET                                                            (12)
  #define APOLLO_PRI_SEL_TBL_CTRL_ACL_WEIGHT_MASK                                                              (0xF << APOLLO_PRI_SEL_TBL_CTRL_ACL_WEIGHT_OFFSET)
  #define APOLLO_PRI_SEL_TBL_CTRL_DSCP_WEIGHT_OFFSET                                                           (8)
  #define APOLLO_PRI_SEL_TBL_CTRL_DSCP_WEIGHT_MASK                                                             (0xF << APOLLO_PRI_SEL_TBL_CTRL_DSCP_WEIGHT_OFFSET)
  #define APOLLO_PRI_SEL_TBL_CTRL_DOT1Q_WEIGHT_OFFSET                                                          (4)
  #define APOLLO_PRI_SEL_TBL_CTRL_DOT1Q_WEIGHT_MASK                                                            (0xF << APOLLO_PRI_SEL_TBL_CTRL_DOT1Q_WEIGHT_OFFSET)
  #define APOLLO_PRI_SEL_TBL_CTRL_PORT_WEIGHT_OFFSET                                                           (0)
  #define APOLLO_PRI_SEL_TBL_CTRL_PORT_WEIGHT_MASK                                                             (0xF << APOLLO_PRI_SEL_TBL_CTRL_PORT_WEIGHT_OFFSET)

#define APOLLO_PRI_SEL_TBL_CTRL2_ADDR                                                                          (0x1C11C)
  #define APOLLO_PRI_SEL_TBL_CTRL2_L4_WEIGHT_OFFSET                                                            (0)
  #define APOLLO_PRI_SEL_TBL_CTRL2_L4_WEIGHT_MASK                                                              (0xF << APOLLO_PRI_SEL_TBL_CTRL2_L4_WEIGHT_OFFSET)

/*
 * Feature: Remarking 
 */
#define APOLLO_RMK_DOT1Q_RMK_EN_CTRL_ADDR(port)                                                                (0x20040 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_RMK_DOT1Q_RMK_EN_CTRL_EN_OFFSET                                                               (0)
  #define APOLLO_RMK_DOT1Q_RMK_EN_CTRL_EN_MASK                                                                 (0x1 << APOLLO_RMK_DOT1Q_RMK_EN_CTRL_EN_OFFSET)

#define APOLLO_RMK_1Q_CTRL_ADDR(index)                                                                         (0x231C8 + (((index >> 3) << 2))) /* index: 0-7 */
  #define APOLLO_RMK_1Q_CTRL_INTPRI_1Q_OFFSET(index)                                                           ((index & 0x7) * 3)
  #define APOLLO_RMK_1Q_CTRL_INTPRI_1Q_MASK(index)                                                             (0x7 << APOLLO_RMK_1Q_CTRL_INTPRI_1Q_OFFSET(index))

#define APOLLO_RMK_DSCP_RMK_EN_CTRL_ADDR(port)                                                                 (0x231CC + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_RMK_DSCP_RMK_EN_CTRL_EN_OFFSET                                                                (0)
  #define APOLLO_RMK_DSCP_RMK_EN_CTRL_EN_MASK                                                                  (0x1 << APOLLO_RMK_DSCP_RMK_EN_CTRL_EN_OFFSET)

#define APOLLO_RMK_DSCP_CTRL_ADDR(index)                                                                       (0x1102C + (((index / 5) << 2))) /* index: 0-63 */
  #define APOLLO_RMK_DSCP_CTRL_INTPRI_DSCP_OFFSET(index)                                                       ((index % 0x5) * 6)
  #define APOLLO_RMK_DSCP_CTRL_INTPRI_DSCP_MASK(index)                                                         (0x3F << APOLLO_RMK_DSCP_CTRL_INTPRI_DSCP_OFFSET(index))

#define APOLLO_RMK_DSCP_INT_PRI_CTRL_ADDR(index)                                                               (0x11060 + (((index / 5) << 2))) /* index: 0-7 */
  #define APOLLO_RMK_DSCP_INT_PRI_CTRL_INTPRI_DSCP_OFFSET(index)                                               ((index % 0x5) * 6)
  #define APOLLO_RMK_DSCP_INT_PRI_CTRL_INTPRI_DSCP_MASK(index)                                                 (0x3F << APOLLO_RMK_DSCP_INT_PRI_CTRL_INTPRI_DSCP_OFFSET(index))

#define APOLLO_RMK_P_DSCP_SEL_ADDR(index)                                                                      (0x2A200 + (((index / 7) << 2))) /* index: 0-6 */
  #define APOLLO_RMK_P_DSCP_SEL_SEL_OFFSET(index)                                                              (index % 0x7)
  #define APOLLO_RMK_P_DSCP_SEL_SEL_MASK(index)                                                                (0x1 << APOLLO_RMK_P_DSCP_SEL_SEL_OFFSET(index))

/*
 * Feature: Scheduling 
 */
#define APOLLO_WFQ_CTRL_ADDR                                                                                   (0x2D800)
  #define APOLLO_WFQ_CTRL_WFQ_IFG_OFFSET                                                                       (16)
  #define APOLLO_WFQ_CTRL_WFQ_IFG_MASK                                                                         (0x1 << APOLLO_WFQ_CTRL_WFQ_IFG_OFFSET)
  #define APOLLO_WFQ_CTRL_WFQ_BURSTSIZE_OFFSET                                                                 (0)
  #define APOLLO_WFQ_CTRL_WFQ_BURSTSIZE_MASK                                                                   (0xFFFF << APOLLO_WFQ_CTRL_WFQ_BURSTSIZE_OFFSET)

#define APOLLO_EGR_BWCTRL_P_CTRL_ADDR(port)                                                                    (0x2D804 + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_EGR_BWCTRL_P_CTRL_RATE_OFFSET                                                                 (1)
  #define APOLLO_EGR_BWCTRL_P_CTRL_RATE_MASK                                                                   (0x1FFFF << APOLLO_EGR_BWCTRL_P_CTRL_RATE_OFFSET)

#define APOLLO_LINE_RATE_1G_ADDR                                                                               (0x2D820)
  #define APOLLO_LINE_RATE_1G_RATE_OFFSET                                                                      (0)
  #define APOLLO_LINE_RATE_1G_RATE_MASK                                                                        (0x1FFFF << APOLLO_LINE_RATE_1G_RATE_OFFSET)

#define APOLLO_LINE_RATE_100M_ADDR                                                                             (0x2D824)
  #define APOLLO_LINE_RATE_100M_RATE_OFFSET                                                                    (0)
  #define APOLLO_LINE_RATE_100M_RATE_MASK                                                                      (0x1FFFF << APOLLO_LINE_RATE_100M_RATE_OFFSET)

#define APOLLO_LINE_RATE_10M_ADDR                                                                              (0x2D828)
  #define APOLLO_LINE_RATE_10M_RATE_OFFSET                                                                     (0)
  #define APOLLO_LINE_RATE_10M_RATE_MASK                                                                       (0x1FFFF << APOLLO_LINE_RATE_10M_RATE_OFFSET)

#define APOLLO_WFQ_P02_CFG0_ADDR(port)                                                                         (0x2D82C + (((port >> 1) << 2))) /* port: 0-2 */
  #define APOLLO_WFQ_P02_CFG0_WEIGHT0_OFFSET(port)                                                             ((port & 0x1) << 4)
  #define APOLLO_WFQ_P02_CFG0_WEIGHT0_MASK(port)                                                               (0xFFFF << APOLLO_WFQ_P02_CFG0_WEIGHT0_OFFSET(port))

#define APOLLO_WFQ_P02_CFG1_7_ADDR(index1, index2)                                                             (0x2D834 + (index1 << 3) + ((((index2 - 1) >> 2) << 2))) /* index1: 0-2, index2: 1-7 */
  #define APOLLO_WFQ_P02_CFG1_7_WEIGHT1_7_OFFSET(index2)                                                       (((index2) - 1& 0x3) * 7)
  #define APOLLO_WFQ_P02_CFG1_7_WEIGHT1_7_MASK(index2)                                                         (0x7F << APOLLO_WFQ_P02_CFG1_7_WEIGHT1_7_OFFSET(index2))

#define APOLLO_WFQ_P46_CFG0_ADDR(port)                                                                         (0x2D84C + (((port >> 1) << 2))) /* port: 0-2 */
  #define APOLLO_WFQ_P46_CFG0_WEIGHT0_OFFSET(port)                                                             ((port & 0x1) << 4)
  #define APOLLO_WFQ_P46_CFG0_WEIGHT0_MASK(port)                                                               (0xFFFF << APOLLO_WFQ_P46_CFG0_WEIGHT0_OFFSET(port))

#define APOLLO_WFQ_P46_CFG1_7_ADDR(index1, index2)                                                             (0x2D854 + (index1 << 3) + ((((index2 - 1) >> 2) << 2))) /* index1: 0-2, index2: 1-7 */
  #define APOLLO_WFQ_P46_CFG1_7_WEIGHT1_7_OFFSET(index2)                                                       (((index2) - 1& 0x3) * 7)
  #define APOLLO_WFQ_P46_CFG1_7_WEIGHT1_7_MASK(index2)                                                         (0x7F << APOLLO_WFQ_P46_CFG1_7_WEIGHT1_7_OFFSET(index2))

#define APOLLO_WFQ_TYPE_P02_CFG_ADDR(index1, index2)                                                           (0x2D86C + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-2, index2: 0-7 */
  #define APOLLO_WFQ_TYPE_P02_CFG_QUEUE_TYPE_OFFSET(index2)                                                    (index2 % 0x8)
  #define APOLLO_WFQ_TYPE_P02_CFG_QUEUE_TYPE_MASK(index2)                                                      (0x1 << APOLLO_WFQ_TYPE_P02_CFG_QUEUE_TYPE_OFFSET(index2))

#define APOLLO_WFQ_TYPE_P46_CFG_ADDR(index1, index2)                                                           (0x2D878 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-2, index2: 0-7 */
  #define APOLLO_WFQ_TYPE_P46_CFG_QUEUE_TYPE_OFFSET(index2)                                                    (index2 % 0x8)
  #define APOLLO_WFQ_TYPE_P46_CFG_QUEUE_TYPE_MASK(index2)                                                      (0x1 << APOLLO_WFQ_TYPE_P46_CFG_QUEUE_TYPE_OFFSET(index2))

#define APOLLO_APR_EN_P02_CFG_ADDR(index1, index2)                                                             (0x2D884 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-2, index2: 0-7 */
  #define APOLLO_APR_EN_P02_CFG_EN_OFFSET(index2)                                                              (index2 % 0x8)
  #define APOLLO_APR_EN_P02_CFG_EN_MASK(index2)                                                                (0x1 << APOLLO_APR_EN_P02_CFG_EN_OFFSET(index2))

#define APOLLO_APR_EN_P46_CFG_ADDR(index1, index2)                                                             (0x2D890 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-2, index2: 0-7 */
  #define APOLLO_APR_EN_P46_CFG_EN_OFFSET(index2)                                                              (index2 % 0x8)
  #define APOLLO_APR_EN_P46_CFG_EN_MASK(index2)                                                                (0x1 << APOLLO_APR_EN_P46_CFG_EN_OFFSET(index2))

#define APOLLO_CPU_PORT_RATE_CFG_ADDR                                                                          (0x2D89C)
  #define APOLLO_CPU_PORT_RATE_CFG_BYPASS_LINE_RATE_OFFSET                                                     (0)
  #define APOLLO_CPU_PORT_RATE_CFG_BYPASS_LINE_RATE_MASK                                                       (0x1 << APOLLO_CPU_PORT_RATE_CFG_BYPASS_LINE_RATE_OFFSET)

#define APOLLO_APR_METER_P02_CFG_ADDR(index1, index2)                                                          (0x2D8A0 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-2, index2: 0-7 */
  #define APOLLO_APR_METER_P02_CFG_IDX_OFFSET(index2)                                                          ((index2 & 0x7) * 3)
  #define APOLLO_APR_METER_P02_CFG_IDX_MASK(index2)                                                            (0x7 << APOLLO_APR_METER_P02_CFG_IDX_OFFSET(index2))

#define APOLLO_APR_METER_P46_CFG_ADDR(index1, index2)                                                          (0x2D8AC + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-2, index2: 0-7 */
  #define APOLLO_APR_METER_P46_CFG_IDX_OFFSET(index2)                                                          ((index2 & 0x7) * 3)
  #define APOLLO_APR_METER_P46_CFG_IDX_MASK(index2)                                                            (0x7 << APOLLO_APR_METER_P46_CFG_IDX_OFFSET(index2))

#define APOLLO_P_QUEUE_EMPTY_ADDR                                                                              (0x2D11C)
  #define APOLLO_P_QUEUE_EMPTY_EMPTY_OFFSET                                                                    (0)
  #define APOLLO_P_QUEUE_EMPTY_EMPTY_MASK                                                                      (0x7F << APOLLO_P_QUEUE_EMPTY_EMPTY_OFFSET)

/*
 * Feature: PIE Template 
 */
#define APOLLO_ACL_TEMPLATE_CTRL_ADDR(index1, index2)                                                          (0x15000 + (index1 << 3) + (((index2 >> 2) << 2))) /* index1: 0-3, index2: 0-7 */
  #define APOLLO_ACL_TEMPLATE_CTRL_FIELD_OFFSET(index2)                                                        ((index2 & 0x3) * 7)
  #define APOLLO_ACL_TEMPLATE_CTRL_FIELD_MASK(index2)                                                          (0x7F << APOLLO_ACL_TEMPLATE_CTRL_FIELD_OFFSET(index2))

/*
 * Feature: Flow Classification (Flow Table) 
 */
#define APOLLO_CF_OP_DS_ADDR(index)                                                                            (0x15020 + (((index >> 5) << 2))) /* index: 0-511 */
  #define APOLLO_CF_OP_DS_NOT_DS_OFFSET(index)                                                                 (index % 0x20)
  #define APOLLO_CF_OP_DS_NOT_DS_MASK(index)                                                                   (0x1 << APOLLO_CF_OP_DS_NOT_DS_OFFSET(index))

#define APOLLO_CF_OP_US_ADDR(index)                                                                            (0x15060 + (((index >> 5) << 2))) /* index: 0-511 */
  #define APOLLO_CF_OP_US_NOT_US_OFFSET(index)                                                                 (index % 0x20)
  #define APOLLO_CF_OP_US_NOT_US_MASK(index)                                                                   (0x1 << APOLLO_CF_OP_US_NOT_US_OFFSET(index))

#define APOLLO_CF_VALID_ADDR(index)                                                                            (0x150A0 + (((index >> 5) << 2))) /* index: 0-511 */
  #define APOLLO_CF_VALID_VALID_OFFSET(index)                                                                  (index % 0x20)
  #define APOLLO_CF_VALID_VALID_MASK(index)                                                                    (0x1 << APOLLO_CF_VALID_VALID_OFFSET(index))

#define APOLLO_CF_CFG_ADDR                                                                                     (0x150E0)
  #define APOLLO_CF_CFG_CF_US_PERMIT_OFFSET                                                                    (0)
  #define APOLLO_CF_CFG_CF_US_PERMIT_MASK                                                                      (0x3 << APOLLO_CF_CFG_CF_US_PERMIT_OFFSET)

/*
 * Feature: Ingress ACL 
 */
#define APOLLO_ACL_EN_ADDR(port)                                                                               (0x150E4 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_ACL_EN_EN_OFFSET(port)                                                                        (port % 0x7)
  #define APOLLO_ACL_EN_EN_MASK(port)                                                                          (0x1 << APOLLO_ACL_EN_EN_OFFSET(port))

#define APOLLO_ACL_PERMIT_ADDR(port)                                                                           (0x150E8 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_ACL_PERMIT_PERMIT_OFFSET(port)                                                                (port % 0x7)
  #define APOLLO_ACL_PERMIT_PERMIT_MASK(port)                                                                  (0x1 << APOLLO_ACL_PERMIT_PERMIT_OFFSET(port))

#define APOLLO_ACL_ACTION_ADDR(index)                                                                          (0x150EC + (((index) << 2))) /* index: 0-127 */
  #define APOLLO_ACL_ACTION_VALID_OFFSET                                                                       (7)
  #define APOLLO_ACL_ACTION_VALID_MASK                                                                         (0x1 << APOLLO_ACL_ACTION_VALID_OFFSET)
  #define APOLLO_ACL_ACTION_NOT_OFFSET                                                                         (6)
  #define APOLLO_ACL_ACTION_NOT_MASK                                                                           (0x1 << APOLLO_ACL_ACTION_NOT_OFFSET)
  #define APOLLO_ACL_ACTION_INT_CF_OFFSET                                                                      (5)
  #define APOLLO_ACL_ACTION_INT_CF_MASK                                                                        (0x1 << APOLLO_ACL_ACTION_INT_CF_OFFSET)
  #define APOLLO_ACL_ACTION_FWD_OFFSET                                                                         (4)
  #define APOLLO_ACL_ACTION_FWD_MASK                                                                           (0x1 << APOLLO_ACL_ACTION_FWD_OFFSET)
  #define APOLLO_ACL_ACTION_POLICING_OFFSET                                                                    (3)
  #define APOLLO_ACL_ACTION_POLICING_MASK                                                                      (0x1 << APOLLO_ACL_ACTION_POLICING_OFFSET)
  #define APOLLO_ACL_ACTION_PRI_OFFSET                                                                         (2)
  #define APOLLO_ACL_ACTION_PRI_MASK                                                                           (0x1 << APOLLO_ACL_ACTION_PRI_OFFSET)
  #define APOLLO_ACL_ACTION_SVLAN_OFFSET                                                                       (1)
  #define APOLLO_ACL_ACTION_SVLAN_MASK                                                                         (0x1 << APOLLO_ACL_ACTION_SVLAN_OFFSET)
  #define APOLLO_ACL_ACTION_CVLAN_OFFSET                                                                       (0)
  #define APOLLO_ACL_ACTION_CVLAN_MASK                                                                         (0x1 << APOLLO_ACL_ACTION_CVLAN_OFFSET)

#define APOLLO_ACL_CFG_ADDR                                                                                    (0x152EC)
  #define APOLLO_ACL_CFG_MODE_OFFSET                                                                           (0)
  #define APOLLO_ACL_CFG_MODE_MASK                                                                             (0x1 << APOLLO_ACL_CFG_MODE_OFFSET)

/*
 * Feature: Range Check (port/vlan/ip/L4port) 
 */
#define APOLLO_RNG_CHK_VID_RNG_ADDR(index)                                                                     (0x152F0 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_RNG_CHK_VID_RNG_TYPE_OFFSET                                                                   (24)
  #define APOLLO_RNG_CHK_VID_RNG_TYPE_MASK                                                                     (0x3 << APOLLO_RNG_CHK_VID_RNG_TYPE_OFFSET)
  #define APOLLO_RNG_CHK_VID_RNG_VID_UPPER_OFFSET                                                              (12)
  #define APOLLO_RNG_CHK_VID_RNG_VID_UPPER_MASK                                                                (0xFFF << APOLLO_RNG_CHK_VID_RNG_VID_UPPER_OFFSET)
  #define APOLLO_RNG_CHK_VID_RNG_VID_LOWER_OFFSET                                                              (0)
  #define APOLLO_RNG_CHK_VID_RNG_VID_LOWER_MASK                                                                (0xFFF << APOLLO_RNG_CHK_VID_RNG_VID_LOWER_OFFSET)

#define APOLLO_RNG_CHK_IP_RNG_ADDR(index)                                                                      (0x15310 + (((index) * 12))) /* index: 0-7 */
  #define APOLLO_RNG_CHK_IP_RNG_TYPE_OFFSET                                                                    (64)
  #define APOLLO_RNG_CHK_IP_RNG_TYPE_MASK                                                                      (0x7 << APOLLO_RNG_CHK_IP_RNG_TYPE_OFFSET)
  #define APOLLO_RNG_CHK_IP_RNG_IP_UPPER_OFFSET                                                                (32)
  #define APOLLO_RNG_CHK_IP_RNG_IP_UPPER_MASK                                                                  (0xFFFFFFFF << APOLLO_RNG_CHK_IP_RNG_IP_UPPER_OFFSET)
  #define APOLLO_RNG_CHK_IP_RNG_IP_LOWER_OFFSET                                                                (0)
  #define APOLLO_RNG_CHK_IP_RNG_IP_LOWER_MASK                                                                  (0xFFFFFFFF << APOLLO_RNG_CHK_IP_RNG_IP_LOWER_OFFSET)

#define APOLLO_RNG_CHK_L4PORT_RNG_ADDR(index)                                                                  (0x15370 + (((index) << 3))) /* index: 0-15 */
  #define APOLLO_RNG_CHK_L4PORT_RNG_TYPE_OFFSET                                                                (32)
  #define APOLLO_RNG_CHK_L4PORT_RNG_TYPE_MASK                                                                  (0x3 << APOLLO_RNG_CHK_L4PORT_RNG_TYPE_OFFSET)
  #define APOLLO_RNG_CHK_L4PORT_RNG_L4PORT_UPPER_OFFSET                                                        (16)
  #define APOLLO_RNG_CHK_L4PORT_RNG_L4PORT_UPPER_MASK                                                          (0xFFFF << APOLLO_RNG_CHK_L4PORT_RNG_L4PORT_UPPER_OFFSET)
  #define APOLLO_RNG_CHK_L4PORT_RNG_L4PORT_LOWER_OFFSET                                                        (0)
  #define APOLLO_RNG_CHK_L4PORT_RNG_L4PORT_LOWER_MASK                                                          (0xFFFF << APOLLO_RNG_CHK_L4PORT_RNG_L4PORT_LOWER_OFFSET)

#define APOLLO_RNG_CHK_PKTLEN_RNG_ADDR(index)                                                                  (0x153F0 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_RNG_CHK_PKTLEN_RNG_TYPE_OFFSET                                                                (28)
  #define APOLLO_RNG_CHK_PKTLEN_RNG_TYPE_MASK                                                                  (0x1 << APOLLO_RNG_CHK_PKTLEN_RNG_TYPE_OFFSET)
  #define APOLLO_RNG_CHK_PKTLEN_RNG_PKTLEN_UPPER_OFFSET                                                        (14)
  #define APOLLO_RNG_CHK_PKTLEN_RNG_PKTLEN_UPPER_MASK                                                          (0x3FFF << APOLLO_RNG_CHK_PKTLEN_RNG_PKTLEN_UPPER_OFFSET)
  #define APOLLO_RNG_CHK_PKTLEN_RNG_PKTLEN_LOWER_OFFSET                                                        (0)
  #define APOLLO_RNG_CHK_PKTLEN_RNG_PKTLEN_LOWER_MASK                                                          (0x3FFF << APOLLO_RNG_CHK_PKTLEN_RNG_PKTLEN_LOWER_OFFSET)

/*
 * Feature: OAM 
 */
#define APOLLO_OAM_P_CTRL_0_ADDR(port)                                                                         (0x170B0 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_OAM_P_CTRL_0_OAM_PARSER_OFFSET(port)                                                          ((port % 0x7) << 1)
  #define APOLLO_OAM_P_CTRL_0_OAM_PARSER_MASK(port)                                                            (0x3 << APOLLO_OAM_P_CTRL_0_OAM_PARSER_OFFSET(port))

#define APOLLO_OAM_P_CTRL_1_ADDR(port)                                                                         (0x170B4 + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_OAM_P_CTRL_1_OAM_MULTIPLEXER_OFFSET(port)                                                     ((port % 0x7) << 1)
  #define APOLLO_OAM_P_CTRL_1_OAM_MULTIPLEXER_MASK(port)                                                       (0x3 << APOLLO_OAM_P_CTRL_1_OAM_MULTIPLEXER_OFFSET(port))

#define APOLLO_OAM_CTRL_0_ADDR                                                                                 (0x1C120)
  #define APOLLO_OAM_CTRL_0_OAM_PRIOIRTY_OFFSET                                                                (0)
  #define APOLLO_OAM_CTRL_0_OAM_PRIOIRTY_MASK                                                                  (0x7 << APOLLO_OAM_CTRL_0_OAM_PRIOIRTY_OFFSET)

#define APOLLO_OAM_CTRL_1_ADDR                                                                                 (0x170B8)
  #define APOLLO_OAM_CTRL_1_OAM_ENABLE_OFFSET                                                                  (0)
  #define APOLLO_OAM_CTRL_1_OAM_ENABLE_MASK                                                                    (0x1 << APOLLO_OAM_CTRL_1_OAM_ENABLE_OFFSET)

/*
 * Feature: UDLD 
 */
/*
 * Feature: RLDP & RLPP 
 */
#define APOLLO_RLDP_CTRL_0_ADDR                                                                                (0x231E8)
  #define APOLLO_RLDP_CTRL_0_ACT_RUNOUTDSC_OFFSET                                                              (0)
  #define APOLLO_RLDP_CTRL_0_ACT_RUNOUTDSC_MASK                                                                (0x1 << APOLLO_RLDP_CTRL_0_ACT_RUNOUTDSC_OFFSET)

#define APOLLO_RLDP_CTRL_1_ADDR                                                                                (0x1A000)
  #define APOLLO_RLDP_CTRL_1_TRIG_MODE_OFFSET                                                                  (5)
  #define APOLLO_RLDP_CTRL_1_TRIG_MODE_MASK                                                                    (0x1 << APOLLO_RLDP_CTRL_1_TRIG_MODE_OFFSET)
  #define APOLLO_RLDP_CTRL_1_IND_SRC_OFFSET                                                                    (4)
  #define APOLLO_RLDP_CTRL_1_IND_SRC_MASK                                                                      (0x1 << APOLLO_RLDP_CTRL_1_IND_SRC_OFFSET)
  #define APOLLO_RLDP_CTRL_1_GEN_RNDM_OFFSET                                                                   (3)
  #define APOLLO_RLDP_CTRL_1_GEN_RNDM_MASK                                                                     (0x1 << APOLLO_RLDP_CTRL_1_GEN_RNDM_OFFSET)
  #define APOLLO_RLDP_CTRL_1_CMP_TYPE_OFFSET                                                                   (2)
  #define APOLLO_RLDP_CTRL_1_CMP_TYPE_MASK                                                                     (0x1 << APOLLO_RLDP_CTRL_1_CMP_TYPE_OFFSET)
  #define APOLLO_RLDP_CTRL_1_CPU_HANDLE_OFFSET                                                                 (1)
  #define APOLLO_RLDP_CTRL_1_CPU_HANDLE_MASK                                                                   (0x1 << APOLLO_RLDP_CTRL_1_CPU_HANDLE_OFFSET)
  #define APOLLO_RLDP_CTRL_1_EN_OFFSET                                                                         (0)
  #define APOLLO_RLDP_CTRL_1_EN_MASK                                                                           (0x1 << APOLLO_RLDP_CTRL_1_EN_OFFSET)

#define APOLLO_RLDP_CHK_STS_CTRL_ADDR                                                                          (0x1A004)
  #define APOLLO_RLDP_CHK_STS_CTRL_PERIOD_OFFSET                                                               (8)
  #define APOLLO_RLDP_CHK_STS_CTRL_PERIOD_MASK                                                                 (0xFFFF << APOLLO_RLDP_CHK_STS_CTRL_PERIOD_OFFSET)
  #define APOLLO_RLDP_CHK_STS_CTRL_CNT_OFFSET                                                                  (0)
  #define APOLLO_RLDP_CHK_STS_CTRL_CNT_MASK                                                                    (0xFF << APOLLO_RLDP_CHK_STS_CTRL_CNT_OFFSET)

#define APOLLO_RLDP_LP_STS_CTRL_ADDR                                                                           (0x1A008)
  #define APOLLO_RLDP_LP_STS_CTRL_PERIOD_OFFSET                                                                (8)
  #define APOLLO_RLDP_LP_STS_CTRL_PERIOD_MASK                                                                  (0xFFFF << APOLLO_RLDP_LP_STS_CTRL_PERIOD_OFFSET)
  #define APOLLO_RLDP_LP_STS_CTRL_CNT_OFFSET                                                                   (0)
  #define APOLLO_RLDP_LP_STS_CTRL_CNT_MASK                                                                     (0xFF << APOLLO_RLDP_LP_STS_CTRL_CNT_OFFSET)

#define APOLLO_RLDP_RNDM_NUM_ADDR                                                                              (0x1A00C)
  #define APOLLO_RLDP_RNDM_NUM_NUM_47_32_OFFSET                                                                (32)
  #define APOLLO_RLDP_RNDM_NUM_NUM_47_32_MASK                                                                  (0xFFFF << APOLLO_RLDP_RNDM_NUM_NUM_47_32_OFFSET)
  #define APOLLO_RLDP_RNDM_NUM_NUM_31_0_OFFSET                                                                 (0)
  #define APOLLO_RLDP_RNDM_NUM_NUM_31_0_MASK                                                                   (0xFFFFFFFF << APOLLO_RLDP_RNDM_NUM_NUM_31_0_OFFSET)

#define APOLLO_RLDP_MAGIC_NUM_ADDR                                                                             (0x1A014)
  #define APOLLO_RLDP_MAGIC_NUM_NUM_47_32_OFFSET                                                               (32)
  #define APOLLO_RLDP_MAGIC_NUM_NUM_47_32_MASK                                                                 (0xFFFF << APOLLO_RLDP_MAGIC_NUM_NUM_47_32_OFFSET)
  #define APOLLO_RLDP_MAGIC_NUM_NUM_31_0_OFFSET                                                                (0)
  #define APOLLO_RLDP_MAGIC_NUM_NUM_31_0_MASK                                                                  (0xFFFFFFFF << APOLLO_RLDP_MAGIC_NUM_NUM_31_0_OFFSET)

#define APOLLO_RLDP_P1_0_TX_EN_ADDR(port)                                                                      (0x1A01C + (((port >> 1) << 2))) /* port: 0-1 */
  #define APOLLO_RLDP_P1_0_TX_EN_EN_OFFSET(port)                                                               (port % 0x2)
  #define APOLLO_RLDP_P1_0_TX_EN_EN_MASK(port)                                                                 (0x1 << APOLLO_RLDP_P1_0_TX_EN_EN_OFFSET(port))

#define APOLLO_RLDP_P1_0_LP_ENTER_STS_ADDR(port)                                                               (0x1A020 + (((port >> 1) << 2))) /* port: 0-1 */
  #define APOLLO_RLDP_P1_0_LP_ENTER_STS_STS_OFFSET(port)                                                       (port % 0x2)
  #define APOLLO_RLDP_P1_0_LP_ENTER_STS_STS_MASK(port)                                                         (0x1 << APOLLO_RLDP_P1_0_LP_ENTER_STS_STS_OFFSET(port))

#define APOLLO_RLDP_P1_0_LP_LEAVE_STS_ADDR(port)                                                               (0x1A024 + (((port >> 1) << 2))) /* port: 0-1 */
  #define APOLLO_RLDP_P1_0_LP_LEAVE_STS_STS_OFFSET(port)                                                       (port % 0x2)
  #define APOLLO_RLDP_P1_0_LP_LEAVE_STS_STS_MASK(port)                                                         (0x1 << APOLLO_RLDP_P1_0_LP_LEAVE_STS_STS_OFFSET(port))

#define APOLLO_RLDP_P1_0_LP_STS_ADDR(port)                                                                     (0x1A028 + (((port >> 1) << 2))) /* port: 0-1 */
  #define APOLLO_RLDP_P1_0_LP_STS_STS_OFFSET(port)                                                             (port % 0x2)
  #define APOLLO_RLDP_P1_0_LP_STS_STS_MASK(port)                                                               (0x1 << APOLLO_RLDP_P1_0_LP_STS_STS_OFFSET(port))

#define APOLLO_RLDP_P1_0_CPU_LP_STS_ADDR(port)                                                                 (0x1A02C + (((port >> 1) << 2))) /* port: 0-1 */
  #define APOLLO_RLDP_P1_0_CPU_LP_STS_STS_OFFSET(port)                                                         (port % 0x2)
  #define APOLLO_RLDP_P1_0_CPU_LP_STS_STS_MASK(port)                                                           (0x1 << APOLLO_RLDP_P1_0_CPU_LP_STS_STS_OFFSET(port))

#define APOLLO_RLDP_P1_0_LP_PNUM_ADDR(port)                                                                    (0x1A030 + (((port >> 1) << 2))) /* port: 0-1 */
  #define APOLLO_RLDP_P1_0_LP_PNUM_P_NUM_OFFSET(port)                                                          ((port & 0x1) * 3)
  #define APOLLO_RLDP_P1_0_LP_PNUM_P_NUM_MASK(port)                                                            (0x7 << APOLLO_RLDP_P1_0_LP_PNUM_P_NUM_OFFSET(port))

#define APOLLO_RLDP_P3_5_TX_EN_ADDR(port)                                                                      (0x1A034 + (((port / 3) << 2))) /* port: 0-2 */
  #define APOLLO_RLDP_P3_5_TX_EN_EN_OFFSET(port)                                                               (port % 0x3)
  #define APOLLO_RLDP_P3_5_TX_EN_EN_MASK(port)                                                                 (0x1 << APOLLO_RLDP_P3_5_TX_EN_EN_OFFSET(port))

#define APOLLO_RLDP_P3_5_LP_ENTER_STS_ADDR(port)                                                               (0x1A038 + (((port / 3) << 2))) /* port: 0-2 */
  #define APOLLO_RLDP_P3_5_LP_ENTER_STS_STS_OFFSET(port)                                                       (port % 0x3)
  #define APOLLO_RLDP_P3_5_LP_ENTER_STS_STS_MASK(port)                                                         (0x1 << APOLLO_RLDP_P3_5_LP_ENTER_STS_STS_OFFSET(port))

#define APOLLO_RLDP_P3_5_LP_LEAVE_STS_ADDR(port)                                                               (0x1A03C + (((port / 3) << 2))) /* port: 0-2 */
  #define APOLLO_RLDP_P3_5_LP_LEAVE_STS_STS_OFFSET(port)                                                       (port % 0x3)
  #define APOLLO_RLDP_P3_5_LP_LEAVE_STS_STS_MASK(port)                                                         (0x1 << APOLLO_RLDP_P3_5_LP_LEAVE_STS_STS_OFFSET(port))

#define APOLLO_RLDP_P3_5_LP_STS_ADDR(port)                                                                     (0x1A040 + (((port / 3) << 2))) /* port: 0-2 */
  #define APOLLO_RLDP_P3_5_LP_STS_STS_OFFSET(port)                                                             (port % 0x3)
  #define APOLLO_RLDP_P3_5_LP_STS_STS_MASK(port)                                                               (0x1 << APOLLO_RLDP_P3_5_LP_STS_STS_OFFSET(port))

#define APOLLO_RLDP_P3_5_CPU_LP_STS_ADDR(port)                                                                 (0x1A044 + (((port / 3) << 2))) /* port: 0-2 */
  #define APOLLO_RLDP_P3_5_CPU_LP_STS_STS_OFFSET(port)                                                         (port % 0x3)
  #define APOLLO_RLDP_P3_5_CPU_LP_STS_STS_MASK(port)                                                           (0x1 << APOLLO_RLDP_P3_5_CPU_LP_STS_STS_OFFSET(port))

#define APOLLO_RLDP_P3_5_LP_PNUM_ADDR(port)                                                                    (0x1A048 + (((port / 3) << 2))) /* port: 0-2 */
  #define APOLLO_RLDP_P3_5_LP_PNUM_P_NUM_OFFSET(port)                                                          ((port % 0x3) * 3)
  #define APOLLO_RLDP_P3_5_LP_PNUM_P_NUM_MASK(port)                                                            (0x7 << APOLLO_RLDP_P3_5_LP_PNUM_P_NUM_OFFSET(port))

#define APOLLO_RLPP_CTRL_ADDR                                                                                  (0x1A04C)
  #define APOLLO_RLPP_CTRL_TRAP_EN_OFFSET                                                                      (0)
  #define APOLLO_RLPP_CTRL_TRAP_EN_MASK                                                                        (0x1 << APOLLO_RLPP_CTRL_TRAP_EN_OFFSET)

/*
 * Feature: Code Protection 
 */
/*
 * Feature: Parser HSB 
 */
#define APOLLO_HSB_CTRL_ADDR                                                                                   (0x28000)
  #define APOLLO_HSB_CTRL_LATCH_MODE_OFFSET                                                                    (2)
  #define APOLLO_HSB_CTRL_LATCH_MODE_MASK                                                                      (0x7 << APOLLO_HSB_CTRL_LATCH_MODE_OFFSET)
  #define APOLLO_HSB_CTRL_SEL_OFFSET                                                                           (1)
  #define APOLLO_HSB_CTRL_SEL_MASK                                                                             (0x1 << APOLLO_HSB_CTRL_SEL_OFFSET)
  #define APOLLO_HSB_CTRL_VALID_OFFSET                                                                         (0)
  #define APOLLO_HSB_CTRL_VALID_MASK                                                                           (0x1 << APOLLO_HSB_CTRL_VALID_OFFSET)

#define APOLLO_HSB_DATA_ADDR(index)                                                                            (0x28040 + (((index) << 2))) /* index: 0-19 */
  #define APOLLO_HSB_DATA_DATA_OFFSET                                                                          (0)
  #define APOLLO_HSB_DATA_DATA_MASK                                                                            (0xFFFFFFFF << APOLLO_HSB_DATA_DATA_OFFSET)

/*
 * Feature: HSM 
 */
/*
 * Feature: Modifier HSA 
 */
#define APOLLO_HSA_DATA_ADDR(index)                                                                            (0x280C0 + (((index) << 2))) /* index: 0-12 */
  #define APOLLO_HSA_DATA_DATA_OFFSET                                                                          (0)
  #define APOLLO_HSA_DATA_DATA_MASK                                                                            (0xFFFFFFFF << APOLLO_HSA_DATA_DATA_OFFSET)

/*
 * Feature: Debugging (ALE, Loopback, Drop Mechanism, FC and QM) 
 */
#define APOLLO_DBG_BLK_SEL_ADDR                                                                                (0x234)
  #define APOLLO_DBG_BLK_SEL_DBG_BLK_SEL_OFFSET                                                                (0)
  #define APOLLO_DBG_BLK_SEL_DBG_BLK_SEL_MASK                                                                  (0xFFFF << APOLLO_DBG_BLK_SEL_DBG_BLK_SEL_OFFSET)

#define APOLLO_PORT_VM_EN_ADDR(port)                                                                           (0x2004C + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_PORT_VM_EN_PORT_VM_EN_OFFSET                                                                  (0)
  #define APOLLO_PORT_VM_EN_PORT_VM_EN_MASK                                                                    (0x1 << APOLLO_PORT_VM_EN_PORT_VM_EN_OFFSET)

#define APOLLO_PORT_VM_RX_ADDR(port)                                                                           (0x20050 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_PORT_VM_RX_PORT_VM_RXDV_OFFSET                                                                (8)
  #define APOLLO_PORT_VM_RX_PORT_VM_RXDV_MASK                                                                  (0x1 << APOLLO_PORT_VM_RX_PORT_VM_RXDV_OFFSET)
  #define APOLLO_PORT_VM_RX_PORT_VM_RXD_OFFSET                                                                 (0)
  #define APOLLO_PORT_VM_RX_PORT_VM_RXD_MASK                                                                   (0xFF << APOLLO_PORT_VM_RX_PORT_VM_RXD_OFFSET)

#define APOLLO_PORT_VM_TX_ADDR(port)                                                                           (0x20054 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_PORT_VM_TX_PORT_VM_TXEN_OFFSET                                                                (8)
  #define APOLLO_PORT_VM_TX_PORT_VM_TXEN_MASK                                                                  (0x1 << APOLLO_PORT_VM_TX_PORT_VM_TXEN_OFFSET)
  #define APOLLO_PORT_VM_TX_PORT_VM_TXD_OFFSET                                                                 (0)
  #define APOLLO_PORT_VM_TX_PORT_VM_TXD_MASK                                                                   (0xFF << APOLLO_PORT_VM_TX_PORT_VM_TXD_OFFSET)

/*
 * Feature: Smart Packet Generator 
 */
#define APOLLO_SPG_GLB_CTRL_ADDR                                                                               (0x231EC)
  #define APOLLO_SPG_GLB_CTRL_PAUSE_TIME_OFFSET                                                                (16)
  #define APOLLO_SPG_GLB_CTRL_PAUSE_TIME_MASK                                                                  (0xFFFF << APOLLO_SPG_GLB_CTRL_PAUSE_TIME_OFFSET)
  #define APOLLO_SPG_GLB_CTRL_BYPASS_FC_MODE_OFFSET                                                            (2)
  #define APOLLO_SPG_GLB_CTRL_BYPASS_FC_MODE_MASK                                                              (0x1 << APOLLO_SPG_GLB_CTRL_BYPASS_FC_MODE_OFFSET)
  #define APOLLO_SPG_GLB_CTRL_CMD_STOP_OFFSET                                                                  (1)
  #define APOLLO_SPG_GLB_CTRL_CMD_STOP_MASK                                                                    (0x1 << APOLLO_SPG_GLB_CTRL_CMD_STOP_OFFSET)
  #define APOLLO_SPG_GLB_CTRL_CMD_START_OFFSET                                                                 (0)
  #define APOLLO_SPG_GLB_CTRL_CMD_START_MASK                                                                   (0x1 << APOLLO_SPG_GLB_CTRL_CMD_START_OFFSET)

#define APOLLO_SPG_PORT_TX_GRP_CTRL_ADDR(port)                                                                 (0x20058 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET                                                       (0)
  #define APOLLO_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_MASK                                                         (0x1 << APOLLO_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET)

#define APOLLO_SPG_PORT_STS_ADDR(port)                                                                         (0x2005C + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SPG_PORT_STS_TX_DONE_PORT_OFFSET                                                              (0)
  #define APOLLO_SPG_PORT_STS_TX_DONE_PORT_MASK                                                                (0x1 << APOLLO_SPG_PORT_STS_TX_DONE_PORT_OFFSET)

#define APOLLO_SPG_P_TX_GRP_CTRL_ADDR(port)                                                                    (0x20060 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SPG_P_TX_GRP_CTRL_TX_FIRST_OFFSET                                                             (15)
  #define APOLLO_SPG_P_TX_GRP_CTRL_TX_FIRST_MASK                                                               (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_TX_FIRST_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_STS_GEN_OFFSET                                                              (14)
  #define APOLLO_SPG_P_TX_GRP_CTRL_STS_GEN_MASK                                                                (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_STS_GEN_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_STS_BUSY_OFFSET                                                             (13)
  #define APOLLO_SPG_P_TX_GRP_CTRL_STS_BUSY_MASK                                                               (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_STS_BUSY_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_CMD_SUSPEND_OFFSET                                                          (12)
  #define APOLLO_SPG_P_TX_GRP_CTRL_CMD_SUSPEND_MASK                                                            (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_CMD_SUSPEND_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_LEN_SEL_OFFSET                                                         (11)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_LEN_SEL_MASK                                                           (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_LEN_SEL_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_RANDOM_LEN_OFFSET                                                      (10)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_RANDOM_LEN_MASK                                                        (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_RANDOM_LEN_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_BCINC_OFFSET                                                           (8)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_BCINC_MASK                                                             (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_BCINC_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_SAINC_OFFSET                                                           (7)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_SAINC_MASK                                                             (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_SAINC_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_DAINC_OFFSET                                                           (6)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_DAINC_MASK                                                             (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_DAINC_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_RANDOM_OFFSET                                                          (5)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_RANDOM_MASK                                                            (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_RANDOM_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_CRC_OFFSET                                                             (4)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_CRC_MASK                                                               (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_CRC_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_CMD_STOP_OFFSET                                                             (3)
  #define APOLLO_SPG_P_TX_GRP_CTRL_CMD_STOP_MASK                                                               (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_CMD_STOP_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_CONTINUE_OFFSET                                                        (2)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_CONTINUE_MASK                                                          (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_CONTINUE_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_PAUSE_OFFSET                                                           (1)
  #define APOLLO_SPG_P_TX_GRP_CTRL_MODE_PAUSE_MASK                                                             (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_MODE_PAUSE_OFFSET)
  #define APOLLO_SPG_P_TX_GRP_CTRL_CMD_START_OFFSET                                                            (0)
  #define APOLLO_SPG_P_TX_GRP_CTRL_CMD_START_MASK                                                              (0x1 << APOLLO_SPG_P_TX_GRP_CTRL_CMD_START_OFFSET)

#define APOLLO_SPG_P_LEN_CTRL_ADDR(port)                                                                       (0x20064 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SPG_P_LEN_CTRL_BYTE_LEN_OFFSET                                                                (16)
  #define APOLLO_SPG_P_LEN_CTRL_BYTE_LEN_MASK                                                                  (0x3FFF << APOLLO_SPG_P_LEN_CTRL_BYTE_LEN_OFFSET)
  #define APOLLO_SPG_P_LEN_CTRL_MAX_LEN_OFFSET                                                                 (0)
  #define APOLLO_SPG_P_LEN_CTRL_MAX_LEN_MASK                                                                   (0x3FFF << APOLLO_SPG_P_LEN_CTRL_MAX_LEN_OFFSET)

#define APOLLO_SPG_P_TX_CNT_ADDR(port)                                                                         (0x20068 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SPG_P_TX_CNT_CNT_OFFSET                                                                       (0)
  #define APOLLO_SPG_P_TX_CNT_CNT_MASK                                                                         (0xFFFFFF << APOLLO_SPG_P_TX_CNT_CNT_OFFSET)

#define APOLLO_SPG_P_SA_ADDR(port)                                                                             (0x2006C + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SPG_P_SA_MAC_47_32_OFFSET                                                                     (32)
  #define APOLLO_SPG_P_SA_MAC_47_32_MASK                                                                       (0xFFFF << APOLLO_SPG_P_SA_MAC_47_32_OFFSET)
  #define APOLLO_SPG_P_SA_MAC_31_0_OFFSET                                                                      (0)
  #define APOLLO_SPG_P_SA_MAC_31_0_MASK                                                                        (0xFFFFFFFF << APOLLO_SPG_P_SA_MAC_31_0_OFFSET)

#define APOLLO_SPG_P_DA_ADDR(port)                                                                             (0x20074 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SPG_P_DA_MAC_47_32_OFFSET                                                                     (32)
  #define APOLLO_SPG_P_DA_MAC_47_32_MASK                                                                       (0xFFFF << APOLLO_SPG_P_DA_MAC_47_32_OFFSET)
  #define APOLLO_SPG_P_DA_MAC_31_0_OFFSET                                                                      (0)
  #define APOLLO_SPG_P_DA_MAC_31_0_MASK                                                                        (0xFFFFFFFF << APOLLO_SPG_P_DA_MAC_31_0_OFFSET)

#define APOLLO_SPG_PAYLOAD_ADDR(index)                                                                         (0x231F0 + (((index >> 2) << 2))) /* index: 0-47 */
  #define APOLLO_SPG_PAYLOAD_PAYLOAD_OFFSET(index)                                                             ((index & 0x3) << 3)
  #define APOLLO_SPG_PAYLOAD_PAYLOAD_MASK(index)                                                               (0xFF << APOLLO_SPG_PAYLOAD_PAYLOAD_OFFSET(index))

#define APOLLO_SPG_PORT_USER_PKT_ADDR(port)                                                                    (0x2007C + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_SPG_PORT_USER_PKT_EN_OFFSET                                                                   (0)
  #define APOLLO_SPG_PORT_USER_PKT_EN_MASK                                                                     (0x1 << APOLLO_SPG_PORT_USER_PKT_EN_OFFSET)

/*
 * Feature: L3 Routing 
 */
/*
 * Feature: IGMP snooping 
 */
#define APOLLO_IGMP_MC_GROUP_ADDR(index)                                                                       (0x1C124 + (((index) << 3))) /* index: 0-63 */
  #define APOLLO_IGMP_MC_GROUP_PMSK_OFFSET                                                                     (32)
  #define APOLLO_IGMP_MC_GROUP_PMSK_MASK                                                                       (0x7F << APOLLO_IGMP_MC_GROUP_PMSK_OFFSET)
  #define APOLLO_IGMP_MC_GROUP_GIP_OFFSET                                                                      (0)
  #define APOLLO_IGMP_MC_GROUP_GIP_MASK                                                                        (0xFFFFFFF << APOLLO_IGMP_MC_GROUP_GIP_OFFSET)

#define APOLLO_IGMP_GLB_CTRL_ADDR                                                                              (0x11068)
  #define APOLLO_IGMP_GLB_CTRL_PISO_LEAKY_OFFSET                                                               (4)
  #define APOLLO_IGMP_GLB_CTRL_PISO_LEAKY_MASK                                                                 (0x1 << APOLLO_IGMP_GLB_CTRL_PISO_LEAKY_OFFSET)
  #define APOLLO_IGMP_GLB_CTRL_VLAN_LEAKY_OFFSET                                                               (3)
  #define APOLLO_IGMP_GLB_CTRL_VLAN_LEAKY_MASK                                                                 (0x1 << APOLLO_IGMP_GLB_CTRL_VLAN_LEAKY_OFFSET)
  #define APOLLO_IGMP_GLB_CTRL_DISC_STORM_FILTER_OFFSET                                                        (2)
  #define APOLLO_IGMP_GLB_CTRL_DISC_STORM_FILTER_MASK                                                          (0x1 << APOLLO_IGMP_GLB_CTRL_DISC_STORM_FILTER_OFFSET)
  #define APOLLO_IGMP_GLB_CTRL_CKS_ERR_OP_OFFSET                                                               (0)
  #define APOLLO_IGMP_GLB_CTRL_CKS_ERR_OP_MASK                                                                 (0x3 << APOLLO_IGMP_GLB_CTRL_CKS_ERR_OP_OFFSET)

#define APOLLO_IGMP_P_CTRL_ADDR(port)                                                                          (0x1106C + (((port) << 2))) /* port: 0-6 */
  #define APOLLO_IGMP_P_CTRL_ALLOW_MC_DATA_OFFSET                                                              (10)
  #define APOLLO_IGMP_P_CTRL_ALLOW_MC_DATA_MASK                                                                (0x1 << APOLLO_IGMP_P_CTRL_ALLOW_MC_DATA_OFFSET)
  #define APOLLO_IGMP_P_CTRL_MLDV2_OP_OFFSET                                                                   (8)
  #define APOLLO_IGMP_P_CTRL_MLDV2_OP_MASK                                                                     (0x3 << APOLLO_IGMP_P_CTRL_MLDV2_OP_OFFSET)
  #define APOLLO_IGMP_P_CTRL_MLDV1_OP_OFFSET                                                                   (6)
  #define APOLLO_IGMP_P_CTRL_MLDV1_OP_MASK                                                                     (0x3 << APOLLO_IGMP_P_CTRL_MLDV1_OP_OFFSET)
  #define APOLLO_IGMP_P_CTRL_IGMPV3_OP_OFFSET                                                                  (4)
  #define APOLLO_IGMP_P_CTRL_IGMPV3_OP_MASK                                                                    (0x3 << APOLLO_IGMP_P_CTRL_IGMPV3_OP_OFFSET)
  #define APOLLO_IGMP_P_CTRL_IGMPV2_OP_OFFSET                                                                  (2)
  #define APOLLO_IGMP_P_CTRL_IGMPV2_OP_MASK                                                                    (0x3 << APOLLO_IGMP_P_CTRL_IGMPV2_OP_OFFSET)
  #define APOLLO_IGMP_P_CTRL_IGMPV1_OP_OFFSET                                                                  (0)
  #define APOLLO_IGMP_P_CTRL_IGMPV1_OP_MASK                                                                    (0x3 << APOLLO_IGMP_P_CTRL_IGMPV1_OP_OFFSET)

/*
 * Feature: L3 Misc 
 */
#define APOLLO_L34_GLB_CFG_ADDR                                                                                (0x11088)
  #define APOLLO_L34_GLB_CFG_L34_L2_LOOKUP_MISS_ACT_OFFSET                                                     (2)
  #define APOLLO_L34_GLB_CFG_L34_L2_LOOKUP_MISS_ACT_MASK                                                       (0x1 << APOLLO_L34_GLB_CFG_L34_L2_LOOKUP_MISS_ACT_OFFSET)
  #define APOLLO_L34_GLB_CFG_IP_MCST_TTL_1_OFFSET                                                              (1)
  #define APOLLO_L34_GLB_CFG_IP_MCST_TTL_1_MASK                                                                (0x1 << APOLLO_L34_GLB_CFG_IP_MCST_TTL_1_OFFSET)
  #define APOLLO_L34_GLB_CFG_L34_GLOBAL_CFG_OFFSET                                                             (0)
  #define APOLLO_L34_GLB_CFG_L34_GLOBAL_CFG_MASK                                                               (0x1 << APOLLO_L34_GLB_CFG_L34_GLOBAL_CFG_OFFSET)

#define APOLLO_L34_IPMC_TRAN_TBL_ADDR(index)                                                                   (0x1108C + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_L34_IPMC_TRAN_TBL_NETIF_IDX_OFFSET                                                            (8)
  #define APOLLO_L34_IPMC_TRAN_TBL_NETIF_IDX_MASK                                                              (0x7 << APOLLO_L34_IPMC_TRAN_TBL_NETIF_IDX_OFFSET)
  #define APOLLO_L34_IPMC_TRAN_TBL_EN_SIP_TRANS_OFFSET                                                         (7)
  #define APOLLO_L34_IPMC_TRAN_TBL_EN_SIP_TRANS_MASK                                                           (0x1 << APOLLO_L34_IPMC_TRAN_TBL_EN_SIP_TRANS_OFFSET)
  #define APOLLO_L34_IPMC_TRAN_TBL_EXT_IP_IDX_OFFSET                                                           (4)
  #define APOLLO_L34_IPMC_TRAN_TBL_EXT_IP_IDX_MASK                                                             (0x7 << APOLLO_L34_IPMC_TRAN_TBL_EXT_IP_IDX_OFFSET)
  #define APOLLO_L34_IPMC_TRAN_TBL_IS_PPPOE_IF_OFFSET                                                          (3)
  #define APOLLO_L34_IPMC_TRAN_TBL_IS_PPPOE_IF_MASK                                                            (0x1 << APOLLO_L34_IPMC_TRAN_TBL_IS_PPPOE_IF_OFFSET)
  #define APOLLO_L34_IPMC_TRAN_TBL_PPPOE_IDX_OFFSET                                                            (0)
  #define APOLLO_L34_IPMC_TRAN_TBL_PPPOE_IDX_MASK                                                              (0x7 << APOLLO_L34_IPMC_TRAN_TBL_PPPOE_IDX_OFFSET)

/*
 * Feature: Table Access 
 */
#define APOLLO_TBL_ACCESS_CTRL_ADDR                                                                            (0x12000)
  #define APOLLO_TBL_ACCESS_CTRL_ADDR_OFFSET                                                                   (10)
  #define APOLLO_TBL_ACCESS_CTRL_ADDR_MASK                                                                     (0xFFF << APOLLO_TBL_ACCESS_CTRL_ADDR_OFFSET)
  #define APOLLO_TBL_ACCESS_CTRL_SPA_OFFSET                                                                    (7)
  #define APOLLO_TBL_ACCESS_CTRL_SPA_MASK                                                                      (0x7 << APOLLO_TBL_ACCESS_CTRL_SPA_OFFSET)
  #define APOLLO_TBL_ACCESS_CTRL_ACCESS_METHOD_OFFSET                                                          (4)
  #define APOLLO_TBL_ACCESS_CTRL_ACCESS_METHOD_MASK                                                            (0x7 << APOLLO_TBL_ACCESS_CTRL_ACCESS_METHOD_OFFSET)
  #define APOLLO_TBL_ACCESS_CTRL_CMD_TYPE_OFFSET                                                               (3)
  #define APOLLO_TBL_ACCESS_CTRL_CMD_TYPE_MASK                                                                 (0x1 << APOLLO_TBL_ACCESS_CTRL_CMD_TYPE_OFFSET)
  #define APOLLO_TBL_ACCESS_CTRL_TBL_TYPE_OFFSET                                                               (0)
  #define APOLLO_TBL_ACCESS_CTRL_TBL_TYPE_MASK                                                                 (0x7 << APOLLO_TBL_ACCESS_CTRL_TBL_TYPE_OFFSET)

#define APOLLO_TBL_ACCESS_STS_ADDR                                                                             (0x12004)
  #define APOLLO_TBL_ACCESS_STS_BUSY_FLAG_OFFSET                                                               (13)
  #define APOLLO_TBL_ACCESS_STS_BUSY_FLAG_MASK                                                                 (0x1 << APOLLO_TBL_ACCESS_STS_BUSY_FLAG_OFFSET)
  #define APOLLO_TBL_ACCESS_STS_HIT_STATUS_OFFSET                                                              (12)
  #define APOLLO_TBL_ACCESS_STS_HIT_STATUS_MASK                                                                (0x1 << APOLLO_TBL_ACCESS_STS_HIT_STATUS_OFFSET)
  #define APOLLO_TBL_ACCESS_STS_TYPE_OFFSET                                                                    (11)
  #define APOLLO_TBL_ACCESS_STS_TYPE_MASK                                                                      (0x1 << APOLLO_TBL_ACCESS_STS_TYPE_OFFSET)
  #define APOLLO_TBL_ACCESS_STS_ADDR_OFFSET                                                                    (0)
  #define APOLLO_TBL_ACCESS_STS_ADDR_MASK                                                                      (0x7FF << APOLLO_TBL_ACCESS_STS_ADDR_OFFSET)

#define APOLLO_TBL_ACCESS_WR_DATA_ADDR                                                                         (0x12008)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA4_OFFSET                                                               (128)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA4_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_WR_DATA_DATA4_OFFSET)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA3_OFFSET                                                               (96)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA3_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_WR_DATA_DATA3_OFFSET)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA2_OFFSET                                                               (64)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA2_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_WR_DATA_DATA2_OFFSET)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA1_OFFSET                                                               (32)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA1_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_WR_DATA_DATA1_OFFSET)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA0_OFFSET                                                               (0)
  #define APOLLO_TBL_ACCESS_WR_DATA_DATA0_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_WR_DATA_DATA0_OFFSET)

#define APOLLO_TBL_ACCESS_RD_DATA_ADDR                                                                         (0x1201C)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA4_OFFSET                                                               (128)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA4_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_RD_DATA_DATA4_OFFSET)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA3_OFFSET                                                               (96)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA3_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_RD_DATA_DATA3_OFFSET)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA2_OFFSET                                                               (64)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA2_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_RD_DATA_DATA2_OFFSET)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA1_OFFSET                                                               (32)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA1_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_RD_DATA_DATA1_OFFSET)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA0_OFFSET                                                               (0)
  #define APOLLO_TBL_ACCESS_RD_DATA_DATA0_MASK                                                                 (0xFFFFFFFF << APOLLO_TBL_ACCESS_RD_DATA_DATA0_OFFSET)

/*
 * Feature: Special Trap 
 */
/*
 * Feature: Ethernet AV 
 */
#define APOLLO_AVB_PORT_EN_ADDR(port)                                                                          (0x110CC + (((port / 7) << 2))) /* port: 0-6 */
  #define APOLLO_AVB_PORT_EN_EN_OFFSET(port)                                                                   (port % 0x7)
  #define APOLLO_AVB_PORT_EN_EN_MASK(port)                                                                     (0x1 << APOLLO_AVB_PORT_EN_EN_OFFSET(port))

#define APOLLO_AVB_PRI_REMAP_ADDR(index)                                                                       (0x110D0 + (((index >> 3) << 2))) /* index: 0-7 */
  #define APOLLO_AVB_PRI_REMAP_PRI_OFFSET(index)                                                               ((index & 0x7) * 3)
  #define APOLLO_AVB_PRI_REMAP_PRI_MASK(index)                                                                 (0x7 << APOLLO_AVB_PRI_REMAP_PRI_OFFSET(index))

/*
 * Feature: PTP (Precision Time Protocol) 
 */
#define APOLLO_PTP_TIME_SEC_ADDR                                                                               (0x1B034)
  #define APOLLO_PTP_TIME_SEC_SEC_47_32_OFFSET                                                                 (32)
  #define APOLLO_PTP_TIME_SEC_SEC_47_32_MASK                                                                   (0xFFFF << APOLLO_PTP_TIME_SEC_SEC_47_32_OFFSET)
  #define APOLLO_PTP_TIME_SEC_SEC_31_0_OFFSET                                                                  (0)
  #define APOLLO_PTP_TIME_SEC_SEC_31_0_MASK                                                                    (0xFFFFFFFF << APOLLO_PTP_TIME_SEC_SEC_31_0_OFFSET)

#define APOLLO_PTP_TIME_NSEC_ADDR                                                                              (0x1B03C)
  #define APOLLO_PTP_TIME_NSEC_NSEC_UNIT_OFFSET                                                                (3)
  #define APOLLO_PTP_TIME_NSEC_NSEC_UNIT_MASK                                                                  (0x1FFFFFFF << APOLLO_PTP_TIME_NSEC_NSEC_UNIT_OFFSET)

#define APOLLO_PTP_TIME_OFFSET_SEC_ADDR                                                                        (0x1B040)
  #define APOLLO_PTP_TIME_OFFSET_SEC_SEC_47_32_OFFSET                                                          (32)
  #define APOLLO_PTP_TIME_OFFSET_SEC_SEC_47_32_MASK                                                            (0xFFFF << APOLLO_PTP_TIME_OFFSET_SEC_SEC_47_32_OFFSET)
  #define APOLLO_PTP_TIME_OFFSET_SEC_SEC_31_0_OFFSET                                                           (0)
  #define APOLLO_PTP_TIME_OFFSET_SEC_SEC_31_0_MASK                                                             (0xFFFFFFFF << APOLLO_PTP_TIME_OFFSET_SEC_SEC_31_0_OFFSET)

#define APOLLO_PTP_TIME_OFFSET_8NSEC_ADDR                                                                      (0x1B048)
  #define APOLLO_PTP_TIME_OFFSET_8NSEC_NSEC_UNIT_OFFSET                                                        (3)
  #define APOLLO_PTP_TIME_OFFSET_8NSEC_NSEC_UNIT_MASK                                                          (0x1FFFFFFF << APOLLO_PTP_TIME_OFFSET_8NSEC_NSEC_UNIT_OFFSET)

#define APOLLO_PTP_TIME_FREQ_ADDR                                                                              (0x1B04C)
  #define APOLLO_PTP_TIME_FREQ_FREQ_OFFSET                                                                     (0)
  #define APOLLO_PTP_TIME_FREQ_FREQ_MASK                                                                       (0xFFFF << APOLLO_PTP_TIME_FREQ_FREQ_OFFSET)

#define APOLLO_PTP_TIME_CTRL_ADDR                                                                              (0x1B050)
  #define APOLLO_PTP_TIME_CTRL_IGR_CORRECT_LATCH_OFFSET                                                        (16)
  #define APOLLO_PTP_TIME_CTRL_IGR_CORRECT_LATCH_MASK                                                          (0xFF << APOLLO_PTP_TIME_CTRL_IGR_CORRECT_LATCH_OFFSET)
  #define APOLLO_PTP_TIME_CTRL_IGR_TS_LATCH_OFFSET                                                             (8)
  #define APOLLO_PTP_TIME_CTRL_IGR_TS_LATCH_MASK                                                               (0xFF << APOLLO_PTP_TIME_CTRL_IGR_TS_LATCH_OFFSET)
  #define APOLLO_PTP_TIME_CTRL_TRANSPARENT_PMSK_OFFSET                                                         (1)
  #define APOLLO_PTP_TIME_CTRL_TRANSPARENT_PMSK_MASK                                                           (0x7F << APOLLO_PTP_TIME_CTRL_TRANSPARENT_PMSK_OFFSET)
  #define APOLLO_PTP_TIME_CTRL_CMD_OFFSET                                                                      (0)
  #define APOLLO_PTP_TIME_CTRL_CMD_MASK                                                                        (0x1 << APOLLO_PTP_TIME_CTRL_CMD_OFFSET)

#define APOLLO_PTP_IGR_MSG_ACT_ADDR(index)                                                                     (0x1B054 + (((index >> 3) << 2))) /* index: 0-7 */
  #define APOLLO_PTP_IGR_MSG_ACT_ACT_OFFSET(index)                                                             ((index & 0x7) << 1)
  #define APOLLO_PTP_IGR_MSG_ACT_ACT_MASK(index)                                                               (0x3 << APOLLO_PTP_IGR_MSG_ACT_ACT_OFFSET(index))

#define APOLLO_PTP_EGR_MSG_ACT_ADDR(index)                                                                     (0x1B058 + (((index >> 3) << 2))) /* index: 0-7 */
  #define APOLLO_PTP_EGR_MSG_ACT_ACT_OFFSET(index)                                                             ((index & 0x7) << 1)
  #define APOLLO_PTP_EGR_MSG_ACT_ACT_MASK(index)                                                               (0x3 << APOLLO_PTP_EGR_MSG_ACT_ACT_OFFSET(index))

#define APOLLO_PTP_MEANPATH_DEALY_ADDR                                                                         (0x1B05C)
  #define APOLLO_PTP_MEANPATH_DEALY_DELAY_H_OFFSET                                                             (32)
  #define APOLLO_PTP_MEANPATH_DEALY_DELAY_H_MASK                                                               (0xFFFFFFFF << APOLLO_PTP_MEANPATH_DEALY_DELAY_H_OFFSET)
  #define APOLLO_PTP_MEANPATH_DEALY_DELAY_L_OFFSET                                                             (16)
  #define APOLLO_PTP_MEANPATH_DEALY_DELAY_L_MASK                                                               (0xFFFF << APOLLO_PTP_MEANPATH_DEALY_DELAY_L_OFFSET)

#define APOLLO_PTP_LATCH_CORRECT_ADDR                                                                          (0x1B064)
  #define APOLLO_PTP_LATCH_CORRECT_CORRECT_H_OFFSET                                                            (32)
  #define APOLLO_PTP_LATCH_CORRECT_CORRECT_H_MASK                                                              (0xFFFFFFFF << APOLLO_PTP_LATCH_CORRECT_CORRECT_H_OFFSET)
  #define APOLLO_PTP_LATCH_CORRECT_CORRECT_L_OFFSET                                                            (0)
  #define APOLLO_PTP_LATCH_CORRECT_CORRECT_L_MASK                                                              (0xFFFFFFFF << APOLLO_PTP_LATCH_CORRECT_CORRECT_L_OFFSET)

#define APOLLO_PTP_RX_TIME_ADDR                                                                                (0x1B06C)
  #define APOLLO_PTP_RX_TIME_SEC_47_32_OFFSET                                                                  (64)
  #define APOLLO_PTP_RX_TIME_SEC_47_32_MASK                                                                    (0xFFFF << APOLLO_PTP_RX_TIME_SEC_47_32_OFFSET)
  #define APOLLO_PTP_RX_TIME_SEC_31_0_OFFSET                                                                   (32)
  #define APOLLO_PTP_RX_TIME_SEC_31_0_MASK                                                                     (0xFFFFFFFF << APOLLO_PTP_RX_TIME_SEC_31_0_OFFSET)
  #define APOLLO_PTP_RX_TIME_NSEC_UNIT_OFFSET                                                                  (3)
  #define APOLLO_PTP_RX_TIME_NSEC_UNIT_MASK                                                                    (0x1FFFFFFF << APOLLO_PTP_RX_TIME_NSEC_UNIT_OFFSET)

#define APOLLO_PTP_P_TX_TIME_ADDR(port)                                                                        (0x20080 + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_PTP_P_TX_TIME_VALID_OFFSET                                                                    (81)
  #define APOLLO_PTP_P_TX_TIME_VALID_MASK                                                                      (0x1 << APOLLO_PTP_P_TX_TIME_VALID_OFFSET)
  #define APOLLO_PTP_P_TX_TIME_STS_OFFSET                                                                      (80)
  #define APOLLO_PTP_P_TX_TIME_STS_MASK                                                                        (0x1 << APOLLO_PTP_P_TX_TIME_STS_OFFSET)
  #define APOLLO_PTP_P_TX_TIME_SEC_47_32_OFFSET                                                                (64)
  #define APOLLO_PTP_P_TX_TIME_SEC_47_32_MASK                                                                  (0xFFFF << APOLLO_PTP_P_TX_TIME_SEC_47_32_OFFSET)
  #define APOLLO_PTP_P_TX_TIME_SEC_31_0_OFFSET                                                                 (32)
  #define APOLLO_PTP_P_TX_TIME_SEC_31_0_MASK                                                                   (0xFFFFFFFF << APOLLO_PTP_P_TX_TIME_SEC_31_0_OFFSET)
  #define APOLLO_PTP_P_TX_TIME_NSEC_UNIT_OFFSET                                                                (3)
  #define APOLLO_PTP_P_TX_TIME_NSEC_UNIT_MASK                                                                  (0x1FFFFFFF << APOLLO_PTP_P_TX_TIME_NSEC_UNIT_OFFSET)

/*
 * Feature: Parser 
 */
#define APOLLO_PARSER_FIELD_SELTOR_CTRL_ADDR(index)                                                            (0x2F000 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET                                                        (3)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_OFFSET_MASK                                                          (0xFF << APOLLO_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET                                                           (0)
  #define APOLLO_PARSER_FIELD_SELTOR_CTRL_FMT_MASK                                                             (0x7 << APOLLO_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET)

/*
 * Feature: PON MAC Scheduling Config 
 */
#define APOLLO_PON_CFG_ADDR                                                                                    (0x2D8B8)
  #define APOLLO_PON_CFG_PON_REV_OFFSET                                                                        (18)
  #define APOLLO_PON_CFG_PON_REV_MASK                                                                          (0x1 << APOLLO_PON_CFG_PON_REV_OFFSET)
  #define APOLLO_PON_CFG_PIR_EXCEED_DROP_OFFSET                                                                (17)
  #define APOLLO_PON_CFG_PIR_EXCEED_DROP_MASK                                                                  (0x1 << APOLLO_PON_CFG_PIR_EXCEED_DROP_OFFSET)
  #define APOLLO_PON_CFG_EGR_RATE_OFFSET                                                                       (0)
  #define APOLLO_PON_CFG_EGR_RATE_MASK                                                                         (0x1FFFF << APOLLO_PON_CFG_EGR_RATE_OFFSET)

#define APOLLO_PON_DRAINOUT_CTRL_ADDR                                                                          (0x35000)
  #define APOLLO_PON_DRAINOUT_CTRL_QID_IDX_OFFSET                                                              (7)
  #define APOLLO_PON_DRAINOUT_CTRL_QID_IDX_MASK                                                                (0x7F << APOLLO_PON_DRAINOUT_CTRL_QID_IDX_OFFSET)
  #define APOLLO_PON_DRAINOUT_CTRL_QID_EN_OFFSET                                                               (6)
  #define APOLLO_PON_DRAINOUT_CTRL_QID_EN_MASK                                                                 (0x1 << APOLLO_PON_DRAINOUT_CTRL_QID_EN_OFFSET)
  #define APOLLO_PON_DRAINOUT_CTRL_SCH_IDX_OFFSET                                                              (1)
  #define APOLLO_PON_DRAINOUT_CTRL_SCH_IDX_MASK                                                                (0x1F << APOLLO_PON_DRAINOUT_CTRL_SCH_IDX_OFFSET)
  #define APOLLO_PON_DRAINOUT_CTRL_SCH_EN_OFFSET                                                               (0)
  #define APOLLO_PON_DRAINOUT_CTRL_SCH_EN_MASK                                                                 (0x1 << APOLLO_PON_DRAINOUT_CTRL_SCH_EN_OFFSET)

#define APOLLO_PON_QID_TO_SID_ADDR(index)                                                                      (0x1C324 + (((index >> 2) << 2))) /* index: 0-127 */
  #define APOLLO_PON_QID_TO_SID_QID_OFFSET(index)                                                              ((index & 0x3) * 7)
  #define APOLLO_PON_QID_TO_SID_QID_MASK(index)                                                                (0x7F << APOLLO_PON_QID_TO_SID_QID_OFFSET(index))

#define APOLLO_PON_QID_CIR_RATE_ADDR(index)                                                                    (0x2D8BC + (((index) << 2))) /* index: 0-127 */
  #define APOLLO_PON_QID_CIR_RATE_RATE_OFFSET(index)                                                           ((index & 0x0) * 17)
  #define APOLLO_PON_QID_CIR_RATE_RATE_MASK(index)                                                             (0x1FFFF << APOLLO_PON_QID_CIR_RATE_RATE_OFFSET(index))

#define APOLLO_PON_QID_PIR_RATE_ADDR(index)                                                                    (0x2DABC + (((index) << 2))) /* index: 0-127 */
  #define APOLLO_PON_QID_PIR_RATE_RATE_OFFSET(index)                                                           ((index & 0x0) * 17)
  #define APOLLO_PON_QID_PIR_RATE_RATE_MASK(index)                                                             (0x1FFFF << APOLLO_PON_QID_PIR_RATE_RATE_OFFSET(index))

#define APOLLO_PON_SCH_QMAP_ADDR(index)                                                                        (0x2DCBC + (((index) << 2))) /* index: 0-31 */
  #define APOLLO_PON_SCH_QMAP_MAPPING_TBL_OFFSET                                                               (0)
  #define APOLLO_PON_SCH_QMAP_MAPPING_TBL_MASK                                                                 (0xFFFFFFFF << APOLLO_PON_SCH_QMAP_MAPPING_TBL_OFFSET)

#define APOLLO_PON_WFQ_WEIGHT_ADDR(index)                                                                      (0x2DD3C + (((index >> 2) << 2))) /* index: 0-127 */
  #define APOLLO_PON_WFQ_WEIGHT_WEIGHT_OFFSET(index)                                                           ((index & 0x3) * 7)
  #define APOLLO_PON_WFQ_WEIGHT_WEIGHT_MASK(index)                                                             (0x7F << APOLLO_PON_WFQ_WEIGHT_WEIGHT_OFFSET(index))

#define APOLLO_PON_WFQ_TYPE_ADDR(index)                                                                        (0x2DDBC + (((index >> 5) << 2))) /* index: 0-127 */
  #define APOLLO_PON_WFQ_TYPE_QUEUE_TYPE_OFFSET(index)                                                         (index % 0x20)
  #define APOLLO_PON_WFQ_TYPE_QUEUE_TYPE_MASK(index)                                                           (0x1 << APOLLO_PON_WFQ_TYPE_QUEUE_TYPE_OFFSET(index))

#define APOLLO_FC_PON_Q_EGR_DROP_EN_ADDR(index)                                                                (0x1C3A4 + (((index >> 5) << 2))) /* index: 0-127 */
  #define APOLLO_FC_PON_Q_EGR_DROP_EN_TH_OFFSET(index)                                                         (index % 0x20)
  #define APOLLO_FC_PON_Q_EGR_DROP_EN_TH_MASK(index)                                                           (0x1 << APOLLO_FC_PON_Q_EGR_DROP_EN_TH_OFFSET(index))

#define APOLLO_PON_TCONT_EN_ADDR(index)                                                                        (0x2DDCC + (((index >> 5) << 2))) /* index: 0-31 */
  #define APOLLO_PON_TCONT_EN_TCONT_EN_OFFSET(index)                                                           (index % 0x20)
  #define APOLLO_PON_TCONT_EN_TCONT_EN_MASK(index)                                                             (0x1 << APOLLO_PON_TCONT_EN_TCONT_EN_OFFSET(index))

#define APOLLO_QUEUE_SEL_IND_ADDR                                                                              (0x2D120)
  #define APOLLO_QUEUE_SEL_IND_CIR_SEL_IND_OFFSET                                                              (13)
  #define APOLLO_QUEUE_SEL_IND_CIR_SEL_IND_MASK                                                                (0x3F << APOLLO_QUEUE_SEL_IND_CIR_SEL_IND_OFFSET)
  #define APOLLO_QUEUE_SEL_IND_PIR_SEL_IND_OFFSET                                                              (7)
  #define APOLLO_QUEUE_SEL_IND_PIR_SEL_IND_MASK                                                                (0x3F << APOLLO_QUEUE_SEL_IND_PIR_SEL_IND_OFFSET)
  #define APOLLO_QUEUE_SEL_IND_QCNT_SEL_IND_OFFSET                                                             (0)
  #define APOLLO_QUEUE_SEL_IND_QCNT_SEL_IND_MASK                                                               (0x7F << APOLLO_QUEUE_SEL_IND_QCNT_SEL_IND_OFFSET)

#define APOLLO_QUEUE_SEL_IND_DATA_ADDR                                                                         (0x2D124)
  #define APOLLO_QUEUE_SEL_IND_DATA_CIR_QIN_OFFSET                                                             (16)
  #define APOLLO_QUEUE_SEL_IND_DATA_CIR_QIN_MASK                                                               (0xFFFF << APOLLO_QUEUE_SEL_IND_DATA_CIR_QIN_OFFSET)
  #define APOLLO_QUEUE_SEL_IND_DATA_PIR_QIN_OFFSET                                                             (0)
  #define APOLLO_QUEUE_SEL_IND_DATA_PIR_QIN_MASK                                                               (0xFFFF << APOLLO_QUEUE_SEL_IND_DATA_PIR_QIN_OFFSET)

#define APOLLO_GPON_DPRU_RPT_PRD_ADDR                                                                          (0x2D128)
  #define APOLLO_GPON_DPRU_RPT_PRD_RPT_PRD_OFFSET                                                              (0)
  #define APOLLO_GPON_DPRU_RPT_PRD_RPT_PRD_MASK                                                                (0x1F << APOLLO_GPON_DPRU_RPT_PRD_RPT_PRD_OFFSET)

#define APOLLO_PON_PORT_CTRL_ADDR                                                                              (0x23220)
  #define APOLLO_PON_PORT_CTRL_DRN_SEL_OFFSET                                                                  (14)
  #define APOLLO_PON_PORT_CTRL_DRN_SEL_MASK                                                                    (0x1 << APOLLO_PON_PORT_CTRL_DRN_SEL_OFFSET)
  #define APOLLO_PON_PORT_CTRL_DRN_IDX_OFFSET                                                                  (7)
  #define APOLLO_PON_PORT_CTRL_DRN_IDX_MASK                                                                    (0x7F << APOLLO_PON_PORT_CTRL_DRN_IDX_OFFSET)
  #define APOLLO_PON_PORT_CTRL_DRN_ENABLE_OFFSET                                                               (6)
  #define APOLLO_PON_PORT_CTRL_DRN_ENABLE_MASK                                                                 (0x1 << APOLLO_PON_PORT_CTRL_DRN_ENABLE_OFFSET)
  #define APOLLO_PON_PORT_CTRL_BW_THRESHOLD_OFFSET                                                             (0)
  #define APOLLO_PON_PORT_CTRL_BW_THRESHOLD_MASK                                                               (0x3F << APOLLO_PON_PORT_CTRL_BW_THRESHOLD_OFFSET)

/*
 * Feature: GPON MAC General Config 
 */
#define APOLLO_GPON_INT_DLT_ADDR                                                                               (0x700000)
  #define APOLLO_GPON_INT_DLT_GPON_IRQ_OFFSET                                                                  (15)
  #define APOLLO_GPON_INT_DLT_GPON_IRQ_MASK                                                                    (0x1 << APOLLO_GPON_INT_DLT_GPON_IRQ_OFFSET)

#define APOLLO_GPON_RESET_ADDR                                                                                 (0x70000C)
  #define APOLLO_GPON_RESET_RST_DONE_OFFSET                                                                    (8)
  #define APOLLO_GPON_RESET_RST_DONE_MASK                                                                      (0x1 << APOLLO_GPON_RESET_RST_DONE_OFFSET)
  #define APOLLO_GPON_RESET_SOFT_RST_OFFSET                                                                    (0)
  #define APOLLO_GPON_RESET_SOFT_RST_MASK                                                                      (0x1 << APOLLO_GPON_RESET_SOFT_RST_OFFSET)

#define APOLLO_GPON_VERSION_ADDR                                                                               (0x700010)
  #define APOLLO_GPON_VERSION_VER_ID_OFFSET                                                                    (0)
  #define APOLLO_GPON_VERSION_VER_ID_MASK                                                                      (0xFFFFFFFF << APOLLO_GPON_VERSION_VER_ID_OFFSET)

#define APOLLO_GPON_TEST_ADDR                                                                                  (0x700014)
  #define APOLLO_GPON_TEST_TEST_REG_OFFSET                                                                     (0)
  #define APOLLO_GPON_TEST_TEST_REG_MASK                                                                       (0xFFFFFFFF << APOLLO_GPON_TEST_TEST_REG_OFFSET)

#define APOLLO_GPON_AES_BYPASS_ADDR                                                                            (0x700020)
  #define APOLLO_GPON_AES_BYPASS_M_BYPASS_AES_MOD_OFFSET                                                       (0)
  #define APOLLO_GPON_AES_BYPASS_M_BYPASS_AES_MOD_MASK                                                         (0x1 << APOLLO_GPON_AES_BYPASS_M_BYPASS_AES_MOD_OFFSET)

#define APOLLO_GPON_INTR_MASK_ADDR                                                                             (0x700040)
  #define APOLLO_GPON_INTR_MASK_GEM_US_M_OFFSET                                                                (10)
  #define APOLLO_GPON_INTR_MASK_GEM_US_M_MASK                                                                  (0x1 << APOLLO_GPON_INTR_MASK_GEM_US_M_OFFSET)
  #define APOLLO_GPON_INTR_MASK_GTC_US_M_OFFSET                                                                (8)
  #define APOLLO_GPON_INTR_MASK_GTC_US_M_MASK                                                                  (0x1 << APOLLO_GPON_INTR_MASK_GTC_US_M_OFFSET)
  #define APOLLO_GPON_INTR_MASK_GEM_DS_M_OFFSET                                                                (4)
  #define APOLLO_GPON_INTR_MASK_GEM_DS_M_MASK                                                                  (0x1 << APOLLO_GPON_INTR_MASK_GEM_DS_M_OFFSET)
  #define APOLLO_GPON_INTR_MASK_AES_DECRYPT_M_OFFSET                                                           (3)
  #define APOLLO_GPON_INTR_MASK_AES_DECRYPT_M_MASK                                                             (0x1 << APOLLO_GPON_INTR_MASK_AES_DECRYPT_M_OFFSET)
  #define APOLLO_GPON_INTR_MASK_GTC_DS_CAP_M_OFFSET                                                            (2)
  #define APOLLO_GPON_INTR_MASK_GTC_DS_CAP_M_MASK                                                              (0x1 << APOLLO_GPON_INTR_MASK_GTC_DS_CAP_M_OFFSET)
  #define APOLLO_GPON_INTR_MASK_GTC_DS_M_OFFSET                                                                (1)
  #define APOLLO_GPON_INTR_MASK_GTC_DS_M_MASK                                                                  (0x1 << APOLLO_GPON_INTR_MASK_GTC_DS_M_OFFSET)

#define APOLLO_GPON_INTR_STS_ADDR                                                                              (0x700044)
  #define APOLLO_GPON_INTR_STS_GEM_US_INTR_OFFSET                                                              (10)
  #define APOLLO_GPON_INTR_STS_GEM_US_INTR_MASK                                                                (0x1 << APOLLO_GPON_INTR_STS_GEM_US_INTR_OFFSET)
  #define APOLLO_GPON_INTR_STS_GTC_US_INTR_OFFSET                                                              (8)
  #define APOLLO_GPON_INTR_STS_GTC_US_INTR_MASK                                                                (0x1 << APOLLO_GPON_INTR_STS_GTC_US_INTR_OFFSET)
  #define APOLLO_GPON_INTR_STS_GEM_DS_INTR_OFFSET                                                              (4)
  #define APOLLO_GPON_INTR_STS_GEM_DS_INTR_MASK                                                                (0x1 << APOLLO_GPON_INTR_STS_GEM_DS_INTR_OFFSET)
  #define APOLLO_GPON_INTR_STS_AES_DECRYPT_INTR_OFFSET                                                         (3)
  #define APOLLO_GPON_INTR_STS_AES_DECRYPT_INTR_MASK                                                           (0x1 << APOLLO_GPON_INTR_STS_AES_DECRYPT_INTR_OFFSET)
  #define APOLLO_GPON_INTR_STS_GTC_DS_CAP_INTR_OFFSET                                                          (2)
  #define APOLLO_GPON_INTR_STS_GTC_DS_CAP_INTR_MASK                                                            (0x1 << APOLLO_GPON_INTR_STS_GTC_DS_CAP_INTR_OFFSET)
  #define APOLLO_GPON_INTR_STS_GTC_DS_INTR_OFFSET                                                              (1)
  #define APOLLO_GPON_INTR_STS_GTC_DS_INTR_MASK                                                                (0x1 << APOLLO_GPON_INTR_STS_GTC_DS_INTR_OFFSET)

/*
 * Feature: GTC Downstream 
 */
#define APOLLO_GPON_GTC_DS_INTR_DLT_ADDR                                                                       (0x701000)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_GTC_DS_INTR_OFFSET                                                       (15)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_GTC_DS_INTR_MASK                                                         (0x1 << APOLLO_GPON_GTC_DS_INTR_DLT_GTC_DS_INTR_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_PLM_BUF_REQ_OFFSET                                                       (10)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_PLM_BUF_REQ_MASK                                                         (0x1 << APOLLO_GPON_GTC_DS_INTR_DLT_PLM_BUF_REQ_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_RNG_REQ_HIS_OFFSET                                                       (9)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_RNG_REQ_HIS_MASK                                                         (0x1 << APOLLO_GPON_GTC_DS_INTR_DLT_RNG_REQ_HIS_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_SN_REQ_HIS_OFFSET                                                        (8)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_SN_REQ_HIS_MASK                                                          (0x1 << APOLLO_GPON_GTC_DS_INTR_DLT_SN_REQ_HIS_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_LOM_DLT_OFFSET                                                           (3)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_LOM_DLT_MASK                                                             (0x1 << APOLLO_GPON_GTC_DS_INTR_DLT_LOM_DLT_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_DS_FEC_STA_DLT_OFFSET                                                    (2)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_DS_FEC_STA_DLT_MASK                                                      (0x1 << APOLLO_GPON_GTC_DS_INTR_DLT_DS_FEC_STA_DLT_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_LOF_DLT_OFFSET                                                           (1)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_LOF_DLT_MASK                                                             (0x1 << APOLLO_GPON_GTC_DS_INTR_DLT_LOF_DLT_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_LOS_DLT_OFFSET                                                           (0)
  #define APOLLO_GPON_GTC_DS_INTR_DLT_LOS_DLT_MASK                                                             (0x1 << APOLLO_GPON_GTC_DS_INTR_DLT_LOS_DLT_OFFSET)

#define APOLLO_GPON_GTC_DS_INTR_MASK_ADDR                                                                      (0x701004)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_PLM_BUF_M_OFFSET                                                        (10)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_PLM_BUF_M_MASK                                                          (0x1 << APOLLO_GPON_GTC_DS_INTR_MASK_PLM_BUF_M_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_RNG_REQ_M_OFFSET                                                        (9)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_RNG_REQ_M_MASK                                                          (0x1 << APOLLO_GPON_GTC_DS_INTR_MASK_RNG_REQ_M_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_SN_REQ_M_OFFSET                                                         (8)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_SN_REQ_M_MASK                                                           (0x1 << APOLLO_GPON_GTC_DS_INTR_MASK_SN_REQ_M_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_LOM_M_OFFSET                                                            (3)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_LOM_M_MASK                                                              (0x1 << APOLLO_GPON_GTC_DS_INTR_MASK_LOM_M_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_DS_FEC_STA_M_OFFSET                                                     (2)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_DS_FEC_STA_M_MASK                                                       (0x1 << APOLLO_GPON_GTC_DS_INTR_MASK_DS_FEC_STA_M_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_LOF_M_OFFSET                                                            (1)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_LOF_M_MASK                                                              (0x1 << APOLLO_GPON_GTC_DS_INTR_MASK_LOF_M_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_LOS_M_OFFSET                                                            (0)
  #define APOLLO_GPON_GTC_DS_INTR_MASK_LOS_M_MASK                                                              (0x1 << APOLLO_GPON_GTC_DS_INTR_MASK_LOS_M_OFFSET)

#define APOLLO_GPON_GTC_DS_INTR_STS_ADDR                                                                       (0x701008)
  #define APOLLO_GPON_GTC_DS_INTR_STS_LOM_OFFSET                                                               (3)
  #define APOLLO_GPON_GTC_DS_INTR_STS_LOM_MASK                                                                 (0x1 << APOLLO_GPON_GTC_DS_INTR_STS_LOM_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_STS_DS_FEC_STS_OFFSET                                                        (2)
  #define APOLLO_GPON_GTC_DS_INTR_STS_DS_FEC_STS_MASK                                                          (0x1 << APOLLO_GPON_GTC_DS_INTR_STS_DS_FEC_STS_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_STS_LOF_OFFSET                                                               (1)
  #define APOLLO_GPON_GTC_DS_INTR_STS_LOF_MASK                                                                 (0x1 << APOLLO_GPON_GTC_DS_INTR_STS_LOF_OFFSET)
  #define APOLLO_GPON_GTC_DS_INTR_STS_LOS_OFFSET                                                               (0)
  #define APOLLO_GPON_GTC_DS_INTR_STS_LOS_MASK                                                                 (0x1 << APOLLO_GPON_GTC_DS_INTR_STS_LOS_OFFSET)

#define APOLLO_GPON_GTC_DS_ONU_ID_STATUS_ADDR                                                                  (0x701010)
  #define APOLLO_GPON_GTC_DS_ONU_ID_STATUS_ONU_ID_OFFSET                                                       (8)
  #define APOLLO_GPON_GTC_DS_ONU_ID_STATUS_ONU_ID_MASK                                                         (0xFF << APOLLO_GPON_GTC_DS_ONU_ID_STATUS_ONU_ID_OFFSET)
  #define APOLLO_GPON_GTC_DS_ONU_ID_STATUS_ONU_STATE_OFFSET                                                    (0)
  #define APOLLO_GPON_GTC_DS_ONU_ID_STATUS_ONU_STATE_MASK                                                      (0xF << APOLLO_GPON_GTC_DS_ONU_ID_STATUS_ONU_STATE_OFFSET)

#define APOLLO_GPON_GTC_DS_CFG_ADDR                                                                            (0x701014)
  #define APOLLO_GPON_GTC_DS_CFG_BWM_FILT_ONUID_OFFSET                                                         (10)
  #define APOLLO_GPON_GTC_DS_CFG_BWM_FILT_ONUID_MASK                                                           (0x1 << APOLLO_GPON_GTC_DS_CFG_BWM_FILT_ONUID_OFFSET)
  #define APOLLO_GPON_GTC_DS_CFG_CHK_BWM_CRC_OFFSET                                                            (9)
  #define APOLLO_GPON_GTC_DS_CFG_CHK_BWM_CRC_MASK                                                              (0x1 << APOLLO_GPON_GTC_DS_CFG_CHK_BWM_CRC_OFFSET)
  #define APOLLO_GPON_GTC_DS_CFG_PLEND_STRICT_MODE_OFFSET                                                      (8)
  #define APOLLO_GPON_GTC_DS_CFG_PLEND_STRICT_MODE_MASK                                                        (0x1 << APOLLO_GPON_GTC_DS_CFG_PLEND_STRICT_MODE_OFFSET)
  #define APOLLO_GPON_GTC_DS_CFG_EXTRA_SN_TX_OFFSET                                                            (6)
  #define APOLLO_GPON_GTC_DS_CFG_EXTRA_SN_TX_MASK                                                              (0x3 << APOLLO_GPON_GTC_DS_CFG_EXTRA_SN_TX_OFFSET)
  #define APOLLO_GPON_GTC_DS_CFG_FEC_CORRECT_DIS_OFFSET                                                        (4)
  #define APOLLO_GPON_GTC_DS_CFG_FEC_CORRECT_DIS_MASK                                                          (0x1 << APOLLO_GPON_GTC_DS_CFG_FEC_CORRECT_DIS_OFFSET)
  #define APOLLO_GPON_GTC_DS_CFG_FEC_DET_THRSH_OFFSET                                                          (1)
  #define APOLLO_GPON_GTC_DS_CFG_FEC_DET_THRSH_MASK                                                            (0x7 << APOLLO_GPON_GTC_DS_CFG_FEC_DET_THRSH_OFFSET)
  #define APOLLO_GPON_GTC_DS_CFG_DESCRAM_DIS_OFFSET                                                            (0)
  #define APOLLO_GPON_GTC_DS_CFG_DESCRAM_DIS_MASK                                                              (0x1 << APOLLO_GPON_GTC_DS_CFG_DESCRAM_DIS_OFFSET)

#define APOLLO_GPON_GTC_DS_PLOAM_CFG_ADDR                                                                      (0x70101C)
  #define APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DROP_CRCE_OFFSET                                                    (10)
  #define APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DROP_CRCE_MASK                                                      (0x1 << APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DROP_CRCE_OFFSET)
  #define APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_BC_ACC_EN_OFFSET                                                    (9)
  #define APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_BC_ACC_EN_MASK                                                      (0x1 << APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_BC_ACC_EN_OFFSET)
  #define APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DS_ONUID_FLT_EN_OFFSET                                              (8)
  #define APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DS_ONUID_FLT_EN_MASK                                                (0x1 << APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DS_ONUID_FLT_EN_OFFSET)
  #define APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DS_NOMSG_ID_OFFSET                                                  (0)
  #define APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DS_NOMSG_ID_MASK                                                    (0xFF << APOLLO_GPON_GTC_DS_PLOAM_CFG_PLM_DS_NOMSG_ID_OFFSET)

#define APOLLO_GPON_GTC_DS_LOS_CFG_STS_ADDR                                                                    (0x701040)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_SIG_OFFSET                                                    (10)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_SIG_MASK                                                      (0x1 << APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_SIG_OFFSET)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_SIG_OFFSET                                                  (8)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_SIG_MASK                                                    (0x1 << APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_SIG_OFFSET)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_LOS_FILTER_EN_OFFSET                                                  (4)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_LOS_FILTER_EN_MASK                                                    (0x1 << APOLLO_GPON_GTC_DS_LOS_CFG_STS_LOS_FILTER_EN_OFFSET)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_POLAR_OFFSET                                                  (3)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_POLAR_MASK                                                    (0x1 << APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_POLAR_OFFSET)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_EN_OFFSET                                                     (2)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_EN_MASK                                                       (0x1 << APOLLO_GPON_GTC_DS_LOS_CFG_STS_CDR_LOS_EN_OFFSET)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_POLAR_OFFSET                                                (1)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_POLAR_MASK                                                  (0x1 << APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_POLAR_OFFSET)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_EN_OFFSET                                                   (0)
  #define APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_EN_MASK                                                     (0x1 << APOLLO_GPON_GTC_DS_LOS_CFG_STS_OPTIC_LOS_EN_OFFSET)

#define APOLLO_GPON_GTC_DS_SUPERFRAME_CNT_ADDR                                                                 (0x701048)
  #define APOLLO_GPON_GTC_DS_SUPERFRAME_CNT_SF_CNTR_OFFSET                                                     (0)
  #define APOLLO_GPON_GTC_DS_SUPERFRAME_CNT_SF_CNTR_MASK                                                       (0x3FFFFFFF << APOLLO_GPON_GTC_DS_SUPERFRAME_CNT_SF_CNTR_OFFSET)

#define APOLLO_GPON_GTC_DS_PLOAM_IND_ADDR                                                                      (0x701080)
  #define APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_BUF_EMPTY_OFFSET                                                    (5)
  #define APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_BUF_EMPTY_MASK                                                      (0x1 << APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_BUF_EMPTY_OFFSET)
  #define APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_BUF_FULL_OFFSET                                                     (4)
  #define APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_BUF_FULL_MASK                                                       (0x1 << APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_BUF_FULL_OFFSET)
  #define APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_DEQ_OFFSET                                                          (0)
  #define APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_DEQ_MASK                                                            (0x1 << APOLLO_GPON_GTC_DS_PLOAM_IND_PLM_DEQ_OFFSET)

#define APOLLO_GPON_GTC_DS_PLOAM_MSG_ADDR(index)                                                               (0x7010A0 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_GPON_GTC_DS_PLOAM_MSG_PLOAM_RDATA_OFFSET                                                      (0)
  #define APOLLO_GPON_GTC_DS_PLOAM_MSG_PLOAM_RDATA_MASK                                                        (0xFFFF << APOLLO_GPON_GTC_DS_PLOAM_MSG_PLOAM_RDATA_OFFSET)

#define APOLLO_GPON_GTC_DS_ALLOC_IND_ADDR                                                                      (0x7010C0)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_REQ_OFFSET                                                   (15)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_REQ_MASK                                                     (0x1 << APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_REQ_OFFSET)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_COMPL_OFFSET                                                 (14)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_COMPL_MASK                                                   (0x1 << APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_COMPL_OFFSET)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_HIT_OFFSET                                                   (13)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_HIT_MASK                                                     (0x1 << APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_HIT_OFFSET)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_MODE_OFFSET                                                  (8)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_MODE_MASK                                                    (0x3 << APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_MODE_OFFSET)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_IDX_OFFSET                                                   (0)
  #define APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_IDX_MASK                                                     (0x1F << APOLLO_GPON_GTC_DS_ALLOC_IND_ALLOCID_OP_IDX_OFFSET)

#define APOLLO_GPON_GTC_DS_ALLOC_WR_ADDR                                                                       (0x7010C4)
  #define APOLLO_GPON_GTC_DS_ALLOC_WR_ALLOCID_OP_WDATA_OFFSET                                                  (0)
  #define APOLLO_GPON_GTC_DS_ALLOC_WR_ALLOCID_OP_WDATA_MASK                                                    (0xFFF << APOLLO_GPON_GTC_DS_ALLOC_WR_ALLOCID_OP_WDATA_OFFSET)

#define APOLLO_GPON_GTC_DS_ALLOC_RD_ADDR                                                                       (0x7010CC)
  #define APOLLO_GPON_GTC_DS_ALLOC_RD_ALLOCID_OP_RDATA_OFFSET                                                  (0)
  #define APOLLO_GPON_GTC_DS_ALLOC_RD_ALLOCID_OP_RDATA_MASK                                                    (0xFFF << APOLLO_GPON_GTC_DS_ALLOC_RD_ALLOCID_OP_RDATA_OFFSET)

#define APOLLO_GPON_GTC_DS_PORT_IND_ADDR                                                                       (0x701100)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_REQ_OFFSET                                                     (15)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_REQ_MASK                                                       (0x1 << APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_REQ_OFFSET)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_COMPL_OFFSET                                                   (14)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_COMPL_MASK                                                     (0x1 << APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_COMPL_OFFSET)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_HIT_OFFSET                                                     (13)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_HIT_MASK                                                       (0x1 << APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_HIT_OFFSET)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_MODE_OFFSET                                                    (8)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_MODE_MASK                                                      (0x3 << APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_MODE_OFFSET)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_IDX_OFFSET                                                     (0)
  #define APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_IDX_MASK                                                       (0x7F << APOLLO_GPON_GTC_DS_PORT_IND_PORTID_OP_IDX_OFFSET)

#define APOLLO_GPON_GTC_DS_PORT_WR_ADDR                                                                        (0x701104)
  #define APOLLO_GPON_GTC_DS_PORT_WR_PORTID_OP_WDATA_OFFSET                                                    (0)
  #define APOLLO_GPON_GTC_DS_PORT_WR_PORTID_OP_WDATA_MASK                                                      (0xFFF << APOLLO_GPON_GTC_DS_PORT_WR_PORTID_OP_WDATA_OFFSET)

#define APOLLO_GPON_GTC_DS_PORT_RD_ADDR                                                                        (0x70110C)
  #define APOLLO_GPON_GTC_DS_PORT_RD_PORTID_OP_RDATA_OFFSET                                                    (0)
  #define APOLLO_GPON_GTC_DS_PORT_RD_PORTID_OP_RDATA_MASK                                                      (0xFFF << APOLLO_GPON_GTC_DS_PORT_RD_PORTID_OP_RDATA_OFFSET)

#define APOLLO_GPON_GTC_DS_PORT_CNTR_IND_ADDR                                                                  (0x701140)
  #define APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_R_ACK_OFFSET                                               (15)
  #define APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_R_ACK_MASK                                                 (0x1 << APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_R_ACK_OFFSET)
  #define APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_RSEL_OFFSET                                                (8)
  #define APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_RSEL_MASK                                                  (0x1 << APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_RSEL_OFFSET)
  #define APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_IDX_OFFSET                                                 (0)
  #define APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_IDX_MASK                                                   (0x7F << APOLLO_GPON_GTC_DS_PORT_CNTR_IND_GEM_CNTR_IDX_OFFSET)

#define APOLLO_GPON_GTC_DS_PORT_CNTR_STAT_ADDR                                                                 (0x701144)
  #define APOLLO_GPON_GTC_DS_PORT_CNTR_STAT_GEM_CNTR_OFFSET                                                    (0)
  #define APOLLO_GPON_GTC_DS_PORT_CNTR_STAT_GEM_CNTR_MASK                                                      (0xFFFFFFFF << APOLLO_GPON_GTC_DS_PORT_CNTR_STAT_GEM_CNTR_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BLK_ADDR                                                          (0x701180)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BLK_CNTR_DS_BIP_ERR_BLOCK_OFFSET                                (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BLK_CNTR_DS_BIP_ERR_BLOCK_MASK                                  (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BLK_CNTR_DS_BIP_ERR_BLOCK_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BIT_ADDR                                                          (0x701184)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BIT_CNTR_DS_BIP_ERR_BITS_OFFSET                                 (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BIT_CNTR_DS_BIP_ERR_BITS_MASK                                   (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BIT_CNTR_DS_BIP_ERR_BITS_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BIT_ADDR                                                      (0x701188)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BIT_CNTR_FEC_CORRECTED_BITS_OFFSET                          (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BIT_CNTR_FEC_CORRECTED_BITS_MASK                            (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BIT_CNTR_FEC_CORRECTED_BITS_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BYTE_ADDR                                                     (0x70118C)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BYTE_CNTR_FEC_CORRECTED_BYTES_OFFSET                        (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BYTE_CNTR_FEC_CORRECTED_BYTES_MASK                          (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BYTE_CNTR_FEC_CORRECTED_BYTES_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_CW_ADDR                                                       (0x701190)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_CW_CNTR_FEC_CORRETED_CW_OFFSET                              (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_CW_CNTR_FEC_CORRETED_CW_MASK                                (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_CW_CNTR_FEC_CORRETED_CW_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_UNCOR_CW_ADDR                                                         (0x701194)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_UNCOR_CW_CNTR_FEC_UNCORRETABLE_CW_OFFSET                            (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_UNCOR_CW_CNTR_FEC_UNCORRETABLE_CW_MASK                              (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_FEC_UNCOR_CW_CNTR_FEC_UNCORRETABLE_CW_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_LOM_ADDR                                                                  (0x701198)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_LOM_CNTR_PLEND_FAIL_OFFSET                                              (16)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_LOM_CNTR_PLEND_FAIL_MASK                                                (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_LOM_CNTR_PLEND_FAIL_OFFSET)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_LOM_CNTR_SUPERFRAME_LOS_OFFSET                                          (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_LOM_CNTR_SUPERFRAME_LOS_MASK                                            (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_LOM_CNTR_SUPERFRAME_LOS_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_ACPT_ADDR                                                           (0x70119C)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_ACPT_CNTR_PLOAMD_ACCEPTED_OFFSET                                  (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_ACPT_CNTR_PLOAMD_ACCEPTED_MASK                                    (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_ACPT_CNTR_PLOAMD_ACCEPTED_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_ADDR                                                           (0x7011A0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_CNTR_PLOAMD_OVERFLOW_OFFSET                                  (16)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_CNTR_PLOAMD_OVERFLOW_MASK                                    (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_CNTR_PLOAMD_OVERFLOW_OFFSET)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_CNTR_PLOAMD_CRC_ERR_OFFSET                                   (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_CNTR_PLOAMD_CRC_ERR_MASK                                     (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_CNTR_PLOAMD_CRC_ERR_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_FAIL_ADDR                                                             (0x7011A4)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_FAIL_CNTR_BWMAP_OVERFLOW_OFFSET                                     (16)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_FAIL_CNTR_BWMAP_OVERFLOW_MASK                                       (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_FAIL_CNTR_BWMAP_OVERFLOW_OFFSET)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_FAIL_CNTR_BWMAP_CRC_ERR_OFFSET                                      (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_FAIL_CNTR_BWMAP_CRC_ERR_MASK                                        (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_FAIL_CNTR_BWMAP_CRC_ERR_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_INV_ADDR                                                              (0x7011A8)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_INV_CNTR_BWMAP_INV1_OFFSET                                          (16)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_INV_CNTR_BWMAP_INV1_MASK                                            (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_INV_CNTR_BWMAP_INV1_OFFSET)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_INV_CNTR_BWMAP_INV0_OFFSET                                          (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_INV_CNTR_BWMAP_INV0_MASK                                            (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_INV_CNTR_BWMAP_INV0_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_ACTIVE_ADDR                                                               (0x7011AC)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_ACTIVE_CNTR_RANGING_REQ_OFFSET                                          (16)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_ACTIVE_CNTR_RANGING_REQ_MASK                                            (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_ACTIVE_CNTR_RANGING_REQ_OFFSET)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_ACTIVE_CNTR_SN_REQ_OFFSET                                               (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_ACTIVE_CNTR_SN_REQ_MASK                                                 (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_ACTIVE_CNTR_SN_REQ_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_ACPT_ADDR                                                             (0x7011B0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_ACPT_CNTR_BWMAP_ACCPTED_OFFSET                                      (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_ACPT_CNTR_BWMAP_ACCPTED_MASK                                        (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_BWM_ACPT_CNTR_BWMAP_ACCPTED_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_LOS_ADDR                                                              (0x7011B4)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_LOS_CNTR_GEM_LOS_OFFSET                                             (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_LOS_CNTR_GEM_LOS_MASK                                               (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_LOS_CNTR_GEM_LOS_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_HEC_CORRECT_ADDR                                                          (0x7011B8)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_HEC_CORRECT_CNTR_HEC_CORRECTED_OFFSET                                   (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_HEC_CORRECT_CNTR_HEC_CORRECTED_MASK                                     (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_HEC_CORRECT_CNTR_HEC_CORRECTED_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_IDLE_ADDR                                                             (0x7011BC)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_IDLE_CNTR_GEM_IDLE_OFFSET                                           (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_IDLE_CNTR_GEM_IDLE_MASK                                             (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_IDLE_CNTR_GEM_IDLE_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_FAIL_ADDR                                                             (0x7011C0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_FAIL_CNTR_PORTID_MMATCH_OFFSET                                      (16)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_FAIL_CNTR_PORTID_MMATCH_MASK                                        (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_FAIL_CNTR_PORTID_MMATCH_OFFSET)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_FAIL_CNTR_GEM_LEN_MISM_OFFSET                                       (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_FAIL_CNTR_GEM_LEN_MISM_MASK                                         (0xFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_FAIL_CNTR_GEM_LEN_MISM_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_NON_IDLE_ADDR                                                         (0x7011C4)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_NON_IDLE_CNTR_RX_GEM_NON_IDLE_OFFSET                                (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_NON_IDLE_CNTR_RX_GEM_NON_IDLE_MASK                                  (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_GEM_NON_IDLE_CNTR_RX_GEM_NON_IDLE_OFFSET)

#define APOLLO_GPON_GTC_DS_MISC_CNTR_PLEN_CORRECT_ADDR                                                         (0x7011C8)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_PLEN_CORRECT_CNTR_PLEND_CORRECTIONS_OFFSET                              (0)
  #define APOLLO_GPON_GTC_DS_MISC_CNTR_PLEN_CORRECT_CNTR_PLEND_CORRECTIONS_MASK                                (0xFFFFFFFF << APOLLO_GPON_GTC_DS_MISC_CNTR_PLEN_CORRECT_CNTR_PLEND_CORRECTIONS_OFFSET)

#define APOLLO_GPON_GTC_DS_OMCI_PTI_ADDR                                                                       (0x701204)
  #define APOLLO_GPON_GTC_DS_OMCI_PTI_OMCI_PTI_MASK_OFFSET                                                     (4)
  #define APOLLO_GPON_GTC_DS_OMCI_PTI_OMCI_PTI_MASK_MASK                                                       (0x7 << APOLLO_GPON_GTC_DS_OMCI_PTI_OMCI_PTI_MASK_OFFSET)
  #define APOLLO_GPON_GTC_DS_OMCI_PTI_OMCI_END_PTI_OFFSET                                                      (0)
  #define APOLLO_GPON_GTC_DS_OMCI_PTI_OMCI_END_PTI_MASK                                                        (0x7 << APOLLO_GPON_GTC_DS_OMCI_PTI_OMCI_END_PTI_OFFSET)

#define APOLLO_GPON_GTC_DS_ETH_PTI_ADDR                                                                        (0x701208)
  #define APOLLO_GPON_GTC_DS_ETH_PTI_ETH_PTI_MASK_OFFSET                                                       (4)
  #define APOLLO_GPON_GTC_DS_ETH_PTI_ETH_PTI_MASK_MASK                                                         (0x7 << APOLLO_GPON_GTC_DS_ETH_PTI_ETH_PTI_MASK_OFFSET)
  #define APOLLO_GPON_GTC_DS_ETH_PTI_ETH_END_PTI_OFFSET                                                        (0)
  #define APOLLO_GPON_GTC_DS_ETH_PTI_ETH_END_PTI_MASK                                                          (0x7 << APOLLO_GPON_GTC_DS_ETH_PTI_ETH_END_PTI_OFFSET)

#define APOLLO_DS_FEC_ADDR                                                                                     (0x701280)
  #define APOLLO_DS_FEC_DRF_TEST_RESUME_OFFSET                                                                 (12)
  #define APOLLO_DS_FEC_DRF_TEST_RESUME_MASK                                                                   (0x1 << APOLLO_DS_FEC_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_DS_FEC_DRF_START_PAUSE_OFFSET                                                                 (11)
  #define APOLLO_DS_FEC_DRF_START_PAUSE_MASK                                                                   (0x1 << APOLLO_DS_FEC_DRF_START_PAUSE_OFFSET)
  #define APOLLO_DS_FEC_DRF_BIST_DONE_OFFSET                                                                   (10)
  #define APOLLO_DS_FEC_DRF_BIST_DONE_MASK                                                                     (0x1 << APOLLO_DS_FEC_DRF_BIST_DONE_OFFSET)
  #define APOLLO_DS_FEC_DRF_BIST_FAIL_OFFSET                                                                   (9)
  #define APOLLO_DS_FEC_DRF_BIST_FAIL_MASK                                                                     (0x1 << APOLLO_DS_FEC_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_DS_FEC_DRF_BIST_MODE_OFFSET                                                                   (8)
  #define APOLLO_DS_FEC_DRF_BIST_MODE_MASK                                                                     (0x1 << APOLLO_DS_FEC_DRF_BIST_MODE_OFFSET)
  #define APOLLO_DS_FEC_BIST_FAIL_OFFSET                                                                       (7)
  #define APOLLO_DS_FEC_BIST_FAIL_MASK                                                                         (0x1 << APOLLO_DS_FEC_BIST_FAIL_OFFSET)
  #define APOLLO_DS_FEC_BIST_DONE_OFFSET                                                                       (6)
  #define APOLLO_DS_FEC_BIST_DONE_MASK                                                                         (0x1 << APOLLO_DS_FEC_BIST_DONE_OFFSET)
  #define APOLLO_DS_FEC_BIST_MODE_OFFSET                                                                       (5)
  #define APOLLO_DS_FEC_BIST_MODE_MASK                                                                         (0x1 << APOLLO_DS_FEC_BIST_MODE_OFFSET)
  #define APOLLO_DS_FEC_DVSE_OFFSET                                                                            (4)
  #define APOLLO_DS_FEC_DVSE_MASK                                                                              (0x1 << APOLLO_DS_FEC_DVSE_OFFSET)
  #define APOLLO_DS_FEC_DVS_OFFSET                                                                             (0)
  #define APOLLO_DS_FEC_DVS_MASK                                                                               (0xF << APOLLO_DS_FEC_DVS_OFFSET)

#define APOLLO_PLOAM_ADDR                                                                                      (0x701284)
  #define APOLLO_PLOAM_DRF_TEST_RESUME_OFFSET                                                                  (12)
  #define APOLLO_PLOAM_DRF_TEST_RESUME_MASK                                                                    (0x1 << APOLLO_PLOAM_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_PLOAM_DRF_START_PAUSE_OFFSET                                                                  (11)
  #define APOLLO_PLOAM_DRF_START_PAUSE_MASK                                                                    (0x1 << APOLLO_PLOAM_DRF_START_PAUSE_OFFSET)
  #define APOLLO_PLOAM_DRF_BIST_DONE_OFFSET                                                                    (10)
  #define APOLLO_PLOAM_DRF_BIST_DONE_MASK                                                                      (0x1 << APOLLO_PLOAM_DRF_BIST_DONE_OFFSET)
  #define APOLLO_PLOAM_DRF_BIST_FAIL_OFFSET                                                                    (9)
  #define APOLLO_PLOAM_DRF_BIST_FAIL_MASK                                                                      (0x1 << APOLLO_PLOAM_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_PLOAM_DRF_BIST_MODE_OFFSET                                                                    (8)
  #define APOLLO_PLOAM_DRF_BIST_MODE_MASK                                                                      (0x1 << APOLLO_PLOAM_DRF_BIST_MODE_OFFSET)
  #define APOLLO_PLOAM_BIST_FAIL_OFFSET                                                                        (7)
  #define APOLLO_PLOAM_BIST_FAIL_MASK                                                                          (0x1 << APOLLO_PLOAM_BIST_FAIL_OFFSET)
  #define APOLLO_PLOAM_BIST_DONE_OFFSET                                                                        (6)
  #define APOLLO_PLOAM_BIST_DONE_MASK                                                                          (0x1 << APOLLO_PLOAM_BIST_DONE_OFFSET)
  #define APOLLO_PLOAM_BIST_MODE_OFFSET                                                                        (5)
  #define APOLLO_PLOAM_BIST_MODE_MASK                                                                          (0x1 << APOLLO_PLOAM_BIST_MODE_OFFSET)
  #define APOLLO_PLOAM_DVSE_OFFSET                                                                             (4)
  #define APOLLO_PLOAM_DVSE_MASK                                                                               (0x1 << APOLLO_PLOAM_DVSE_OFFSET)
  #define APOLLO_PLOAM_DVS_OFFSET                                                                              (0)
  #define APOLLO_PLOAM_DVS_MASK                                                                                (0xF << APOLLO_PLOAM_DVS_OFFSET)

#define APOLLO_GEM_CNTR_ADDR                                                                                   (0x701288)
  #define APOLLO_GEM_CNTR_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_GEM_CNTR_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_GEM_CNTR_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_GEM_CNTR_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_GEM_CNTR_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_GEM_CNTR_DRF_START_PAUSE_OFFSET)
  #define APOLLO_GEM_CNTR_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_GEM_CNTR_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_GEM_CNTR_DRF_BIST_DONE_OFFSET)
  #define APOLLO_GEM_CNTR_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_GEM_CNTR_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_GEM_CNTR_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_CNTR_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_GEM_CNTR_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_GEM_CNTR_DRF_BIST_MODE_OFFSET)
  #define APOLLO_GEM_CNTR_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_GEM_CNTR_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_GEM_CNTR_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_CNTR_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_GEM_CNTR_BIST_DONE_MASK                                                                       (0x1 << APOLLO_GEM_CNTR_BIST_DONE_OFFSET)
  #define APOLLO_GEM_CNTR_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_GEM_CNTR_BIST_MODE_MASK                                                                       (0x1 << APOLLO_GEM_CNTR_BIST_MODE_OFFSET)
  #define APOLLO_GEM_CNTR_DVSE_OFFSET                                                                          (4)
  #define APOLLO_GEM_CNTR_DVSE_MASK                                                                            (0x1 << APOLLO_GEM_CNTR_DVSE_OFFSET)
  #define APOLLO_GEM_CNTR_DVS_OFFSET                                                                           (0)
  #define APOLLO_GEM_CNTR_DVS_MASK                                                                             (0xF << APOLLO_GEM_CNTR_DVS_OFFSET)

#define APOLLO_GEM_TOKEN_A_ADDR                                                                                (0x70128C)
  #define APOLLO_GEM_TOKEN_A_DRF_TEST_RESUME_OFFSET                                                            (12)
  #define APOLLO_GEM_TOKEN_A_DRF_TEST_RESUME_MASK                                                              (0x1 << APOLLO_GEM_TOKEN_A_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_GEM_TOKEN_A_DRF_START_PAUSE_OFFSET                                                            (11)
  #define APOLLO_GEM_TOKEN_A_DRF_START_PAUSE_MASK                                                              (0x1 << APOLLO_GEM_TOKEN_A_DRF_START_PAUSE_OFFSET)
  #define APOLLO_GEM_TOKEN_A_DRF_BIST_DONE_OFFSET                                                              (10)
  #define APOLLO_GEM_TOKEN_A_DRF_BIST_DONE_MASK                                                                (0x1 << APOLLO_GEM_TOKEN_A_DRF_BIST_DONE_OFFSET)
  #define APOLLO_GEM_TOKEN_A_DRF_BIST_FAIL_OFFSET                                                              (9)
  #define APOLLO_GEM_TOKEN_A_DRF_BIST_FAIL_MASK                                                                (0x1 << APOLLO_GEM_TOKEN_A_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_TOKEN_A_DRF_BIST_MODE_OFFSET                                                              (8)
  #define APOLLO_GEM_TOKEN_A_DRF_BIST_MODE_MASK                                                                (0x1 << APOLLO_GEM_TOKEN_A_DRF_BIST_MODE_OFFSET)
  #define APOLLO_GEM_TOKEN_A_BIST_FAIL_OFFSET                                                                  (7)
  #define APOLLO_GEM_TOKEN_A_BIST_FAIL_MASK                                                                    (0x1 << APOLLO_GEM_TOKEN_A_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_TOKEN_A_BIST_DONE_OFFSET                                                                  (6)
  #define APOLLO_GEM_TOKEN_A_BIST_DONE_MASK                                                                    (0x1 << APOLLO_GEM_TOKEN_A_BIST_DONE_OFFSET)
  #define APOLLO_GEM_TOKEN_A_BIST_MODE_OFFSET                                                                  (5)
  #define APOLLO_GEM_TOKEN_A_BIST_MODE_MASK                                                                    (0x1 << APOLLO_GEM_TOKEN_A_BIST_MODE_OFFSET)
  #define APOLLO_GEM_TOKEN_A_DVSE_OFFSET                                                                       (4)
  #define APOLLO_GEM_TOKEN_A_DVSE_MASK                                                                         (0x1 << APOLLO_GEM_TOKEN_A_DVSE_OFFSET)
  #define APOLLO_GEM_TOKEN_A_DVS_OFFSET                                                                        (0)
  #define APOLLO_GEM_TOKEN_A_DVS_MASK                                                                          (0xF << APOLLO_GEM_TOKEN_A_DVS_OFFSET)

#define APOLLO_BWMAP_CAP_ADDR                                                                                  (0x701294)
  #define APOLLO_BWMAP_CAP_DRF_TEST_RESUME_OFFSET                                                              (12)
  #define APOLLO_BWMAP_CAP_DRF_TEST_RESUME_MASK                                                                (0x1 << APOLLO_BWMAP_CAP_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_BWMAP_CAP_DRF_START_PAUSE_OFFSET                                                              (11)
  #define APOLLO_BWMAP_CAP_DRF_START_PAUSE_MASK                                                                (0x1 << APOLLO_BWMAP_CAP_DRF_START_PAUSE_OFFSET)
  #define APOLLO_BWMAP_CAP_DRF_BIST_DONE_OFFSET                                                                (10)
  #define APOLLO_BWMAP_CAP_DRF_BIST_DONE_MASK                                                                  (0x1 << APOLLO_BWMAP_CAP_DRF_BIST_DONE_OFFSET)
  #define APOLLO_BWMAP_CAP_DRF_BIST_FAIL_OFFSET                                                                (9)
  #define APOLLO_BWMAP_CAP_DRF_BIST_FAIL_MASK                                                                  (0x1 << APOLLO_BWMAP_CAP_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_BWMAP_CAP_DRF_BIST_MODE_OFFSET                                                                (8)
  #define APOLLO_BWMAP_CAP_DRF_BIST_MODE_MASK                                                                  (0x1 << APOLLO_BWMAP_CAP_DRF_BIST_MODE_OFFSET)
  #define APOLLO_BWMAP_CAP_BIST_FAIL_OFFSET                                                                    (7)
  #define APOLLO_BWMAP_CAP_BIST_FAIL_MASK                                                                      (0x1 << APOLLO_BWMAP_CAP_BIST_FAIL_OFFSET)
  #define APOLLO_BWMAP_CAP_BIST_DONE_OFFSET                                                                    (6)
  #define APOLLO_BWMAP_CAP_BIST_DONE_MASK                                                                      (0x1 << APOLLO_BWMAP_CAP_BIST_DONE_OFFSET)
  #define APOLLO_BWMAP_CAP_BIST_MODE_OFFSET                                                                    (5)
  #define APOLLO_BWMAP_CAP_BIST_MODE_MASK                                                                      (0x1 << APOLLO_BWMAP_CAP_BIST_MODE_OFFSET)
  #define APOLLO_BWMAP_CAP_DVSE_OFFSET                                                                         (4)
  #define APOLLO_BWMAP_CAP_DVSE_MASK                                                                           (0x1 << APOLLO_BWMAP_CAP_DVSE_OFFSET)
  #define APOLLO_BWMAP_CAP_DVS_OFFSET                                                                          (0)
  #define APOLLO_BWMAP_CAP_DVS_MASK                                                                            (0xF << APOLLO_BWMAP_CAP_DVS_OFFSET)

#define APOLLO_BWMAP_BUF_ADDR                                                                                  (0x701298)
  #define APOLLO_BWMAP_BUF_DRF_TEST_RESUME_OFFSET                                                              (12)
  #define APOLLO_BWMAP_BUF_DRF_TEST_RESUME_MASK                                                                (0x1 << APOLLO_BWMAP_BUF_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_BWMAP_BUF_DRF_START_PAUSE_OFFSET                                                              (11)
  #define APOLLO_BWMAP_BUF_DRF_START_PAUSE_MASK                                                                (0x1 << APOLLO_BWMAP_BUF_DRF_START_PAUSE_OFFSET)
  #define APOLLO_BWMAP_BUF_DRF_BIST_DONE_OFFSET                                                                (10)
  #define APOLLO_BWMAP_BUF_DRF_BIST_DONE_MASK                                                                  (0x1 << APOLLO_BWMAP_BUF_DRF_BIST_DONE_OFFSET)
  #define APOLLO_BWMAP_BUF_DRF_BIST_FAIL_OFFSET                                                                (9)
  #define APOLLO_BWMAP_BUF_DRF_BIST_FAIL_MASK                                                                  (0x1 << APOLLO_BWMAP_BUF_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_BWMAP_BUF_DRF_BIST_MODE_OFFSET                                                                (8)
  #define APOLLO_BWMAP_BUF_DRF_BIST_MODE_MASK                                                                  (0x1 << APOLLO_BWMAP_BUF_DRF_BIST_MODE_OFFSET)
  #define APOLLO_BWMAP_BUF_BIST_FAIL_OFFSET                                                                    (7)
  #define APOLLO_BWMAP_BUF_BIST_FAIL_MASK                                                                      (0x1 << APOLLO_BWMAP_BUF_BIST_FAIL_OFFSET)
  #define APOLLO_BWMAP_BUF_BIST_DONE_OFFSET                                                                    (6)
  #define APOLLO_BWMAP_BUF_BIST_DONE_MASK                                                                      (0x1 << APOLLO_BWMAP_BUF_BIST_DONE_OFFSET)
  #define APOLLO_BWMAP_BUF_BIST_MODE_OFFSET                                                                    (5)
  #define APOLLO_BWMAP_BUF_BIST_MODE_MASK                                                                      (0x1 << APOLLO_BWMAP_BUF_BIST_MODE_OFFSET)
  #define APOLLO_BWMAP_BUF_DVSE_OFFSET                                                                         (4)
  #define APOLLO_BWMAP_BUF_DVSE_MASK                                                                           (0x1 << APOLLO_BWMAP_BUF_DVSE_OFFSET)
  #define APOLLO_BWMAP_BUF_DVS_OFFSET                                                                          (0)
  #define APOLLO_BWMAP_BUF_DVS_MASK                                                                            (0xF << APOLLO_BWMAP_BUF_DVS_OFFSET)

#define APOLLO_TCONT_ADDR                                                                                      (0x70129C)
  #define APOLLO_TCONT_DRF_TEST_RESUME_OFFSET                                                                  (12)
  #define APOLLO_TCONT_DRF_TEST_RESUME_MASK                                                                    (0x1 << APOLLO_TCONT_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_TCONT_DRF_START_PAUSE_OFFSET                                                                  (11)
  #define APOLLO_TCONT_DRF_START_PAUSE_MASK                                                                    (0x1 << APOLLO_TCONT_DRF_START_PAUSE_OFFSET)
  #define APOLLO_TCONT_DRF_BIST_DONE_OFFSET                                                                    (10)
  #define APOLLO_TCONT_DRF_BIST_DONE_MASK                                                                      (0x1 << APOLLO_TCONT_DRF_BIST_DONE_OFFSET)
  #define APOLLO_TCONT_DRF_BIST_FAIL_OFFSET                                                                    (9)
  #define APOLLO_TCONT_DRF_BIST_FAIL_MASK                                                                      (0x1 << APOLLO_TCONT_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_TCONT_DRF_BIST_MODE_OFFSET                                                                    (8)
  #define APOLLO_TCONT_DRF_BIST_MODE_MASK                                                                      (0x1 << APOLLO_TCONT_DRF_BIST_MODE_OFFSET)
  #define APOLLO_TCONT_BIST_FAIL_OFFSET                                                                        (7)
  #define APOLLO_TCONT_BIST_FAIL_MASK                                                                          (0x1 << APOLLO_TCONT_BIST_FAIL_OFFSET)
  #define APOLLO_TCONT_BIST_DONE_OFFSET                                                                        (6)
  #define APOLLO_TCONT_BIST_DONE_MASK                                                                          (0x1 << APOLLO_TCONT_BIST_DONE_OFFSET)
  #define APOLLO_TCONT_BIST_MODE_OFFSET                                                                        (5)
  #define APOLLO_TCONT_BIST_MODE_MASK                                                                          (0x1 << APOLLO_TCONT_BIST_MODE_OFFSET)
  #define APOLLO_TCONT_DVSE_OFFSET                                                                             (4)
  #define APOLLO_TCONT_DVSE_MASK                                                                               (0x1 << APOLLO_TCONT_DVSE_OFFSET)
  #define APOLLO_TCONT_DVS_OFFSET                                                                              (0)
  #define APOLLO_TCONT_DVS_MASK                                                                                (0xF << APOLLO_TCONT_DVS_OFFSET)

#define APOLLO_GEM_L_ADDR                                                                                      (0x7012A0)
  #define APOLLO_GEM_L_DRF_TEST_RESUME_OFFSET                                                                  (12)
  #define APOLLO_GEM_L_DRF_TEST_RESUME_MASK                                                                    (0x1 << APOLLO_GEM_L_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_GEM_L_DRF_START_PAUSE_OFFSET                                                                  (11)
  #define APOLLO_GEM_L_DRF_START_PAUSE_MASK                                                                    (0x1 << APOLLO_GEM_L_DRF_START_PAUSE_OFFSET)
  #define APOLLO_GEM_L_DRF_BIST_DONE_OFFSET                                                                    (10)
  #define APOLLO_GEM_L_DRF_BIST_DONE_MASK                                                                      (0x1 << APOLLO_GEM_L_DRF_BIST_DONE_OFFSET)
  #define APOLLO_GEM_L_DRF_BIST_FAIL_OFFSET                                                                    (9)
  #define APOLLO_GEM_L_DRF_BIST_FAIL_MASK                                                                      (0x1 << APOLLO_GEM_L_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_L_DRF_BIST_MODE_OFFSET                                                                    (8)
  #define APOLLO_GEM_L_DRF_BIST_MODE_MASK                                                                      (0x1 << APOLLO_GEM_L_DRF_BIST_MODE_OFFSET)
  #define APOLLO_GEM_L_BIST_FAIL_OFFSET                                                                        (7)
  #define APOLLO_GEM_L_BIST_FAIL_MASK                                                                          (0x1 << APOLLO_GEM_L_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_L_BIST_DONE_OFFSET                                                                        (6)
  #define APOLLO_GEM_L_BIST_DONE_MASK                                                                          (0x1 << APOLLO_GEM_L_BIST_DONE_OFFSET)
  #define APOLLO_GEM_L_BIST_MODE_OFFSET                                                                        (5)
  #define APOLLO_GEM_L_BIST_MODE_MASK                                                                          (0x1 << APOLLO_GEM_L_BIST_MODE_OFFSET)
  #define APOLLO_GEM_L_DVSE_OFFSET                                                                             (4)
  #define APOLLO_GEM_L_DVSE_MASK                                                                               (0x1 << APOLLO_GEM_L_DVSE_OFFSET)
  #define APOLLO_GEM_L_DVS_OFFSET                                                                              (0)
  #define APOLLO_GEM_L_DVS_MASK                                                                                (0xF << APOLLO_GEM_L_DVS_OFFSET)

#define APOLLO_GEM_H_ADDR                                                                                      (0x7012A4)
  #define APOLLO_GEM_H_DRF_TEST_RESUME_OFFSET                                                                  (12)
  #define APOLLO_GEM_H_DRF_TEST_RESUME_MASK                                                                    (0x1 << APOLLO_GEM_H_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_GEM_H_DRF_START_PAUSE_OFFSET                                                                  (11)
  #define APOLLO_GEM_H_DRF_START_PAUSE_MASK                                                                    (0x1 << APOLLO_GEM_H_DRF_START_PAUSE_OFFSET)
  #define APOLLO_GEM_H_DRF_BIST_DONE_OFFSET                                                                    (10)
  #define APOLLO_GEM_H_DRF_BIST_DONE_MASK                                                                      (0x1 << APOLLO_GEM_H_DRF_BIST_DONE_OFFSET)
  #define APOLLO_GEM_H_DRF_BIST_FAIL_OFFSET                                                                    (9)
  #define APOLLO_GEM_H_DRF_BIST_FAIL_MASK                                                                      (0x1 << APOLLO_GEM_H_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_H_DRF_BIST_MODE_OFFSET                                                                    (8)
  #define APOLLO_GEM_H_DRF_BIST_MODE_MASK                                                                      (0x1 << APOLLO_GEM_H_DRF_BIST_MODE_OFFSET)
  #define APOLLO_GEM_H_BIST_FAIL_OFFSET                                                                        (7)
  #define APOLLO_GEM_H_BIST_FAIL_MASK                                                                          (0x1 << APOLLO_GEM_H_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_H_BIST_DONE_OFFSET                                                                        (6)
  #define APOLLO_GEM_H_BIST_DONE_MASK                                                                          (0x1 << APOLLO_GEM_H_BIST_DONE_OFFSET)
  #define APOLLO_GEM_H_BIST_MODE_OFFSET                                                                        (5)
  #define APOLLO_GEM_H_BIST_MODE_MASK                                                                          (0x1 << APOLLO_GEM_H_BIST_MODE_OFFSET)
  #define APOLLO_GEM_H_DVSE_OFFSET                                                                             (4)
  #define APOLLO_GEM_H_DVSE_MASK                                                                               (0x1 << APOLLO_GEM_H_DVSE_OFFSET)
  #define APOLLO_GEM_H_DVS_OFFSET                                                                              (0)
  #define APOLLO_GEM_H_DVS_MASK                                                                                (0xF << APOLLO_GEM_H_DVS_OFFSET)

#define APOLLO_GPON_GTC_DS_TRAFFIC_CFG_ADDR(index)                                                             (0x701400 + (((index) << 2))) /* index: 0-127 */
  #define APOLLO_GPON_GTC_DS_TRAFFIC_CFG_TRAFFIC_TYPE_CFG_OFFSET                                               (0)
  #define APOLLO_GPON_GTC_DS_TRAFFIC_CFG_TRAFFIC_TYPE_CFG_MASK                                                 (0x1F << APOLLO_GPON_GTC_DS_TRAFFIC_CFG_TRAFFIC_TYPE_CFG_OFFSET)

/*
 * Feature: BWMAP Capture 
 */
#define APOLLO_GPON_BWMAP_CTRL_ADDR                                                                            (0x70200C)
  #define APOLLO_GPON_BWMAP_CTRL_CAP_EN_OFFSET                                                                 (15)
  #define APOLLO_GPON_BWMAP_CTRL_CAP_EN_MASK                                                                   (0x1 << APOLLO_GPON_BWMAP_CTRL_CAP_EN_OFFSET)
  #define APOLLO_GPON_BWMAP_CTRL_CAP_CLR_OFFSET                                                                (14)
  #define APOLLO_GPON_BWMAP_CTRL_CAP_CLR_MASK                                                                  (0x1 << APOLLO_GPON_BWMAP_CTRL_CAP_CLR_OFFSET)
  #define APOLLO_GPON_BWMAP_CTRL_CAP_FRAME_NUM_OFFSET                                                          (0)
  #define APOLLO_GPON_BWMAP_CTRL_CAP_FRAME_NUM_MASK                                                            (0xFF << APOLLO_GPON_BWMAP_CTRL_CAP_FRAME_NUM_OFFSET)

#define APOLLO_GPON_BWMAP_STS_ADDR                                                                             (0x702010)
  #define APOLLO_GPON_BWMAP_STS_CAP_OVERFL_OFFSET                                                              (8)
  #define APOLLO_GPON_BWMAP_STS_CAP_OVERFL_MASK                                                                (0x1 << APOLLO_GPON_BWMAP_STS_CAP_OVERFL_OFFSET)

#define APOLLO_GPON_BWMAP_DATA_ADDR(index)                                                                     (0x702400 + (((index) << 2))) /* index: 0-255 */
  #define APOLLO_GPON_BWMAP_DATA_CAP_DATA_OFFSET                                                               (0)
  #define APOLLO_GPON_BWMAP_DATA_CAP_DATA_MASK                                                                 (0xFFFF << APOLLO_GPON_BWMAP_DATA_CAP_DATA_OFFSET)

/*
 * Feature: AES Decrypt 
 */
#define APOLLO_GPON_AES_INTR_DLT_ADDR                                                                          (0x703000)
  #define APOLLO_GPON_AES_INTR_DLT_AES_DECRYPT_INTR_OFFSET                                                     (15)
  #define APOLLO_GPON_AES_INTR_DLT_AES_DECRYPT_INTR_MASK                                                       (0x1 << APOLLO_GPON_AES_INTR_DLT_AES_DECRYPT_INTR_OFFSET)
  #define APOLLO_GPON_AES_INTR_DLT_INFO_FIFO_OVERFL_DLT_OFFSET                                                 (1)
  #define APOLLO_GPON_AES_INTR_DLT_INFO_FIFO_OVERFL_DLT_MASK                                                   (0x1 << APOLLO_GPON_AES_INTR_DLT_INFO_FIFO_OVERFL_DLT_OFFSET)
  #define APOLLO_GPON_AES_INTR_DLT_DATA_FIFO_OVERFL_DLT_OFFSET                                                 (0)
  #define APOLLO_GPON_AES_INTR_DLT_DATA_FIFO_OVERFL_DLT_MASK                                                   (0x1 << APOLLO_GPON_AES_INTR_DLT_DATA_FIFO_OVERFL_DLT_OFFSET)

#define APOLLO_GPON_AES_INTR_MASK_ADDR                                                                         (0x703004)
  #define APOLLO_GPON_AES_INTR_MASK_INFO_FIFO_OVERFL_M_OFFSET                                                  (1)
  #define APOLLO_GPON_AES_INTR_MASK_INFO_FIFO_OVERFL_M_MASK                                                    (0x1 << APOLLO_GPON_AES_INTR_MASK_INFO_FIFO_OVERFL_M_OFFSET)
  #define APOLLO_GPON_AES_INTR_MASK_DATA_FIFO_OVERFL_M_OFFSET                                                  (0)
  #define APOLLO_GPON_AES_INTR_MASK_DATA_FIFO_OVERFL_M_MASK                                                    (0x1 << APOLLO_GPON_AES_INTR_MASK_DATA_FIFO_OVERFL_M_OFFSET)

#define APOLLO_GPON_AES_INTR_STS_ADDR                                                                          (0x703008)
  #define APOLLO_GPON_AES_INTR_STS_INFO_FIFO_OVERFL_OFFSET                                                     (1)
  #define APOLLO_GPON_AES_INTR_STS_INFO_FIFO_OVERFL_MASK                                                       (0x1 << APOLLO_GPON_AES_INTR_STS_INFO_FIFO_OVERFL_OFFSET)
  #define APOLLO_GPON_AES_INTR_STS_DATA_FIFO_OVERFL_OFFSET                                                     (0)
  #define APOLLO_GPON_AES_INTR_STS_DATA_FIFO_OVERFL_MASK                                                       (0x1 << APOLLO_GPON_AES_INTR_STS_DATA_FIFO_OVERFL_OFFSET)

#define APOLLO_GPON_AES_KEY_SWITCH_REQ_ADDR                                                                    (0x703010)
  #define APOLLO_GPON_AES_KEY_SWITCH_REQ_KEY_CFG_REQ_OFFSET                                                    (15)
  #define APOLLO_GPON_AES_KEY_SWITCH_REQ_KEY_CFG_REQ_MASK                                                      (0x1 << APOLLO_GPON_AES_KEY_SWITCH_REQ_KEY_CFG_REQ_OFFSET)
  #define APOLLO_GPON_AES_KEY_SWITCH_REQ_CFG_ACTIVE_KEY_OFFSET                                                 (14)
  #define APOLLO_GPON_AES_KEY_SWITCH_REQ_CFG_ACTIVE_KEY_MASK                                                   (0x1 << APOLLO_GPON_AES_KEY_SWITCH_REQ_CFG_ACTIVE_KEY_OFFSET)

#define APOLLO_GPON_AES_KEY_SWITCH_TIME_ADDR                                                                   (0x703014)
  #define APOLLO_GPON_AES_KEY_SWITCH_TIME_SWITCH_SUPERFRAME_OFFSET                                             (0)
  #define APOLLO_GPON_AES_KEY_SWITCH_TIME_SWITCH_SUPERFRAME_MASK                                               (0x3FFFFFFF << APOLLO_GPON_AES_KEY_SWITCH_TIME_SWITCH_SUPERFRAME_OFFSET)

#define APOLLO_GPON_AES_KEY_WORD_IND_ADDR                                                                      (0x703020)
  #define APOLLO_GPON_AES_KEY_WORD_IND_KEY_WR_REQ_OFFSET                                                       (15)
  #define APOLLO_GPON_AES_KEY_WORD_IND_KEY_WR_REQ_MASK                                                         (0x1 << APOLLO_GPON_AES_KEY_WORD_IND_KEY_WR_REQ_OFFSET)
  #define APOLLO_GPON_AES_KEY_WORD_IND_KEY_WR_COMPL_OFFSET                                                     (14)
  #define APOLLO_GPON_AES_KEY_WORD_IND_KEY_WR_COMPL_MASK                                                       (0x1 << APOLLO_GPON_AES_KEY_WORD_IND_KEY_WR_COMPL_OFFSET)
  #define APOLLO_GPON_AES_KEY_WORD_IND_KEY_USE_IND_OFFSET                                                      (7)
  #define APOLLO_GPON_AES_KEY_WORD_IND_KEY_USE_IND_MASK                                                        (0x1 << APOLLO_GPON_AES_KEY_WORD_IND_KEY_USE_IND_OFFSET)
  #define APOLLO_GPON_AES_KEY_WORD_IND_KEY_WORD_IDX_OFFSET                                                     (0)
  #define APOLLO_GPON_AES_KEY_WORD_IND_KEY_WORD_IDX_MASK                                                       (0x7 << APOLLO_GPON_AES_KEY_WORD_IND_KEY_WORD_IDX_OFFSET)

#define APOLLO_GPON_AES_WORD_DATA_ADDR                                                                         (0x703024)
  #define APOLLO_GPON_AES_WORD_DATA_KEY_DATA_OFFSET                                                            (0)
  #define APOLLO_GPON_AES_WORD_DATA_KEY_DATA_MASK                                                              (0xFFFF << APOLLO_GPON_AES_WORD_DATA_KEY_DATA_OFFSET)

#define APOLLO_CTL_INFO_ADDR                                                                                   (0x703280)
  #define APOLLO_CTL_INFO_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_CTL_INFO_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_CTL_INFO_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_CTL_INFO_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_CTL_INFO_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_CTL_INFO_DRF_START_PAUSE_OFFSET)
  #define APOLLO_CTL_INFO_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_CTL_INFO_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_CTL_INFO_DRF_BIST_DONE_OFFSET)
  #define APOLLO_CTL_INFO_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_CTL_INFO_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_CTL_INFO_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_CTL_INFO_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_CTL_INFO_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_CTL_INFO_DRF_BIST_MODE_OFFSET)
  #define APOLLO_CTL_INFO_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_CTL_INFO_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_CTL_INFO_BIST_FAIL_OFFSET)
  #define APOLLO_CTL_INFO_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_CTL_INFO_BIST_DONE_MASK                                                                       (0x1 << APOLLO_CTL_INFO_BIST_DONE_OFFSET)
  #define APOLLO_CTL_INFO_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_CTL_INFO_BIST_MODE_MASK                                                                       (0x1 << APOLLO_CTL_INFO_BIST_MODE_OFFSET)
  #define APOLLO_CTL_INFO_DVSE_OFFSET                                                                          (4)
  #define APOLLO_CTL_INFO_DVSE_MASK                                                                            (0x1 << APOLLO_CTL_INFO_DVSE_OFFSET)
  #define APOLLO_CTL_INFO_DVS_OFFSET                                                                           (0)
  #define APOLLO_CTL_INFO_DVS_MASK                                                                             (0xF << APOLLO_CTL_INFO_DVS_OFFSET)

#define APOLLO_CTL_DATA_ADDR                                                                                   (0x703284)
  #define APOLLO_CTL_DATA_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_CTL_DATA_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_CTL_DATA_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_CTL_DATA_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_CTL_DATA_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_CTL_DATA_DRF_START_PAUSE_OFFSET)
  #define APOLLO_CTL_DATA_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_CTL_DATA_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_CTL_DATA_DRF_BIST_DONE_OFFSET)
  #define APOLLO_CTL_DATA_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_CTL_DATA_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_CTL_DATA_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_CTL_DATA_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_CTL_DATA_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_CTL_DATA_DRF_BIST_MODE_OFFSET)
  #define APOLLO_CTL_DATA_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_CTL_DATA_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_CTL_DATA_BIST_FAIL_OFFSET)
  #define APOLLO_CTL_DATA_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_CTL_DATA_BIST_DONE_MASK                                                                       (0x1 << APOLLO_CTL_DATA_BIST_DONE_OFFSET)
  #define APOLLO_CTL_DATA_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_CTL_DATA_BIST_MODE_MASK                                                                       (0x1 << APOLLO_CTL_DATA_BIST_MODE_OFFSET)
  #define APOLLO_CTL_DATA_DVSE_OFFSET                                                                          (4)
  #define APOLLO_CTL_DATA_DVSE_MASK                                                                            (0x1 << APOLLO_CTL_DATA_DVSE_OFFSET)
  #define APOLLO_CTL_DATA_DVS_OFFSET                                                                           (0)
  #define APOLLO_CTL_DATA_DVS_MASK                                                                             (0xF << APOLLO_CTL_DATA_DVS_OFFSET)

#define APOLLO_CIPHER_1_ADDR                                                                                   (0x703288)
  #define APOLLO_CIPHER_1_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_CIPHER_1_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_CIPHER_1_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_CIPHER_1_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_CIPHER_1_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_CIPHER_1_DRF_START_PAUSE_OFFSET)
  #define APOLLO_CIPHER_1_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_CIPHER_1_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_CIPHER_1_DRF_BIST_DONE_OFFSET)
  #define APOLLO_CIPHER_1_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_CIPHER_1_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_CIPHER_1_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_CIPHER_1_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_CIPHER_1_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_CIPHER_1_DRF_BIST_MODE_OFFSET)
  #define APOLLO_CIPHER_1_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_CIPHER_1_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_CIPHER_1_BIST_FAIL_OFFSET)
  #define APOLLO_CIPHER_1_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_CIPHER_1_BIST_DONE_MASK                                                                       (0x1 << APOLLO_CIPHER_1_BIST_DONE_OFFSET)
  #define APOLLO_CIPHER_1_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_CIPHER_1_BIST_MODE_MASK                                                                       (0x1 << APOLLO_CIPHER_1_BIST_MODE_OFFSET)
  #define APOLLO_CIPHER_1_DVSE_OFFSET                                                                          (4)
  #define APOLLO_CIPHER_1_DVSE_MASK                                                                            (0x1 << APOLLO_CIPHER_1_DVSE_OFFSET)
  #define APOLLO_CIPHER_1_DVS_OFFSET                                                                           (0)
  #define APOLLO_CIPHER_1_DVS_MASK                                                                             (0xF << APOLLO_CIPHER_1_DVS_OFFSET)

#define APOLLO_CIPHER_2_ADDR                                                                                   (0x70328C)
  #define APOLLO_CIPHER_2_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_CIPHER_2_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_CIPHER_2_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_CIPHER_2_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_CIPHER_2_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_CIPHER_2_DRF_START_PAUSE_OFFSET)
  #define APOLLO_CIPHER_2_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_CIPHER_2_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_CIPHER_2_DRF_BIST_DONE_OFFSET)
  #define APOLLO_CIPHER_2_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_CIPHER_2_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_CIPHER_2_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_CIPHER_2_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_CIPHER_2_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_CIPHER_2_DRF_BIST_MODE_OFFSET)
  #define APOLLO_CIPHER_2_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_CIPHER_2_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_CIPHER_2_BIST_FAIL_OFFSET)
  #define APOLLO_CIPHER_2_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_CIPHER_2_BIST_DONE_MASK                                                                       (0x1 << APOLLO_CIPHER_2_BIST_DONE_OFFSET)
  #define APOLLO_CIPHER_2_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_CIPHER_2_BIST_MODE_MASK                                                                       (0x1 << APOLLO_CIPHER_2_BIST_MODE_OFFSET)
  #define APOLLO_CIPHER_2_DVSE_OFFSET                                                                          (4)
  #define APOLLO_CIPHER_2_DVSE_MASK                                                                            (0x1 << APOLLO_CIPHER_2_DVSE_OFFSET)
  #define APOLLO_CIPHER_2_DVS_OFFSET                                                                           (0)
  #define APOLLO_CIPHER_2_DVS_MASK                                                                             (0xF << APOLLO_CIPHER_2_DVS_OFFSET)

#define APOLLO_KEY_EXPN_ADDR                                                                                   (0x703290)
  #define APOLLO_KEY_EXPN_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_KEY_EXPN_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_KEY_EXPN_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_KEY_EXPN_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_KEY_EXPN_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_KEY_EXPN_DRF_START_PAUSE_OFFSET)
  #define APOLLO_KEY_EXPN_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_KEY_EXPN_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_KEY_EXPN_DRF_BIST_DONE_OFFSET)
  #define APOLLO_KEY_EXPN_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_KEY_EXPN_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_KEY_EXPN_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_KEY_EXPN_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_KEY_EXPN_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_KEY_EXPN_DRF_BIST_MODE_OFFSET)
  #define APOLLO_KEY_EXPN_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_KEY_EXPN_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_KEY_EXPN_BIST_FAIL_OFFSET)
  #define APOLLO_KEY_EXPN_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_KEY_EXPN_BIST_DONE_MASK                                                                       (0x1 << APOLLO_KEY_EXPN_BIST_DONE_OFFSET)
  #define APOLLO_KEY_EXPN_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_KEY_EXPN_BIST_MODE_MASK                                                                       (0x1 << APOLLO_KEY_EXPN_BIST_MODE_OFFSET)
  #define APOLLO_KEY_EXPN_DVSE_OFFSET                                                                          (4)
  #define APOLLO_KEY_EXPN_DVSE_MASK                                                                            (0x1 << APOLLO_KEY_EXPN_DVSE_OFFSET)
  #define APOLLO_KEY_EXPN_DVS_OFFSET                                                                           (0)
  #define APOLLO_KEY_EXPN_DVS_MASK                                                                             (0xF << APOLLO_KEY_EXPN_DVS_OFFSET)

/*
 * Feature: GEM Port Downstream 
 */
#define APOLLO_GPON_GEM_DS_RX_CNTR_IND_ADDR                                                                    (0x704040)
  #define APOLLO_GPON_GEM_DS_RX_CNTR_IND_ETH_PKT_RX_R_ACK_OFFSET                                               (15)
  #define APOLLO_GPON_GEM_DS_RX_CNTR_IND_ETH_PKT_RX_R_ACK_MASK                                                 (0x1 << APOLLO_GPON_GEM_DS_RX_CNTR_IND_ETH_PKT_RX_R_ACK_OFFSET)
  #define APOLLO_GPON_GEM_DS_RX_CNTR_IND_ETH_PKT_RX_IDX_OFFSET                                                 (0)
  #define APOLLO_GPON_GEM_DS_RX_CNTR_IND_ETH_PKT_RX_IDX_MASK                                                   (0x7F << APOLLO_GPON_GEM_DS_RX_CNTR_IND_ETH_PKT_RX_IDX_OFFSET)

#define APOLLO_GPON_GEM_DS_RX_CNTR_STAT_ADDR                                                                   (0x704044)
  #define APOLLO_GPON_GEM_DS_RX_CNTR_STAT_ETH_PKT_RX_OFFSET                                                    (0)
  #define APOLLO_GPON_GEM_DS_RX_CNTR_STAT_ETH_PKT_RX_MASK                                                      (0xFFFFFFFF << APOLLO_GPON_GEM_DS_RX_CNTR_STAT_ETH_PKT_RX_OFFSET)

#define APOLLO_GPON_GEM_DS_FWD_CNTR_IND_ADDR                                                                   (0x70404C)
  #define APOLLO_GPON_GEM_DS_FWD_CNTR_IND_ETH_PKT_FWD_R_ACK_OFFSET                                             (15)
  #define APOLLO_GPON_GEM_DS_FWD_CNTR_IND_ETH_PKT_FWD_R_ACK_MASK                                               (0x1 << APOLLO_GPON_GEM_DS_FWD_CNTR_IND_ETH_PKT_FWD_R_ACK_OFFSET)
  #define APOLLO_GPON_GEM_DS_FWD_CNTR_IND_ETH_PKT_FWD_IDX_OFFSET                                               (0)
  #define APOLLO_GPON_GEM_DS_FWD_CNTR_IND_ETH_PKT_FWD_IDX_MASK                                                 (0x7F << APOLLO_GPON_GEM_DS_FWD_CNTR_IND_ETH_PKT_FWD_IDX_OFFSET)

#define APOLLO_GPON_GEM_DS_FWD_CNTR_STAT_ADDR                                                                  (0x704050)
  #define APOLLO_GPON_GEM_DS_FWD_CNTR_STAT_ETH_PKT_FWD_OFFSET                                                  (0)
  #define APOLLO_GPON_GEM_DS_FWD_CNTR_STAT_ETH_PKT_FWD_MASK                                                    (0xFFFFFFFF << APOLLO_GPON_GEM_DS_FWD_CNTR_STAT_ETH_PKT_FWD_OFFSET)

#define APOLLO_GPON_GEM_DS_MISC_IND_ADDR                                                                       (0x704064)
  #define APOLLO_GPON_GEM_DS_MISC_IND_MISC_CNTR_IDX_OFFSET                                                     (0)
  #define APOLLO_GPON_GEM_DS_MISC_IND_MISC_CNTR_IDX_MASK                                                       (0xF << APOLLO_GPON_GEM_DS_MISC_IND_MISC_CNTR_IDX_OFFSET)

#define APOLLO_GPON_GEM_DS_MISC_CNTR_STAT_ADDR                                                                 (0x704068)
  #define APOLLO_GPON_GEM_DS_MISC_CNTR_STAT_MISC_CNTR_OFFSET                                                   (0)
  #define APOLLO_GPON_GEM_DS_MISC_CNTR_STAT_MISC_CNTR_MASK                                                     (0xFFFFFFFF << APOLLO_GPON_GEM_DS_MISC_CNTR_STAT_MISC_CNTR_OFFSET)

#define APOLLO_GPON_GEM_DS_MC_CFG_ADDR                                                                         (0x704080)
  #define APOLLO_GPON_GEM_DS_MC_CFG_IPV6_MC_FORCE_PASS_OFFSET                                                  (10)
  #define APOLLO_GPON_GEM_DS_MC_CFG_IPV6_MC_FORCE_PASS_MASK                                                    (0x1 << APOLLO_GPON_GEM_DS_MC_CFG_IPV6_MC_FORCE_PASS_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_CFG_IPV6_MC_FORCE_DROP_OFFSET                                                  (9)
  #define APOLLO_GPON_GEM_DS_MC_CFG_IPV6_MC_FORCE_DROP_MASK                                                    (0x1 << APOLLO_GPON_GEM_DS_MC_CFG_IPV6_MC_FORCE_DROP_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_CFG_BROADCAST_PASS_OFFSET                                                      (6)
  #define APOLLO_GPON_GEM_DS_MC_CFG_BROADCAST_PASS_MASK                                                        (0x1 << APOLLO_GPON_GEM_DS_MC_CFG_BROADCAST_PASS_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_CFG_NON_MULTICAST_PASS_OFFSET                                                  (4)
  #define APOLLO_GPON_GEM_DS_MC_CFG_NON_MULTICAST_PASS_MASK                                                    (0x1 << APOLLO_GPON_GEM_DS_MC_CFG_NON_MULTICAST_PASS_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_CFG_FCS_CHK_EN_OFFSET                                                          (3)
  #define APOLLO_GPON_GEM_DS_MC_CFG_FCS_CHK_EN_MASK                                                            (0x1 << APOLLO_GPON_GEM_DS_MC_CFG_FCS_CHK_EN_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_CFG_IPV4_MC_FORCE_PASS_OFFSET                                                  (2)
  #define APOLLO_GPON_GEM_DS_MC_CFG_IPV4_MC_FORCE_PASS_MASK                                                    (0x1 << APOLLO_GPON_GEM_DS_MC_CFG_IPV4_MC_FORCE_PASS_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_CFG_IPV4_MC_FORCE_DROP_OFFSET                                                  (1)
  #define APOLLO_GPON_GEM_DS_MC_CFG_IPV4_MC_FORCE_DROP_MASK                                                    (0x1 << APOLLO_GPON_GEM_DS_MC_CFG_IPV4_MC_FORCE_DROP_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_CFG_MC_EXCL_MODE_OFFSET                                                        (0)
  #define APOLLO_GPON_GEM_DS_MC_CFG_MC_EXCL_MODE_MASK                                                          (0x1 << APOLLO_GPON_GEM_DS_MC_CFG_MC_EXCL_MODE_OFFSET)

#define APOLLO_GPON_GEM_DS_MC_IND_ADDR                                                                         (0x704084)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_REQ_OFFSET                                                      (15)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_REQ_MASK                                                        (0x1 << APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_REQ_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_COMPL_OFFSET                                                    (14)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_COMPL_MASK                                                      (0x1 << APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_COMPL_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_HIT_OFFSET                                                      (13)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_HIT_MASK                                                        (0x1 << APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_HIT_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_MODE_OFFSET                                                     (8)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_MODE_MASK                                                       (0x3 << APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_MODE_OFFSET)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_IDX_OFFSET                                                      (0)
  #define APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_IDX_MASK                                                        (0xFF << APOLLO_GPON_GEM_DS_MC_IND_MC_ITEM_OP_IDX_OFFSET)

#define APOLLO_GPON_GEM_DS_MC_WR_ADDR                                                                          (0x704088)
  #define APOLLO_GPON_GEM_DS_MC_WR_MC_ITEM_OP_WDATA_OFFSET                                                     (0)
  #define APOLLO_GPON_GEM_DS_MC_WR_MC_ITEM_OP_WDATA_MASK                                                       (0xFFFFFFFF << APOLLO_GPON_GEM_DS_MC_WR_MC_ITEM_OP_WDATA_OFFSET)

#define APOLLO_GPON_GEM_DS_MC_RD_ADDR                                                                          (0x704090)
  #define APOLLO_GPON_GEM_DS_MC_RD_MC_ITEM_OP_RDATA_OFFSET                                                     (0)
  #define APOLLO_GPON_GEM_DS_MC_RD_MC_ITEM_OP_RDATA_MASK                                                       (0xFFFFFFFF << APOLLO_GPON_GEM_DS_MC_RD_MC_ITEM_OP_RDATA_OFFSET)

#define APOLLO_GPON_GEM_DS_FRM_TIMEOUT_ADDR                                                                    (0x704098)
  #define APOLLO_GPON_GEM_DS_FRM_TIMEOUT_OMCI_TR_MODE_OFFSET                                                   (8)
  #define APOLLO_GPON_GEM_DS_FRM_TIMEOUT_OMCI_TR_MODE_MASK                                                     (0x1 << APOLLO_GPON_GEM_DS_FRM_TIMEOUT_OMCI_TR_MODE_OFFSET)
  #define APOLLO_GPON_GEM_DS_FRM_TIMEOUT_ASSM_TIMEOUT_FRM_OFFSET                                               (0)
  #define APOLLO_GPON_GEM_DS_FRM_TIMEOUT_ASSM_TIMEOUT_FRM_MASK                                                 (0x1F << APOLLO_GPON_GEM_DS_FRM_TIMEOUT_ASSM_TIMEOUT_FRM_OFFSET)

#define APOLLO_GPON_GEM_DS_MC_ADDR_PTN_IPV4_ADDR                                                               (0x70409C)
  #define APOLLO_GPON_GEM_DS_MC_ADDR_PTN_IPV4_IPV4_MC_MAC_PREFIX_OFFSET                                        (0)
  #define APOLLO_GPON_GEM_DS_MC_ADDR_PTN_IPV4_IPV4_MC_MAC_PREFIX_MASK                                          (0xFFFFFF << APOLLO_GPON_GEM_DS_MC_ADDR_PTN_IPV4_IPV4_MC_MAC_PREFIX_OFFSET)

#define APOLLO_GPON_GEM_DS_MC_ADDR_PTN_IPV6_ADDR                                                               (0x7040A0)
  #define APOLLO_GPON_GEM_DS_MC_ADDR_PTN_IPV6_IPV6_MC_MAC_PREFIX_OFFSET                                        (0)
  #define APOLLO_GPON_GEM_DS_MC_ADDR_PTN_IPV6_IPV6_MC_MAC_PREFIX_MASK                                          (0xFFFF << APOLLO_GPON_GEM_DS_MC_ADDR_PTN_IPV6_IPV6_MC_MAC_PREFIX_OFFSET)

#define APOLLO_CLASSIFY_BUF_ADDR                                                                               (0x704280)
  #define APOLLO_CLASSIFY_BUF_DRF_TEST_RESUME_OFFSET                                                           (12)
  #define APOLLO_CLASSIFY_BUF_DRF_TEST_RESUME_MASK                                                             (0x1 << APOLLO_CLASSIFY_BUF_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_CLASSIFY_BUF_DRF_START_PAUSE_OFFSET                                                           (11)
  #define APOLLO_CLASSIFY_BUF_DRF_START_PAUSE_MASK                                                             (0x1 << APOLLO_CLASSIFY_BUF_DRF_START_PAUSE_OFFSET)
  #define APOLLO_CLASSIFY_BUF_DRF_BIST_DONE_OFFSET                                                             (10)
  #define APOLLO_CLASSIFY_BUF_DRF_BIST_DONE_MASK                                                               (0x1 << APOLLO_CLASSIFY_BUF_DRF_BIST_DONE_OFFSET)
  #define APOLLO_CLASSIFY_BUF_DRF_BIST_FAIL_OFFSET                                                             (9)
  #define APOLLO_CLASSIFY_BUF_DRF_BIST_FAIL_MASK                                                               (0x1 << APOLLO_CLASSIFY_BUF_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_CLASSIFY_BUF_DRF_BIST_MODE_OFFSET                                                             (8)
  #define APOLLO_CLASSIFY_BUF_DRF_BIST_MODE_MASK                                                               (0x1 << APOLLO_CLASSIFY_BUF_DRF_BIST_MODE_OFFSET)
  #define APOLLO_CLASSIFY_BUF_BIST_FAIL_OFFSET                                                                 (7)
  #define APOLLO_CLASSIFY_BUF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_CLASSIFY_BUF_BIST_FAIL_OFFSET)
  #define APOLLO_CLASSIFY_BUF_BIST_DONE_OFFSET                                                                 (6)
  #define APOLLO_CLASSIFY_BUF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_CLASSIFY_BUF_BIST_DONE_OFFSET)
  #define APOLLO_CLASSIFY_BUF_BIST_MODE_OFFSET                                                                 (5)
  #define APOLLO_CLASSIFY_BUF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_CLASSIFY_BUF_BIST_MODE_OFFSET)
  #define APOLLO_CLASSIFY_BUF_DVSE_OFFSET                                                                      (4)
  #define APOLLO_CLASSIFY_BUF_DVSE_MASK                                                                        (0x1 << APOLLO_CLASSIFY_BUF_DVSE_OFFSET)
  #define APOLLO_CLASSIFY_BUF_DVS_OFFSET                                                                       (0)
  #define APOLLO_CLASSIFY_BUF_DVS_MASK                                                                         (0xF << APOLLO_CLASSIFY_BUF_DVS_OFFSET)

#define APOLLO_CLASSIFY_CNTR_ADDR                                                                              (0x704284)
  #define APOLLO_CLASSIFY_CNTR_DRF_TEST_RESUME_OFFSET                                                          (12)
  #define APOLLO_CLASSIFY_CNTR_DRF_TEST_RESUME_MASK                                                            (0x1 << APOLLO_CLASSIFY_CNTR_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_DRF_START_PAUSE_OFFSET                                                          (11)
  #define APOLLO_CLASSIFY_CNTR_DRF_START_PAUSE_MASK                                                            (0x1 << APOLLO_CLASSIFY_CNTR_DRF_START_PAUSE_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_DRF_BIST_DONE_OFFSET                                                            (10)
  #define APOLLO_CLASSIFY_CNTR_DRF_BIST_DONE_MASK                                                              (0x1 << APOLLO_CLASSIFY_CNTR_DRF_BIST_DONE_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_DRF_BIST_FAIL_OFFSET                                                            (9)
  #define APOLLO_CLASSIFY_CNTR_DRF_BIST_FAIL_MASK                                                              (0x1 << APOLLO_CLASSIFY_CNTR_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_DRF_BIST_MODE_OFFSET                                                            (8)
  #define APOLLO_CLASSIFY_CNTR_DRF_BIST_MODE_MASK                                                              (0x1 << APOLLO_CLASSIFY_CNTR_DRF_BIST_MODE_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_BIST_FAIL_OFFSET                                                                (7)
  #define APOLLO_CLASSIFY_CNTR_BIST_FAIL_MASK                                                                  (0x1 << APOLLO_CLASSIFY_CNTR_BIST_FAIL_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_BIST_DONE_OFFSET                                                                (6)
  #define APOLLO_CLASSIFY_CNTR_BIST_DONE_MASK                                                                  (0x1 << APOLLO_CLASSIFY_CNTR_BIST_DONE_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_BIST_MODE_OFFSET                                                                (5)
  #define APOLLO_CLASSIFY_CNTR_BIST_MODE_MASK                                                                  (0x1 << APOLLO_CLASSIFY_CNTR_BIST_MODE_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_DVSE_OFFSET                                                                     (4)
  #define APOLLO_CLASSIFY_CNTR_DVSE_MASK                                                                       (0x1 << APOLLO_CLASSIFY_CNTR_DVSE_OFFSET)
  #define APOLLO_CLASSIFY_CNTR_DVS_OFFSET                                                                      (0)
  #define APOLLO_CLASSIFY_CNTR_DVS_MASK                                                                        (0xF << APOLLO_CLASSIFY_CNTR_DVS_OFFSET)

#define APOLLO_ASSEMBLY_ADDR                                                                                   (0x704288)
  #define APOLLO_ASSEMBLY_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_ASSEMBLY_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_ASSEMBLY_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_ASSEMBLY_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_ASSEMBLY_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_ASSEMBLY_DRF_START_PAUSE_OFFSET)
  #define APOLLO_ASSEMBLY_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_ASSEMBLY_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_ASSEMBLY_DRF_BIST_DONE_OFFSET)
  #define APOLLO_ASSEMBLY_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_ASSEMBLY_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_ASSEMBLY_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_ASSEMBLY_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_ASSEMBLY_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_ASSEMBLY_DRF_BIST_MODE_OFFSET)
  #define APOLLO_ASSEMBLY_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_ASSEMBLY_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_ASSEMBLY_BIST_FAIL_OFFSET)
  #define APOLLO_ASSEMBLY_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_ASSEMBLY_BIST_DONE_MASK                                                                       (0x1 << APOLLO_ASSEMBLY_BIST_DONE_OFFSET)
  #define APOLLO_ASSEMBLY_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_ASSEMBLY_BIST_MODE_MASK                                                                       (0x1 << APOLLO_ASSEMBLY_BIST_MODE_OFFSET)
  #define APOLLO_ASSEMBLY_DVSE_OFFSET                                                                          (4)
  #define APOLLO_ASSEMBLY_DVSE_MASK                                                                            (0x1 << APOLLO_ASSEMBLY_DVSE_OFFSET)
  #define APOLLO_ASSEMBLY_DVS_OFFSET                                                                           (0)
  #define APOLLO_ASSEMBLY_DVS_MASK                                                                             (0xF << APOLLO_ASSEMBLY_DVS_OFFSET)

#define APOLLO_MC_FILTER_ADDR(index)                                                                           (0x70428C + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_MC_FILTER_DRF_TEST_RESUME_OFFSET                                                              (12)
  #define APOLLO_MC_FILTER_DRF_TEST_RESUME_MASK                                                                (0x1 << APOLLO_MC_FILTER_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_MC_FILTER_DRF_START_PAUSE_OFFSET                                                              (11)
  #define APOLLO_MC_FILTER_DRF_START_PAUSE_MASK                                                                (0x1 << APOLLO_MC_FILTER_DRF_START_PAUSE_OFFSET)
  #define APOLLO_MC_FILTER_DRF_BIST_DONE_OFFSET                                                                (10)
  #define APOLLO_MC_FILTER_DRF_BIST_DONE_MASK                                                                  (0x1 << APOLLO_MC_FILTER_DRF_BIST_DONE_OFFSET)
  #define APOLLO_MC_FILTER_DRF_BIST_FAIL_OFFSET                                                                (9)
  #define APOLLO_MC_FILTER_DRF_BIST_FAIL_MASK                                                                  (0x1 << APOLLO_MC_FILTER_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_MC_FILTER_DRF_BIST_MODE_OFFSET                                                                (8)
  #define APOLLO_MC_FILTER_DRF_BIST_MODE_MASK                                                                  (0x1 << APOLLO_MC_FILTER_DRF_BIST_MODE_OFFSET)
  #define APOLLO_MC_FILTER_BIST_FAIL_OFFSET                                                                    (7)
  #define APOLLO_MC_FILTER_BIST_FAIL_MASK                                                                      (0x1 << APOLLO_MC_FILTER_BIST_FAIL_OFFSET)
  #define APOLLO_MC_FILTER_BIST_DONE_OFFSET                                                                    (6)
  #define APOLLO_MC_FILTER_BIST_DONE_MASK                                                                      (0x1 << APOLLO_MC_FILTER_BIST_DONE_OFFSET)
  #define APOLLO_MC_FILTER_BIST_MODE_OFFSET                                                                    (5)
  #define APOLLO_MC_FILTER_BIST_MODE_MASK                                                                      (0x1 << APOLLO_MC_FILTER_BIST_MODE_OFFSET)
  #define APOLLO_MC_FILTER_DVSE_OFFSET                                                                         (4)
  #define APOLLO_MC_FILTER_DVSE_MASK                                                                           (0x1 << APOLLO_MC_FILTER_DVSE_OFFSET)
  #define APOLLO_MC_FILTER_DVS_OFFSET                                                                          (0)
  #define APOLLO_MC_FILTER_DVS_MASK                                                                            (0xF << APOLLO_MC_FILTER_DVS_OFFSET)

/*
 * Feature: GTC Upstream 
 */
#define APOLLO_GPON_GTC_US_INTR_DLT_ADDR                                                                       (0x705000)
  #define APOLLO_GPON_GTC_US_INTR_DLT_GTC_US_INTR_OFFSET                                                       (15)
  #define APOLLO_GPON_GTC_US_INTR_DLT_GTC_US_INTR_MASK                                                         (0x1 << APOLLO_GPON_GTC_US_INTR_DLT_GTC_US_INTR_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_DLT_OPTIC_SD_MISM_DLT_OFFSET                                                 (9)
  #define APOLLO_GPON_GTC_US_INTR_DLT_OPTIC_SD_MISM_DLT_MASK                                                   (0x1 << APOLLO_GPON_GTC_US_INTR_DLT_OPTIC_SD_MISM_DLT_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_DLT_OPTIC_SD_TOOLONG_DLT_OFFSET                                              (8)
  #define APOLLO_GPON_GTC_US_INTR_DLT_OPTIC_SD_TOOLONG_DLT_MASK                                                (0x1 << APOLLO_GPON_GTC_US_INTR_DLT_OPTIC_SD_TOOLONG_DLT_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_DLT_PLM_NRM_EMPTY_DLT_OFFSET                                                 (7)
  #define APOLLO_GPON_GTC_US_INTR_DLT_PLM_NRM_EMPTY_DLT_MASK                                                   (0x1 << APOLLO_GPON_GTC_US_INTR_DLT_PLM_NRM_EMPTY_DLT_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_DLT_PLM_URG_EMPTY_DLT_OFFSET                                                 (5)
  #define APOLLO_GPON_GTC_US_INTR_DLT_PLM_URG_EMPTY_DLT_MASK                                                   (0x1 << APOLLO_GPON_GTC_US_INTR_DLT_PLM_URG_EMPTY_DLT_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_DLT_US_FEC_STS_DLT_OFFSET                                                    (2)
  #define APOLLO_GPON_GTC_US_INTR_DLT_US_FEC_STS_DLT_MASK                                                      (0x1 << APOLLO_GPON_GTC_US_INTR_DLT_US_FEC_STS_DLT_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_DLT_DG_MSG_TX_DLT_OFFSET                                                     (0)
  #define APOLLO_GPON_GTC_US_INTR_DLT_DG_MSG_TX_DLT_MASK                                                       (0x1 << APOLLO_GPON_GTC_US_INTR_DLT_DG_MSG_TX_DLT_OFFSET)

#define APOLLO_GPON_GTC_US_INTR_MASK_ADDR                                                                      (0x705004)
  #define APOLLO_GPON_GTC_US_INTR_MASK_OPTIC_SD_MISM_M_OFFSET                                                  (9)
  #define APOLLO_GPON_GTC_US_INTR_MASK_OPTIC_SD_MISM_M_MASK                                                    (0x1 << APOLLO_GPON_GTC_US_INTR_MASK_OPTIC_SD_MISM_M_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_MASK_OPTIC_SD_TOOLONG_M_OFFSET                                               (8)
  #define APOLLO_GPON_GTC_US_INTR_MASK_OPTIC_SD_TOOLONG_M_MASK                                                 (0x1 << APOLLO_GPON_GTC_US_INTR_MASK_OPTIC_SD_TOOLONG_M_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_MASK_PLM_NRM_EMPTY_M_OFFSET                                                  (7)
  #define APOLLO_GPON_GTC_US_INTR_MASK_PLM_NRM_EMPTY_M_MASK                                                    (0x1 << APOLLO_GPON_GTC_US_INTR_MASK_PLM_NRM_EMPTY_M_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_MASK_PLM_URG_EMPTY_M_OFFSET                                                  (5)
  #define APOLLO_GPON_GTC_US_INTR_MASK_PLM_URG_EMPTY_M_MASK                                                    (0x1 << APOLLO_GPON_GTC_US_INTR_MASK_PLM_URG_EMPTY_M_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_MASK_US_FEC_STS_M_OFFSET                                                     (2)
  #define APOLLO_GPON_GTC_US_INTR_MASK_US_FEC_STS_M_MASK                                                       (0x1 << APOLLO_GPON_GTC_US_INTR_MASK_US_FEC_STS_M_OFFSET)
  #define APOLLO_GPON_GTC_US_INTR_MASK_DG_MSG_TX_M_OFFSET                                                      (0)
  #define APOLLO_GPON_GTC_US_INTR_MASK_DG_MSG_TX_M_MASK                                                        (0x1 << APOLLO_GPON_GTC_US_INTR_MASK_DG_MSG_TX_M_OFFSET)

#define APOLLO_GPON_GTC_US_INTR_STS_ADDR                                                                       (0x705008)
  #define APOLLO_GPON_GTC_US_INTR_STS_US_FEC_STS_OFFSET                                                        (2)
  #define APOLLO_GPON_GTC_US_INTR_STS_US_FEC_STS_MASK                                                          (0x1 << APOLLO_GPON_GTC_US_INTR_STS_US_FEC_STS_OFFSET)

#define APOLLO_GPON_GTC_US_ONU_ID_ADDR                                                                         (0x705010)
  #define APOLLO_GPON_GTC_US_ONU_ID_ONU_ID_OFFSET                                                              (8)
  #define APOLLO_GPON_GTC_US_ONU_ID_ONU_ID_MASK                                                                (0xFF << APOLLO_GPON_GTC_US_ONU_ID_ONU_ID_OFFSET)

#define APOLLO_GPON_GTC_US_CFG_ADDR                                                                            (0x705014)
  #define APOLLO_GPON_GTC_US_CFG_FS_LON_OFFSET                                                                 (15)
  #define APOLLO_GPON_GTC_US_CFG_FS_LON_MASK                                                                   (0x1 << APOLLO_GPON_GTC_US_CFG_FS_LON_OFFSET)
  #define APOLLO_GPON_GTC_US_CFG_FS_LOFF_OFFSET                                                                (14)
  #define APOLLO_GPON_GTC_US_CFG_FS_LOFF_MASK                                                                  (0x1 << APOLLO_GPON_GTC_US_CFG_FS_LOFF_OFFSET)
  #define APOLLO_GPON_GTC_US_CFG_IND_NRM_PLM_OFFSET                                                            (10)
  #define APOLLO_GPON_GTC_US_CFG_IND_NRM_PLM_MASK                                                              (0x1 << APOLLO_GPON_GTC_US_CFG_IND_NRM_PLM_OFFSET)
  #define APOLLO_GPON_GTC_US_CFG_PLM_DIS_OFFSET                                                                (9)
  #define APOLLO_GPON_GTC_US_CFG_PLM_DIS_MASK                                                                  (0x1 << APOLLO_GPON_GTC_US_CFG_PLM_DIS_OFFSET)
  #define APOLLO_GPON_GTC_US_CFG_DBRU_DIS_OFFSET                                                               (8)
  #define APOLLO_GPON_GTC_US_CFG_DBRU_DIS_MASK                                                                 (0x1 << APOLLO_GPON_GTC_US_CFG_DBRU_DIS_OFFSET)
  #define APOLLO_GPON_GTC_US_CFG_ENA_AUTO_DG_OFFSET                                                            (4)
  #define APOLLO_GPON_GTC_US_CFG_ENA_AUTO_DG_MASK                                                              (0x1 << APOLLO_GPON_GTC_US_CFG_ENA_AUTO_DG_OFFSET)
  #define APOLLO_GPON_GTC_US_CFG_US_BEN_POLAR_OFFSET                                                           (3)
  #define APOLLO_GPON_GTC_US_CFG_US_BEN_POLAR_MASK                                                             (0x1 << APOLLO_GPON_GTC_US_CFG_US_BEN_POLAR_OFFSET)
  #define APOLLO_GPON_GTC_US_CFG_SCRM_DIS_OFFSET                                                               (0)
  #define APOLLO_GPON_GTC_US_CFG_SCRM_DIS_MASK                                                                 (0x1 << APOLLO_GPON_GTC_US_CFG_SCRM_DIS_OFFSET)

#define APOLLO_GPON_GTC_US_WRITE_PROTECT_ADDR                                                                  (0x705018)
  #define APOLLO_GPON_GTC_US_WRITE_PROTECT_RSV_REG_WRITE_PROTECTION_OFFSET                                     (0)
  #define APOLLO_GPON_GTC_US_WRITE_PROTECT_RSV_REG_WRITE_PROTECTION_MASK                                       (0xFFFF << APOLLO_GPON_GTC_US_WRITE_PROTECT_RSV_REG_WRITE_PROTECTION_OFFSET)

#define APOLLO_GPON_GTC_US_TX_PATTERN_CTL_ADDR                                                                 (0x705020)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_NO_FG_OFFSET                                       (8)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_NO_FG_MASK                                         (0x1 << APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_NO_FG_OFFSET)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_BG_OFFSET                                          (4)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_BG_MASK                                            (0x3 << APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_BG_OFFSET)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_FG_OFFSET                                          (0)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_FG_MASK                                            (0x3 << APOLLO_GPON_GTC_US_TX_PATTERN_CTL_TX_PATTERN_MODE_FG_OFFSET)

#define APOLLO_GPON_GTC_US_TX_PATTERN_BG_ADDR                                                                  (0x705024)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_BG_TX_PATTERN_BG_OFFSET                                                (0)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_BG_TX_PATTERN_BG_MASK                                                  (0xFFFFFFFF << APOLLO_GPON_GTC_US_TX_PATTERN_BG_TX_PATTERN_BG_OFFSET)

#define APOLLO_GPON_GTC_US_TX_PATTERN_FG_ADDR                                                                  (0x705028)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_FG_TX_PATTERN_FG_OFFSET                                                (0)
  #define APOLLO_GPON_GTC_US_TX_PATTERN_FG_TX_PATTERN_FG_MASK                                                  (0xFFFFFFFF << APOLLO_GPON_GTC_US_TX_PATTERN_FG_TX_PATTERN_FG_OFFSET)

#define APOLLO_GPON_GTC_US_MIN_DELAY_ADDR                                                                      (0x705040)
  #define APOLLO_GPON_GTC_US_MIN_DELAY_MIN_DELAY1_OFFSET                                                       (7)
  #define APOLLO_GPON_GTC_US_MIN_DELAY_MIN_DELAY1_MASK                                                         (0x1FF << APOLLO_GPON_GTC_US_MIN_DELAY_MIN_DELAY1_OFFSET)
  #define APOLLO_GPON_GTC_US_MIN_DELAY_MIN_DELAY2_OFFSET                                                       (0)
  #define APOLLO_GPON_GTC_US_MIN_DELAY_MIN_DELAY2_MASK                                                         (0x7F << APOLLO_GPON_GTC_US_MIN_DELAY_MIN_DELAY2_OFFSET)

#define APOLLO_GPON_GTC_US_EQD_ADDR                                                                            (0x705044)
  #define APOLLO_GPON_GTC_US_EQD_EQD1_MULTFRAME_OFFSET                                                         (24)
  #define APOLLO_GPON_GTC_US_EQD_EQD1_MULTFRAME_MASK                                                           (0x7 << APOLLO_GPON_GTC_US_EQD_EQD1_MULTFRAME_OFFSET)
  #define APOLLO_GPON_GTC_US_EQD_EQD1_INFRAME_OFFSET                                                           (0)
  #define APOLLO_GPON_GTC_US_EQD_EQD1_INFRAME_MASK                                                             (0x3FFFF << APOLLO_GPON_GTC_US_EQD_EQD1_INFRAME_OFFSET)

#define APOLLO_GPON_GTC_US_LASER_ADDR                                                                          (0x70504C)
  #define APOLLO_GPON_GTC_US_LASER_LON_TIME_OFFSET                                                             (8)
  #define APOLLO_GPON_GTC_US_LASER_LON_TIME_MASK                                                               (0x3F << APOLLO_GPON_GTC_US_LASER_LON_TIME_OFFSET)
  #define APOLLO_GPON_GTC_US_LASER_LOFF_TIME_OFFSET                                                            (0)
  #define APOLLO_GPON_GTC_US_LASER_LOFF_TIME_MASK                                                              (0x3F << APOLLO_GPON_GTC_US_LASER_LOFF_TIME_OFFSET)

#define APOLLO_GPON_GTC_US_BOH_CFG_ADDR                                                                        (0x705054)
  #define APOLLO_GPON_GTC_US_BOH_CFG_BOH_REPEAT_OFFSET                                                         (8)
  #define APOLLO_GPON_GTC_US_BOH_CFG_BOH_REPEAT_MASK                                                           (0xF << APOLLO_GPON_GTC_US_BOH_CFG_BOH_REPEAT_OFFSET)
  #define APOLLO_GPON_GTC_US_BOH_CFG_BOH_LENGTH_OFFSET                                                         (0)
  #define APOLLO_GPON_GTC_US_BOH_CFG_BOH_LENGTH_MASK                                                           (0xFF << APOLLO_GPON_GTC_US_BOH_CFG_BOH_LENGTH_OFFSET)

#define APOLLO_GPON_GTC_US_BOH_DATA_ADDR(index)                                                                (0x705080 + (((index) << 2))) /* index: 0-11 */
  #define APOLLO_GPON_GTC_US_BOH_DATA_BOH_DATA_OFFSET                                                          (0)
  #define APOLLO_GPON_GTC_US_BOH_DATA_BOH_DATA_MASK                                                            (0xFF << APOLLO_GPON_GTC_US_BOH_DATA_BOH_DATA_OFFSET)

#define APOLLO_GPON_GTC_US_PLOAM_IND_ADDR                                                                      (0x7050C0)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_TYPE_OFFSET                                                         (8)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_TYPE_MASK                                                           (0x7 << APOLLO_GPON_GTC_US_PLOAM_IND_PLM_TYPE_OFFSET)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_NRM_EMPTY_OFFSET                                                    (7)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_NRM_EMPTY_MASK                                                      (0x1 << APOLLO_GPON_GTC_US_PLOAM_IND_PLM_NRM_EMPTY_OFFSET)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_NRM_FULL_OFFSET                                                     (6)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_NRM_FULL_MASK                                                       (0x1 << APOLLO_GPON_GTC_US_PLOAM_IND_PLM_NRM_FULL_OFFSET)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_URG_EMPTY_OFFSET                                                    (5)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_URG_EMPTY_MASK                                                      (0x1 << APOLLO_GPON_GTC_US_PLOAM_IND_PLM_URG_EMPTY_OFFSET)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_URG_FULL_OFFSET                                                     (4)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_URG_FULL_MASK                                                       (0x1 << APOLLO_GPON_GTC_US_PLOAM_IND_PLM_URG_FULL_OFFSET)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_ENQ_OFFSET                                                          (0)
  #define APOLLO_GPON_GTC_US_PLOAM_IND_PLM_ENQ_MASK                                                            (0x1 << APOLLO_GPON_GTC_US_PLOAM_IND_PLM_ENQ_OFFSET)

#define APOLLO_GPON_GTC_US_PLOAM_DATA_ADDR(index)                                                              (0x7050E0 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_GPON_GTC_US_PLOAM_DATA_PLM_DATA_OFFSET                                                        (0)
  #define APOLLO_GPON_GTC_US_PLOAM_DATA_PLM_DATA_MASK                                                          (0xFFFF << APOLLO_GPON_GTC_US_PLOAM_DATA_PLM_DATA_OFFSET)

#define APOLLO_GPON_GTC_US_PLOAM_CFG_ADDR                                                                      (0x705100)
  #define APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_FLUSH_BUF_OFFSET                                                    (4)
  #define APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_FLUSH_BUF_MASK                                                      (0x1 << APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_FLUSH_BUF_OFFSET)
  #define APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_US_CRC_GEN_EN_OFFSET                                                (1)
  #define APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_US_CRC_GEN_EN_MASK                                                  (0x1 << APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_US_CRC_GEN_EN_OFFSET)
  #define APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_US_ONUID_OVRD_EN_OFFSET                                             (0)
  #define APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_US_ONUID_OVRD_EN_MASK                                               (0x1 << APOLLO_GPON_GTC_US_PLOAM_CFG_PLM_US_ONUID_OVRD_EN_OFFSET)

#define APOLLO_GPON_GTC_US_MISC_CNTR_IDX_ADDR                                                                  (0x705140)
  #define APOLLO_GPON_GTC_US_MISC_CNTR_IDX_MISC_IDX_OFFSET                                                     (0)
  #define APOLLO_GPON_GTC_US_MISC_CNTR_IDX_MISC_IDX_MASK                                                       (0x7 << APOLLO_GPON_GTC_US_MISC_CNTR_IDX_MISC_IDX_OFFSET)

#define APOLLO_GPON_GTC_US_MISC_CNTR_STAT_ADDR                                                                 (0x705148)
  #define APOLLO_GPON_GTC_US_MISC_CNTR_STAT_MISC_CNTR_OFFSET                                                   (0)
  #define APOLLO_GPON_GTC_US_MISC_CNTR_STAT_MISC_CNTR_MASK                                                     (0xFFFFFFFF << APOLLO_GPON_GTC_US_MISC_CNTR_STAT_MISC_CNTR_OFFSET)

#define APOLLO_GPON_GTC_US_RDI_ADDR                                                                            (0x705180)
  #define APOLLO_GPON_GTC_US_RDI_ONU_RDI_OFFSET                                                                (0)
  #define APOLLO_GPON_GTC_US_RDI_ONU_RDI_MASK                                                                  (0x1 << APOLLO_GPON_GTC_US_RDI_ONU_RDI_OFFSET)

#define APOLLO_GPON_GTC_US_DG_ADDR                                                                             (0x705184)
  #define APOLLO_GPON_GTC_US_DG_DG_STATUS_OFFSET                                                               (8)
  #define APOLLO_GPON_GTC_US_DG_DG_STATUS_MASK                                                                 (0x1 << APOLLO_GPON_GTC_US_DG_DG_STATUS_OFFSET)
  #define APOLLO_GPON_GTC_US_DG_DG_MSG_TX_CNT_OFFSET                                                           (4)
  #define APOLLO_GPON_GTC_US_DG_DG_MSG_TX_CNT_MASK                                                             (0xF << APOLLO_GPON_GTC_US_DG_DG_MSG_TX_CNT_OFFSET)
  #define APOLLO_GPON_GTC_US_DG_DG_MSG_TX_CNT_THRESHOLD_OFFSET                                                 (0)
  #define APOLLO_GPON_GTC_US_DG_DG_MSG_TX_CNT_THRESHOLD_MASK                                                   (0xF << APOLLO_GPON_GTC_US_DG_DG_MSG_TX_CNT_THRESHOLD_OFFSET)

#define APOLLO_GPON_GTC_US_OPTIC_SD_TH_ADDR                                                                    (0x705188)
  #define APOLLO_GPON_GTC_US_OPTIC_SD_TH_OPTIC_SD_MISM_THREH_OFFSET                                            (16)
  #define APOLLO_GPON_GTC_US_OPTIC_SD_TH_OPTIC_SD_MISM_THREH_MASK                                              (0x7FFF << APOLLO_GPON_GTC_US_OPTIC_SD_TH_OPTIC_SD_MISM_THREH_OFFSET)
  #define APOLLO_GPON_GTC_US_OPTIC_SD_TH_OPTIC_SD_TOOLONG_THRESH_OFFSET                                        (0)
  #define APOLLO_GPON_GTC_US_OPTIC_SD_TH_OPTIC_SD_TOOLONG_THRESH_MASK                                          (0x7FFF << APOLLO_GPON_GTC_US_OPTIC_SD_TH_OPTIC_SD_TOOLONG_THRESH_OFFSET)

#define APOLLO_GPON_GTC_US_PROC_MODE_ADDR                                                                      (0x705200)
  #define APOLLO_GPON_GTC_US_PROC_MODE_OPTIC_AUTO_SUPRESS_DIS_OFFSET                                           (1)
  #define APOLLO_GPON_GTC_US_PROC_MODE_OPTIC_AUTO_SUPRESS_DIS_MASK                                             (0x1 << APOLLO_GPON_GTC_US_PROC_MODE_OPTIC_AUTO_SUPRESS_DIS_OFFSET)
  #define APOLLO_GPON_GTC_US_PROC_MODE_AUTO_PROC_SSTART_OFFSET                                                 (0)
  #define APOLLO_GPON_GTC_US_PROC_MODE_AUTO_PROC_SSTART_MASK                                                   (0x1 << APOLLO_GPON_GTC_US_PROC_MODE_AUTO_PROC_SSTART_OFFSET)

#define APOLLO_BWM_TBL_ADDR                                                                                    (0x705280)
  #define APOLLO_BWM_TBL_DRF_TEST_RESUME_OFFSET                                                                (12)
  #define APOLLO_BWM_TBL_DRF_TEST_RESUME_MASK                                                                  (0x1 << APOLLO_BWM_TBL_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_BWM_TBL_DRF_START_PAUSE_OFFSET                                                                (11)
  #define APOLLO_BWM_TBL_DRF_START_PAUSE_MASK                                                                  (0x1 << APOLLO_BWM_TBL_DRF_START_PAUSE_OFFSET)
  #define APOLLO_BWM_TBL_DRF_BIST_DONE_OFFSET                                                                  (10)
  #define APOLLO_BWM_TBL_DRF_BIST_DONE_MASK                                                                    (0x1 << APOLLO_BWM_TBL_DRF_BIST_DONE_OFFSET)
  #define APOLLO_BWM_TBL_DRF_BIST_FAIL_OFFSET                                                                  (9)
  #define APOLLO_BWM_TBL_DRF_BIST_FAIL_MASK                                                                    (0x1 << APOLLO_BWM_TBL_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_BWM_TBL_DRF_BIST_MODE_OFFSET                                                                  (8)
  #define APOLLO_BWM_TBL_DRF_BIST_MODE_MASK                                                                    (0x1 << APOLLO_BWM_TBL_DRF_BIST_MODE_OFFSET)
  #define APOLLO_BWM_TBL_BIST_FAIL_OFFSET                                                                      (7)
  #define APOLLO_BWM_TBL_BIST_FAIL_MASK                                                                        (0x1 << APOLLO_BWM_TBL_BIST_FAIL_OFFSET)
  #define APOLLO_BWM_TBL_BIST_DONE_OFFSET                                                                      (6)
  #define APOLLO_BWM_TBL_BIST_DONE_MASK                                                                        (0x1 << APOLLO_BWM_TBL_BIST_DONE_OFFSET)
  #define APOLLO_BWM_TBL_BIST_MODE_OFFSET                                                                      (5)
  #define APOLLO_BWM_TBL_BIST_MODE_MASK                                                                        (0x1 << APOLLO_BWM_TBL_BIST_MODE_OFFSET)
  #define APOLLO_BWM_TBL_DVSE_OFFSET                                                                           (4)
  #define APOLLO_BWM_TBL_DVSE_MASK                                                                             (0x1 << APOLLO_BWM_TBL_DVSE_OFFSET)
  #define APOLLO_BWM_TBL_DVS_OFFSET                                                                            (0)
  #define APOLLO_BWM_TBL_DVS_MASK                                                                              (0xF << APOLLO_BWM_TBL_DVS_OFFSET)

#define APOLLO_BWM_MEM0_ADDR                                                                                   (0x705284)
  #define APOLLO_BWM_MEM0_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_BWM_MEM0_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_BWM_MEM0_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_BWM_MEM0_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_BWM_MEM0_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_BWM_MEM0_DRF_START_PAUSE_OFFSET)
  #define APOLLO_BWM_MEM0_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_BWM_MEM0_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_BWM_MEM0_DRF_BIST_DONE_OFFSET)
  #define APOLLO_BWM_MEM0_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_BWM_MEM0_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_BWM_MEM0_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_BWM_MEM0_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_BWM_MEM0_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_BWM_MEM0_DRF_BIST_MODE_OFFSET)
  #define APOLLO_BWM_MEM0_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_BWM_MEM0_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_BWM_MEM0_BIST_FAIL_OFFSET)
  #define APOLLO_BWM_MEM0_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_BWM_MEM0_BIST_DONE_MASK                                                                       (0x1 << APOLLO_BWM_MEM0_BIST_DONE_OFFSET)
  #define APOLLO_BWM_MEM0_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_BWM_MEM0_BIST_MODE_MASK                                                                       (0x1 << APOLLO_BWM_MEM0_BIST_MODE_OFFSET)
  #define APOLLO_BWM_MEM0_DVSE_OFFSET                                                                          (4)
  #define APOLLO_BWM_MEM0_DVSE_MASK                                                                            (0x1 << APOLLO_BWM_MEM0_DVSE_OFFSET)
  #define APOLLO_BWM_MEM0_DVS_OFFSET                                                                           (0)
  #define APOLLO_BWM_MEM0_DVS_MASK                                                                             (0xF << APOLLO_BWM_MEM0_DVS_OFFSET)

#define APOLLO_BWM_MEM1_ADDR                                                                                   (0x705288)
  #define APOLLO_BWM_MEM1_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_BWM_MEM1_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_BWM_MEM1_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_BWM_MEM1_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_BWM_MEM1_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_BWM_MEM1_DRF_START_PAUSE_OFFSET)
  #define APOLLO_BWM_MEM1_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_BWM_MEM1_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_BWM_MEM1_DRF_BIST_DONE_OFFSET)
  #define APOLLO_BWM_MEM1_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_BWM_MEM1_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_BWM_MEM1_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_BWM_MEM1_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_BWM_MEM1_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_BWM_MEM1_DRF_BIST_MODE_OFFSET)
  #define APOLLO_BWM_MEM1_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_BWM_MEM1_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_BWM_MEM1_BIST_FAIL_OFFSET)
  #define APOLLO_BWM_MEM1_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_BWM_MEM1_BIST_DONE_MASK                                                                       (0x1 << APOLLO_BWM_MEM1_BIST_DONE_OFFSET)
  #define APOLLO_BWM_MEM1_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_BWM_MEM1_BIST_MODE_MASK                                                                       (0x1 << APOLLO_BWM_MEM1_BIST_MODE_OFFSET)
  #define APOLLO_BWM_MEM1_DVSE_OFFSET                                                                          (4)
  #define APOLLO_BWM_MEM1_DVSE_MASK                                                                            (0x1 << APOLLO_BWM_MEM1_DVSE_OFFSET)
  #define APOLLO_BWM_MEM1_DVS_OFFSET                                                                           (0)
  #define APOLLO_BWM_MEM1_DVS_MASK                                                                             (0xF << APOLLO_BWM_MEM1_DVS_OFFSET)

#define APOLLO_PLOAM_A_ADDR                                                                                    (0x70528C)
  #define APOLLO_PLOAM_A_DRF_TEST_RESUME_OFFSET                                                                (12)
  #define APOLLO_PLOAM_A_DRF_TEST_RESUME_MASK                                                                  (0x1 << APOLLO_PLOAM_A_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_PLOAM_A_DRF_START_PAUSE_OFFSET                                                                (11)
  #define APOLLO_PLOAM_A_DRF_START_PAUSE_MASK                                                                  (0x1 << APOLLO_PLOAM_A_DRF_START_PAUSE_OFFSET)
  #define APOLLO_PLOAM_A_DRF_BIST_DONE_OFFSET                                                                  (10)
  #define APOLLO_PLOAM_A_DRF_BIST_DONE_MASK                                                                    (0x1 << APOLLO_PLOAM_A_DRF_BIST_DONE_OFFSET)
  #define APOLLO_PLOAM_A_DRF_BIST_FAIL_OFFSET                                                                  (9)
  #define APOLLO_PLOAM_A_DRF_BIST_FAIL_MASK                                                                    (0x1 << APOLLO_PLOAM_A_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_PLOAM_A_DRF_BIST_MODE_OFFSET                                                                  (8)
  #define APOLLO_PLOAM_A_DRF_BIST_MODE_MASK                                                                    (0x1 << APOLLO_PLOAM_A_DRF_BIST_MODE_OFFSET)
  #define APOLLO_PLOAM_A_BIST_FAIL_OFFSET                                                                      (7)
  #define APOLLO_PLOAM_A_BIST_FAIL_MASK                                                                        (0x1 << APOLLO_PLOAM_A_BIST_FAIL_OFFSET)
  #define APOLLO_PLOAM_A_BIST_DONE_OFFSET                                                                      (6)
  #define APOLLO_PLOAM_A_BIST_DONE_MASK                                                                        (0x1 << APOLLO_PLOAM_A_BIST_DONE_OFFSET)
  #define APOLLO_PLOAM_A_BIST_MODE_OFFSET                                                                      (5)
  #define APOLLO_PLOAM_A_BIST_MODE_MASK                                                                        (0x1 << APOLLO_PLOAM_A_BIST_MODE_OFFSET)
  #define APOLLO_PLOAM_A_DVSE_OFFSET                                                                           (4)
  #define APOLLO_PLOAM_A_DVSE_MASK                                                                             (0x1 << APOLLO_PLOAM_A_DVSE_OFFSET)
  #define APOLLO_PLOAM_A_DVS_OFFSET                                                                            (0)
  #define APOLLO_PLOAM_A_DVS_MASK                                                                              (0xF << APOLLO_PLOAM_A_DVS_OFFSET)

#define APOLLO_DBR_ADDR                                                                                        (0x705294)
  #define APOLLO_DBR_DRF_TEST_RESUME_OFFSET                                                                    (12)
  #define APOLLO_DBR_DRF_TEST_RESUME_MASK                                                                      (0x1 << APOLLO_DBR_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_DBR_DRF_START_PAUSE_OFFSET                                                                    (11)
  #define APOLLO_DBR_DRF_START_PAUSE_MASK                                                                      (0x1 << APOLLO_DBR_DRF_START_PAUSE_OFFSET)
  #define APOLLO_DBR_DRF_BIST_DONE_OFFSET                                                                      (10)
  #define APOLLO_DBR_DRF_BIST_DONE_MASK                                                                        (0x1 << APOLLO_DBR_DRF_BIST_DONE_OFFSET)
  #define APOLLO_DBR_DRF_BIST_FAIL_OFFSET                                                                      (9)
  #define APOLLO_DBR_DRF_BIST_FAIL_MASK                                                                        (0x1 << APOLLO_DBR_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_DBR_DRF_BIST_MODE_OFFSET                                                                      (8)
  #define APOLLO_DBR_DRF_BIST_MODE_MASK                                                                        (0x1 << APOLLO_DBR_DRF_BIST_MODE_OFFSET)
  #define APOLLO_DBR_BIST_FAIL_OFFSET                                                                          (7)
  #define APOLLO_DBR_BIST_FAIL_MASK                                                                            (0x1 << APOLLO_DBR_BIST_FAIL_OFFSET)
  #define APOLLO_DBR_BIST_DONE_OFFSET                                                                          (6)
  #define APOLLO_DBR_BIST_DONE_MASK                                                                            (0x1 << APOLLO_DBR_BIST_DONE_OFFSET)
  #define APOLLO_DBR_BIST_MODE_OFFSET                                                                          (5)
  #define APOLLO_DBR_BIST_MODE_MASK                                                                            (0x1 << APOLLO_DBR_BIST_MODE_OFFSET)
  #define APOLLO_DBR_DVSE_OFFSET                                                                               (4)
  #define APOLLO_DBR_DVSE_MASK                                                                                 (0x1 << APOLLO_DBR_DVSE_OFFSET)
  #define APOLLO_DBR_DVS_OFFSET                                                                                (0)
  #define APOLLO_DBR_DVS_MASK                                                                                  (0xF << APOLLO_DBR_DVS_OFFSET)

/*
 * Feature: GEM Upstream 
 */
#define APOLLO_GPON_GEM_US_INTR_DLT_ADDR                                                                       (0x706000)
  #define APOLLO_GPON_GEM_US_INTR_DLT_GEM_US_INTR_OFFSET                                                       (31)
  #define APOLLO_GPON_GEM_US_INTR_DLT_GEM_US_INTR_MASK                                                         (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_GEM_US_INTR_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_SD_VALID_LONG_DLT_OFFSET                                                 (9)
  #define APOLLO_GPON_GEM_US_INTR_DLT_SD_VALID_LONG_DLT_MASK                                                   (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_SD_VALID_LONG_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_SD_DIFF_HUGE_DLT_OFFSET                                                  (8)
  #define APOLLO_GPON_GEM_US_INTR_DLT_SD_DIFF_HUGE_DLT_MASK                                                    (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_SD_DIFF_HUGE_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_REQUEST_DELAY_DLT_OFFSET                                                 (7)
  #define APOLLO_GPON_GEM_US_INTR_DLT_REQUEST_DELAY_DLT_MASK                                                   (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_REQUEST_DELAY_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BC_LESS6_DLT_OFFSET                                                      (6)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BC_LESS6_DLT_MASK                                                        (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_BC_LESS6_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_ERR_PLI_DLT_OFFSET                                                       (5)
  #define APOLLO_GPON_GEM_US_INTR_DLT_ERR_PLI_DLT_MASK                                                         (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_ERR_PLI_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BURST_TM_LARGER_GTC_DLT_OFFSET                                           (4)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BURST_TM_LARGER_GTC_DLT_MASK                                             (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_BURST_TM_LARGER_GTC_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BANK_TOO_MUCH_AT_END_DLT_OFFSET                                          (3)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BANK_TOO_MUCH_AT_END_DLT_MASK                                            (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_BANK_TOO_MUCH_AT_END_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BANK_REMAIN_AFRD_DLT_OFFSET                                              (2)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BANK_REMAIN_AFRD_DLT_MASK                                                (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_BANK_REMAIN_AFRD_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BANK_OVERFL_DLT_OFFSET                                                   (1)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BANK_OVERFL_DLT_MASK                                                     (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_BANK_OVERFL_DLT_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BANK_UNDERFL_DLT_OFFSET                                                  (0)
  #define APOLLO_GPON_GEM_US_INTR_DLT_BANK_UNDERFL_DLT_MASK                                                    (0x1 << APOLLO_GPON_GEM_US_INTR_DLT_BANK_UNDERFL_DLT_OFFSET)

#define APOLLO_GPON_GEM_US_INTR_MASK_ADDR                                                                      (0x706004)
  #define APOLLO_GPON_GEM_US_INTR_MASK_SD_VALID_LONG_M_OFFSET                                                  (9)
  #define APOLLO_GPON_GEM_US_INTR_MASK_SD_VALID_LONG_M_MASK                                                    (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_SD_VALID_LONG_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_SD_DIFF_HUGE_M_OFFSET                                                   (8)
  #define APOLLO_GPON_GEM_US_INTR_MASK_SD_DIFF_HUGE_M_MASK                                                     (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_SD_DIFF_HUGE_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_REQUEST_DELAY_M_OFFSET                                                  (7)
  #define APOLLO_GPON_GEM_US_INTR_MASK_REQUEST_DELAY_M_MASK                                                    (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_REQUEST_DELAY_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BC_LESS6_M_OFFSET                                                       (6)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BC_LESS6_M_MASK                                                         (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_BC_LESS6_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_ERR_PLI_M_OFFSET                                                        (5)
  #define APOLLO_GPON_GEM_US_INTR_MASK_ERR_PLI_M_MASK                                                          (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_ERR_PLI_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BURST_TM_LARGER_GTC_M_OFFSET                                            (4)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BURST_TM_LARGER_GTC_M_MASK                                              (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_BURST_TM_LARGER_GTC_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BANK_TOO_MUCH_AT_END_M_OFFSET                                           (3)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BANK_TOO_MUCH_AT_END_M_MASK                                             (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_BANK_TOO_MUCH_AT_END_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BANK_REMAIN_AFRD_M_OFFSET                                               (2)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BANK_REMAIN_AFRD_M_MASK                                                 (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_BANK_REMAIN_AFRD_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BANK_OVERFL_M_OFFSET                                                    (1)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BANK_OVERFL_M_MASK                                                      (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_BANK_OVERFL_M_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BANK_UNDERFL_M_OFFSET                                                   (0)
  #define APOLLO_GPON_GEM_US_INTR_MASK_BANK_UNDERFL_M_MASK                                                     (0x1 << APOLLO_GPON_GEM_US_INTR_MASK_BANK_UNDERFL_M_OFFSET)

#define APOLLO_GPON_GEM_US_INTR_STS_ADDR                                                                       (0x706008)
  #define APOLLO_GPON_GEM_US_INTR_STS_SD_VALID_LONG_IND_OFFSET                                                 (9)
  #define APOLLO_GPON_GEM_US_INTR_STS_SD_VALID_LONG_IND_MASK                                                   (0x1 << APOLLO_GPON_GEM_US_INTR_STS_SD_VALID_LONG_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_SD_DIFF_HUGE_IND_OFFSET                                                  (8)
  #define APOLLO_GPON_GEM_US_INTR_STS_SD_DIFF_HUGE_IND_MASK                                                    (0x1 << APOLLO_GPON_GEM_US_INTR_STS_SD_DIFF_HUGE_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_REQUEST_DELAY_IND_OFFSET                                                 (7)
  #define APOLLO_GPON_GEM_US_INTR_STS_REQUEST_DELAY_IND_MASK                                                   (0x1 << APOLLO_GPON_GEM_US_INTR_STS_REQUEST_DELAY_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_BC_LESS6_IND_OFFSET                                                      (6)
  #define APOLLO_GPON_GEM_US_INTR_STS_BC_LESS6_IND_MASK                                                        (0x1 << APOLLO_GPON_GEM_US_INTR_STS_BC_LESS6_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_ERR_PLI_IND_OFFSET                                                       (5)
  #define APOLLO_GPON_GEM_US_INTR_STS_ERR_PLI_IND_MASK                                                         (0x1 << APOLLO_GPON_GEM_US_INTR_STS_ERR_PLI_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_BURST_TM_LARGER_GTC_IND_OFFSET                                           (4)
  #define APOLLO_GPON_GEM_US_INTR_STS_BURST_TM_LARGER_GTC_IND_MASK                                             (0x1 << APOLLO_GPON_GEM_US_INTR_STS_BURST_TM_LARGER_GTC_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_BANK_TOO_INDUCH_AT_END_IND_OFFSET                                        (3)
  #define APOLLO_GPON_GEM_US_INTR_STS_BANK_TOO_INDUCH_AT_END_IND_MASK                                          (0x1 << APOLLO_GPON_GEM_US_INTR_STS_BANK_TOO_INDUCH_AT_END_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_BANK_REMAIN_AFRD_IND_OFFSET                                              (2)
  #define APOLLO_GPON_GEM_US_INTR_STS_BANK_REMAIN_AFRD_IND_MASK                                                (0x1 << APOLLO_GPON_GEM_US_INTR_STS_BANK_REMAIN_AFRD_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_BANK_OVERFL_IND_OFFSET                                                   (1)
  #define APOLLO_GPON_GEM_US_INTR_STS_BANK_OVERFL_IND_MASK                                                     (0x1 << APOLLO_GPON_GEM_US_INTR_STS_BANK_OVERFL_IND_OFFSET)
  #define APOLLO_GPON_GEM_US_INTR_STS_BANK_UNDERFL_IND_OFFSET                                                  (0)
  #define APOLLO_GPON_GEM_US_INTR_STS_BANK_UNDERFL_IND_MASK                                                    (0x1 << APOLLO_GPON_GEM_US_INTR_STS_BANK_UNDERFL_IND_OFFSET)

#define APOLLO_GPON_GEM_US_PTI_CFG_ADDR                                                                        (0x706020)
  #define APOLLO_GPON_GEM_US_PTI_CFG_FS_GEM_IDLE_OFFSET                                                        (31)
  #define APOLLO_GPON_GEM_US_PTI_CFG_FS_GEM_IDLE_MASK                                                          (0x1 << APOLLO_GPON_GEM_US_PTI_CFG_FS_GEM_IDLE_OFFSET)
  #define APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR3_OFFSET                                                        (12)
  #define APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR3_MASK                                                          (0x7 << APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR3_OFFSET)
  #define APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR2_OFFSET                                                        (8)
  #define APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR2_MASK                                                          (0x7 << APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR2_OFFSET)
  #define APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR1_OFFSET                                                        (4)
  #define APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR1_MASK                                                          (0x7 << APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR1_OFFSET)
  #define APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR0_OFFSET                                                        (0)
  #define APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR0_MASK                                                          (0x7 << APOLLO_GPON_GEM_US_PTI_CFG_PTI_VECTOR0_OFFSET)

#define APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_ADDR                                                            (0x706048)
  #define APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_ETH_GEM_RX_R_ACK_OFFSET                                       (15)
  #define APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_ETH_GEM_RX_R_ACK_MASK                                         (0x1 << APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_ETH_GEM_RX_R_ACK_OFFSET)
  #define APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_ETH_GEM_RX_IDX_OFFSET                                         (0)
  #define APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_ETH_GEM_RX_IDX_MASK                                           (0xFF << APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_ETH_GEM_RX_IDX_OFFSET)

#define APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_STAT_ADDR                                                           (0x70604C)
  #define APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_STAT_ETH_GEM_RX_CNTR_OFFSET                                       (0)
  #define APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_STAT_ETH_GEM_RX_CNTR_MASK                                         (0xFFFFFFFF << APOLLO_GPON_GEM_US_ETH_GEM_RX_CNTR_STAT_ETH_GEM_RX_CNTR_OFFSET)

#define APOLLO_GPON_GEM_US_PTN_CTRL_ADDR                                                                       (0x706054)
  #define APOLLO_GPON_GEM_US_PTN_CTRL_DEBUG_BUS_SEL_OFFSET                                                     (16)
  #define APOLLO_GPON_GEM_US_PTN_CTRL_DEBUG_BUS_SEL_MASK                                                       (0x1 << APOLLO_GPON_GEM_US_PTN_CTRL_DEBUG_BUS_SEL_OFFSET)
  #define APOLLO_GPON_GEM_US_PTN_CTRL_GEM_PTN_MODE_OFFSET                                                      (8)
  #define APOLLO_GPON_GEM_US_PTN_CTRL_GEM_PTN_MODE_MASK                                                        (0x3 << APOLLO_GPON_GEM_US_PTN_CTRL_GEM_PTN_MODE_OFFSET)
  #define APOLLO_GPON_GEM_US_PTN_CTRL_GEM_PTN_BYTE_OFFSET                                                      (0)
  #define APOLLO_GPON_GEM_US_PTN_CTRL_GEM_PTN_BYTE_MASK                                                        (0xFF << APOLLO_GPON_GEM_US_PTN_CTRL_GEM_PTN_BYTE_OFFSET)

#define APOLLO_PCFG_ADDR                                                                                       (0x706280)
  #define APOLLO_PCFG_DRF_TEST_RESUME_OFFSET                                                                   (12)
  #define APOLLO_PCFG_DRF_TEST_RESUME_MASK                                                                     (0x1 << APOLLO_PCFG_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_PCFG_DRF_START_PAUSE_OFFSET                                                                   (11)
  #define APOLLO_PCFG_DRF_START_PAUSE_MASK                                                                     (0x1 << APOLLO_PCFG_DRF_START_PAUSE_OFFSET)
  #define APOLLO_PCFG_DRF_BIST_DONE_OFFSET                                                                     (10)
  #define APOLLO_PCFG_DRF_BIST_DONE_MASK                                                                       (0x1 << APOLLO_PCFG_DRF_BIST_DONE_OFFSET)
  #define APOLLO_PCFG_DRF_BIST_FAIL_OFFSET                                                                     (9)
  #define APOLLO_PCFG_DRF_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_PCFG_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_PCFG_DRF_BIST_MODE_OFFSET                                                                     (8)
  #define APOLLO_PCFG_DRF_BIST_MODE_MASK                                                                       (0x1 << APOLLO_PCFG_DRF_BIST_MODE_OFFSET)
  #define APOLLO_PCFG_BIST_FAIL_OFFSET                                                                         (7)
  #define APOLLO_PCFG_BIST_FAIL_MASK                                                                           (0x1 << APOLLO_PCFG_BIST_FAIL_OFFSET)
  #define APOLLO_PCFG_BIST_DONE_OFFSET                                                                         (6)
  #define APOLLO_PCFG_BIST_DONE_MASK                                                                           (0x1 << APOLLO_PCFG_BIST_DONE_OFFSET)
  #define APOLLO_PCFG_BIST_MODE_OFFSET                                                                         (5)
  #define APOLLO_PCFG_BIST_MODE_MASK                                                                           (0x1 << APOLLO_PCFG_BIST_MODE_OFFSET)
  #define APOLLO_PCFG_DVSE_OFFSET                                                                              (4)
  #define APOLLO_PCFG_DVSE_MASK                                                                                (0x1 << APOLLO_PCFG_DVSE_OFFSET)
  #define APOLLO_PCFG_DVS_OFFSET                                                                               (0)
  #define APOLLO_PCFG_DVS_MASK                                                                                 (0xF << APOLLO_PCFG_DVS_OFFSET)

#define APOLLO_GEM_BCNT_ADDR                                                                                   (0x706284)
  #define APOLLO_GEM_BCNT_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_GEM_BCNT_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_GEM_BCNT_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_GEM_BCNT_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_GEM_BCNT_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_GEM_BCNT_DRF_START_PAUSE_OFFSET)
  #define APOLLO_GEM_BCNT_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_GEM_BCNT_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_GEM_BCNT_DRF_BIST_DONE_OFFSET)
  #define APOLLO_GEM_BCNT_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_GEM_BCNT_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_GEM_BCNT_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_BCNT_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_GEM_BCNT_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_GEM_BCNT_DRF_BIST_MODE_OFFSET)
  #define APOLLO_GEM_BCNT_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_GEM_BCNT_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_GEM_BCNT_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_BCNT_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_GEM_BCNT_BIST_DONE_MASK                                                                       (0x1 << APOLLO_GEM_BCNT_BIST_DONE_OFFSET)
  #define APOLLO_GEM_BCNT_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_GEM_BCNT_BIST_MODE_MASK                                                                       (0x1 << APOLLO_GEM_BCNT_BIST_MODE_OFFSET)
  #define APOLLO_GEM_BCNT_DVSE_OFFSET                                                                          (4)
  #define APOLLO_GEM_BCNT_DVSE_MASK                                                                            (0x1 << APOLLO_GEM_BCNT_DVSE_OFFSET)
  #define APOLLO_GEM_BCNT_DVS_OFFSET                                                                           (0)
  #define APOLLO_GEM_BCNT_DVS_MASK                                                                             (0xF << APOLLO_GEM_BCNT_DVS_OFFSET)

#define APOLLO_FIFO_BANK0_ADDR                                                                                 (0x706288)
  #define APOLLO_FIFO_BANK0_DRF_TEST_RESUME_OFFSET                                                             (12)
  #define APOLLO_FIFO_BANK0_DRF_TEST_RESUME_MASK                                                               (0x1 << APOLLO_FIFO_BANK0_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_FIFO_BANK0_DRF_START_PAUSE_OFFSET                                                             (11)
  #define APOLLO_FIFO_BANK0_DRF_START_PAUSE_MASK                                                               (0x1 << APOLLO_FIFO_BANK0_DRF_START_PAUSE_OFFSET)
  #define APOLLO_FIFO_BANK0_DRF_BIST_DONE_OFFSET                                                               (10)
  #define APOLLO_FIFO_BANK0_DRF_BIST_DONE_MASK                                                                 (0x1 << APOLLO_FIFO_BANK0_DRF_BIST_DONE_OFFSET)
  #define APOLLO_FIFO_BANK0_DRF_BIST_FAIL_OFFSET                                                               (9)
  #define APOLLO_FIFO_BANK0_DRF_BIST_FAIL_MASK                                                                 (0x1 << APOLLO_FIFO_BANK0_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_FIFO_BANK0_DRF_BIST_MODE_OFFSET                                                               (8)
  #define APOLLO_FIFO_BANK0_DRF_BIST_MODE_MASK                                                                 (0x1 << APOLLO_FIFO_BANK0_DRF_BIST_MODE_OFFSET)
  #define APOLLO_FIFO_BANK0_BIST_FAIL_OFFSET                                                                   (7)
  #define APOLLO_FIFO_BANK0_BIST_FAIL_MASK                                                                     (0x1 << APOLLO_FIFO_BANK0_BIST_FAIL_OFFSET)
  #define APOLLO_FIFO_BANK0_BIST_DONE_OFFSET                                                                   (6)
  #define APOLLO_FIFO_BANK0_BIST_DONE_MASK                                                                     (0x1 << APOLLO_FIFO_BANK0_BIST_DONE_OFFSET)
  #define APOLLO_FIFO_BANK0_BIST_MODE_OFFSET                                                                   (5)
  #define APOLLO_FIFO_BANK0_BIST_MODE_MASK                                                                     (0x1 << APOLLO_FIFO_BANK0_BIST_MODE_OFFSET)
  #define APOLLO_FIFO_BANK0_DVSE_OFFSET                                                                        (4)
  #define APOLLO_FIFO_BANK0_DVSE_MASK                                                                          (0x1 << APOLLO_FIFO_BANK0_DVSE_OFFSET)
  #define APOLLO_FIFO_BANK0_DVS_OFFSET                                                                         (0)
  #define APOLLO_FIFO_BANK0_DVS_MASK                                                                           (0xF << APOLLO_FIFO_BANK0_DVS_OFFSET)

#define APOLLO_FIFO_BANK1_ADDR                                                                                 (0x70628C)
  #define APOLLO_FIFO_BANK1_DRF_TEST_RESUME_OFFSET                                                             (12)
  #define APOLLO_FIFO_BANK1_DRF_TEST_RESUME_MASK                                                               (0x1 << APOLLO_FIFO_BANK1_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_FIFO_BANK1_DRF_START_PAUSE_OFFSET                                                             (11)
  #define APOLLO_FIFO_BANK1_DRF_START_PAUSE_MASK                                                               (0x1 << APOLLO_FIFO_BANK1_DRF_START_PAUSE_OFFSET)
  #define APOLLO_FIFO_BANK1_DRF_BIST_DONE_OFFSET                                                               (10)
  #define APOLLO_FIFO_BANK1_DRF_BIST_DONE_MASK                                                                 (0x1 << APOLLO_FIFO_BANK1_DRF_BIST_DONE_OFFSET)
  #define APOLLO_FIFO_BANK1_DRF_BIST_FAIL_OFFSET                                                               (9)
  #define APOLLO_FIFO_BANK1_DRF_BIST_FAIL_MASK                                                                 (0x1 << APOLLO_FIFO_BANK1_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_FIFO_BANK1_DRF_BIST_MODE_OFFSET                                                               (8)
  #define APOLLO_FIFO_BANK1_DRF_BIST_MODE_MASK                                                                 (0x1 << APOLLO_FIFO_BANK1_DRF_BIST_MODE_OFFSET)
  #define APOLLO_FIFO_BANK1_BIST_FAIL_OFFSET                                                                   (7)
  #define APOLLO_FIFO_BANK1_BIST_FAIL_MASK                                                                     (0x1 << APOLLO_FIFO_BANK1_BIST_FAIL_OFFSET)
  #define APOLLO_FIFO_BANK1_BIST_DONE_OFFSET                                                                   (6)
  #define APOLLO_FIFO_BANK1_BIST_DONE_MASK                                                                     (0x1 << APOLLO_FIFO_BANK1_BIST_DONE_OFFSET)
  #define APOLLO_FIFO_BANK1_BIST_MODE_OFFSET                                                                   (5)
  #define APOLLO_FIFO_BANK1_BIST_MODE_MASK                                                                     (0x1 << APOLLO_FIFO_BANK1_BIST_MODE_OFFSET)
  #define APOLLO_FIFO_BANK1_DVSE_OFFSET                                                                        (4)
  #define APOLLO_FIFO_BANK1_DVSE_MASK                                                                          (0x1 << APOLLO_FIFO_BANK1_DVSE_OFFSET)
  #define APOLLO_FIFO_BANK1_DVS_OFFSET                                                                         (0)
  #define APOLLO_FIFO_BANK1_DVS_MASK                                                                           (0xF << APOLLO_FIFO_BANK1_DVS_OFFSET)

#define APOLLO_IDLE_BCNT_ADDR                                                                                  (0x706290)
  #define APOLLO_IDLE_BCNT_DRF_TEST_RESUME_OFFSET                                                              (12)
  #define APOLLO_IDLE_BCNT_DRF_TEST_RESUME_MASK                                                                (0x1 << APOLLO_IDLE_BCNT_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_IDLE_BCNT_DRF_START_PAUSE_OFFSET                                                              (11)
  #define APOLLO_IDLE_BCNT_DRF_START_PAUSE_MASK                                                                (0x1 << APOLLO_IDLE_BCNT_DRF_START_PAUSE_OFFSET)
  #define APOLLO_IDLE_BCNT_DRF_BIST_DONE_OFFSET                                                                (10)
  #define APOLLO_IDLE_BCNT_DRF_BIST_DONE_MASK                                                                  (0x1 << APOLLO_IDLE_BCNT_DRF_BIST_DONE_OFFSET)
  #define APOLLO_IDLE_BCNT_DRF_BIST_FAIL_OFFSET                                                                (9)
  #define APOLLO_IDLE_BCNT_DRF_BIST_FAIL_MASK                                                                  (0x1 << APOLLO_IDLE_BCNT_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_IDLE_BCNT_DRF_BIST_MODE_OFFSET                                                                (8)
  #define APOLLO_IDLE_BCNT_DRF_BIST_MODE_MASK                                                                  (0x1 << APOLLO_IDLE_BCNT_DRF_BIST_MODE_OFFSET)
  #define APOLLO_IDLE_BCNT_BIST_FAIL_OFFSET                                                                    (7)
  #define APOLLO_IDLE_BCNT_BIST_FAIL_MASK                                                                      (0x1 << APOLLO_IDLE_BCNT_BIST_FAIL_OFFSET)
  #define APOLLO_IDLE_BCNT_BIST_DONE_OFFSET                                                                    (6)
  #define APOLLO_IDLE_BCNT_BIST_DONE_MASK                                                                      (0x1 << APOLLO_IDLE_BCNT_BIST_DONE_OFFSET)
  #define APOLLO_IDLE_BCNT_BIST_MODE_OFFSET                                                                    (5)
  #define APOLLO_IDLE_BCNT_BIST_MODE_MASK                                                                      (0x1 << APOLLO_IDLE_BCNT_BIST_MODE_OFFSET)
  #define APOLLO_IDLE_BCNT_DVSE_OFFSET                                                                         (4)
  #define APOLLO_IDLE_BCNT_DVSE_MASK                                                                           (0x1 << APOLLO_IDLE_BCNT_DVSE_OFFSET)
  #define APOLLO_IDLE_BCNT_DVS_OFFSET                                                                          (0)
  #define APOLLO_IDLE_BCNT_DVS_MASK                                                                            (0xF << APOLLO_IDLE_BCNT_DVS_OFFSET)

#define APOLLO_GEM_PCNT_ADDR                                                                                   (0x706294)
  #define APOLLO_GEM_PCNT_DRF_TEST_RESUME_OFFSET                                                               (12)
  #define APOLLO_GEM_PCNT_DRF_TEST_RESUME_MASK                                                                 (0x1 << APOLLO_GEM_PCNT_DRF_TEST_RESUME_OFFSET)
  #define APOLLO_GEM_PCNT_DRF_START_PAUSE_OFFSET                                                               (11)
  #define APOLLO_GEM_PCNT_DRF_START_PAUSE_MASK                                                                 (0x1 << APOLLO_GEM_PCNT_DRF_START_PAUSE_OFFSET)
  #define APOLLO_GEM_PCNT_DRF_BIST_DONE_OFFSET                                                                 (10)
  #define APOLLO_GEM_PCNT_DRF_BIST_DONE_MASK                                                                   (0x1 << APOLLO_GEM_PCNT_DRF_BIST_DONE_OFFSET)
  #define APOLLO_GEM_PCNT_DRF_BIST_FAIL_OFFSET                                                                 (9)
  #define APOLLO_GEM_PCNT_DRF_BIST_FAIL_MASK                                                                   (0x1 << APOLLO_GEM_PCNT_DRF_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_PCNT_DRF_BIST_MODE_OFFSET                                                                 (8)
  #define APOLLO_GEM_PCNT_DRF_BIST_MODE_MASK                                                                   (0x1 << APOLLO_GEM_PCNT_DRF_BIST_MODE_OFFSET)
  #define APOLLO_GEM_PCNT_BIST_FAIL_OFFSET                                                                     (7)
  #define APOLLO_GEM_PCNT_BIST_FAIL_MASK                                                                       (0x1 << APOLLO_GEM_PCNT_BIST_FAIL_OFFSET)
  #define APOLLO_GEM_PCNT_BIST_DONE_OFFSET                                                                     (6)
  #define APOLLO_GEM_PCNT_BIST_DONE_MASK                                                                       (0x1 << APOLLO_GEM_PCNT_BIST_DONE_OFFSET)
  #define APOLLO_GEM_PCNT_BIST_MODE_OFFSET                                                                     (5)
  #define APOLLO_GEM_PCNT_BIST_MODE_MASK                                                                       (0x1 << APOLLO_GEM_PCNT_BIST_MODE_OFFSET)
  #define APOLLO_GEM_PCNT_DVSE_OFFSET                                                                          (4)
  #define APOLLO_GEM_PCNT_DVSE_MASK                                                                            (0x1 << APOLLO_GEM_PCNT_DVSE_OFFSET)
  #define APOLLO_GEM_PCNT_DVS_OFFSET                                                                           (0)
  #define APOLLO_GEM_PCNT_DVS_MASK                                                                             (0xF << APOLLO_GEM_PCNT_DVS_OFFSET)

#define APOLLO_GPON_GEM_US_PORT_MAP_ADDR(index)                                                                (0x706400 + (((index) << 2))) /* index: 0-127 */
  #define APOLLO_GPON_GEM_US_PORT_MAP_PORT_CFG_DATA_OFFSET                                                     (0)
  #define APOLLO_GPON_GEM_US_PORT_MAP_PORT_CFG_DATA_MASK                                                       (0xFFF << APOLLO_GPON_GEM_US_PORT_MAP_PORT_CFG_DATA_OFFSET)

#define APOLLO_GPON_GEM_US_BYTE_STAT_ADDR(index)                                                               (0x706800 + (((index) << 3))) /* index: 0-127 */
  #define APOLLO_GPON_GEM_US_BYTE_STAT_CNTR_LOW32_OFFSET                                                       (32)
  #define APOLLO_GPON_GEM_US_BYTE_STAT_CNTR_LOW32_MASK                                                         (0xFFFFFFFF << APOLLO_GPON_GEM_US_BYTE_STAT_CNTR_LOW32_OFFSET)
  #define APOLLO_GPON_GEM_US_BYTE_STAT_CNTR_HIGH32_OFFSET                                                      (0)
  #define APOLLO_GPON_GEM_US_BYTE_STAT_CNTR_HIGH32_MASK                                                        (0xFFFFFFFF << APOLLO_GPON_GEM_US_BYTE_STAT_CNTR_HIGH32_OFFSET)

#define APOLLO_TCONT_IDLE_BYTE_STAT_ADDR(index)                                                                (0x706C00 + (((index) << 3))) /* index: 0-31 */
  #define APOLLO_TCONT_IDLE_BYTE_STAT_CNTR_LOW32_OFFSET                                                        (32)
  #define APOLLO_TCONT_IDLE_BYTE_STAT_CNTR_LOW32_MASK                                                          (0xFFFFFFFF << APOLLO_TCONT_IDLE_BYTE_STAT_CNTR_LOW32_OFFSET)
  #define APOLLO_TCONT_IDLE_BYTE_STAT_CNTR_HIGH32_OFFSET                                                       (0)
  #define APOLLO_TCONT_IDLE_BYTE_STAT_CNTR_HIGH32_MASK                                                         (0xFFFFFFFF << APOLLO_TCONT_IDLE_BYTE_STAT_CNTR_HIGH32_OFFSET)

/*
 * Feature: EPON Configuration 
 */
#define APOLLO_EPON_FEC_CONFIG_ADDR                                                                            (0x36000)
  #define APOLLO_EPON_FEC_CONFIG_BYPASS_FEC_OFFSET                                                             (15)
  #define APOLLO_EPON_FEC_CONFIG_BYPASS_FEC_MASK                                                               (0x1 << APOLLO_EPON_FEC_CONFIG_BYPASS_FEC_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_DVSE_TPAR_OFFSET                                                              (14)
  #define APOLLO_EPON_FEC_CONFIG_DVSE_TPAR_MASK                                                                (0x1 << APOLLO_EPON_FEC_CONFIG_DVSE_TPAR_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_DVS_TPAR_OFFSET                                                               (11)
  #define APOLLO_EPON_FEC_CONFIG_DVS_TPAR_MASK                                                                 (0x7 << APOLLO_EPON_FEC_CONFIG_DVS_TPAR_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_DVSE_DAT_OFFSET                                                               (10)
  #define APOLLO_EPON_FEC_CONFIG_DVSE_DAT_MASK                                                                 (0x1 << APOLLO_EPON_FEC_CONFIG_DVSE_DAT_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_DVS_DAT_OFFSET                                                                (7)
  #define APOLLO_EPON_FEC_CONFIG_DVS_DAT_MASK                                                                  (0x7 << APOLLO_EPON_FEC_CONFIG_DVS_DAT_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_DVSE_RPAR_OFFSET                                                              (6)
  #define APOLLO_EPON_FEC_CONFIG_DVSE_RPAR_MASK                                                                (0x1 << APOLLO_EPON_FEC_CONFIG_DVSE_RPAR_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_DVS_RPAR_OFFSET                                                               (3)
  #define APOLLO_EPON_FEC_CONFIG_DVS_RPAR_MASK                                                                 (0x7 << APOLLO_EPON_FEC_CONFIG_DVS_RPAR_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_FEC_RECOVER_OFFSET                                                            (2)
  #define APOLLO_EPON_FEC_CONFIG_FEC_RECOVER_MASK                                                              (0x1 << APOLLO_EPON_FEC_CONFIG_FEC_RECOVER_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_FEC_US_EN_OFFSET                                                              (1)
  #define APOLLO_EPON_FEC_CONFIG_FEC_US_EN_MASK                                                                (0x1 << APOLLO_EPON_FEC_CONFIG_FEC_US_EN_OFFSET)
  #define APOLLO_EPON_FEC_CONFIG_FEC_DS_EN_OFFSET                                                              (0)
  #define APOLLO_EPON_FEC_CONFIG_FEC_DS_EN_MASK                                                                (0x1 << APOLLO_EPON_FEC_CONFIG_FEC_DS_EN_OFFSET)

#define APOLLO_EPON_ASIC_TIMING_ADJUST1_ADDR                                                                   (0x36004)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST1_RPT_TMG_OFFSET                                                       (16)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST1_RPT_TMG_MASK                                                         (0xFF << APOLLO_EPON_ASIC_TIMING_ADJUST1_RPT_TMG_OFFSET)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST1_REG_TMG_OFFSET                                                       (8)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST1_REG_TMG_MASK                                                         (0xFF << APOLLO_EPON_ASIC_TIMING_ADJUST1_REG_TMG_OFFSET)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST1_QU_TMG_OFFSET                                                        (0)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST1_QU_TMG_MASK                                                          (0xFF << APOLLO_EPON_ASIC_TIMING_ADJUST1_QU_TMG_OFFSET)

#define APOLLO_EPON_ASIC_TIMING_ADJUST2_ADDR                                                                   (0x36008)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST2_LSR_OFF_SHIFT_OFFSET                                                 (20)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST2_LSR_OFF_SHIFT_MASK                                                   (0x1F << APOLLO_EPON_ASIC_TIMING_ADJUST2_LSR_OFF_SHIFT_OFFSET)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST2_LSR_ON_SHIFT_OFFSET                                                  (15)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST2_LSR_ON_SHIFT_MASK                                                    (0x1F << APOLLO_EPON_ASIC_TIMING_ADJUST2_LSR_ON_SHIFT_OFFSET)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST2_ADJ_BC_OFFSET                                                        (0)
  #define APOLLO_EPON_ASIC_TIMING_ADJUST2_ADJ_BC_MASK                                                          (0x7FFF << APOLLO_EPON_ASIC_TIMING_ADJUST2_ADJ_BC_OFFSET)

#define APOLLO_EPON_RGSTR1_ADDR                                                                                (0x3600C)
  #define APOLLO_EPON_RGSTR1_HW_REGISTRATION_OFFSET                                                            (19)
  #define APOLLO_EPON_RGSTR1_HW_REGISTRATION_MASK                                                              (0x1 << APOLLO_EPON_RGSTR1_HW_REGISTRATION_OFFSET)
  #define APOLLO_EPON_RGSTR1_REG_LLID_IDX_OFFSET                                                               (16)
  #define APOLLO_EPON_RGSTR1_REG_LLID_IDX_MASK                                                                 (0x7 << APOLLO_EPON_RGSTR1_REG_LLID_IDX_OFFSET)
  #define APOLLO_EPON_RGSTR1_REGISTER_MAC1_OFFSET                                                              (0)
  #define APOLLO_EPON_RGSTR1_REGISTER_MAC1_MASK                                                                (0xFFFF << APOLLO_EPON_RGSTR1_REGISTER_MAC1_OFFSET)

#define APOLLO_EPON_RGSTR2_ADDR                                                                                (0x36010)
  #define APOLLO_EPON_RGSTR2_REGISTER_MAC0_OFFSET                                                              (0)
  #define APOLLO_EPON_RGSTR2_REGISTER_MAC0_MASK                                                                (0xFFFFFFFF << APOLLO_EPON_RGSTR2_REGISTER_MAC0_OFFSET)

#define APOLLO_EPON_RGSTR3_ADDR                                                                                (0x36014)
  #define APOLLO_EPON_RGSTR3_REG_PENDDING_GRANT_OFFSET                                                         (1)
  #define APOLLO_EPON_RGSTR3_REG_PENDDING_GRANT_MASK                                                           (0xFF << APOLLO_EPON_RGSTR3_REG_PENDDING_GRANT_OFFSET)
  #define APOLLO_EPON_RGSTR3_REGISTER_REQUEST_OFFSET                                                           (0)
  #define APOLLO_EPON_RGSTR3_REGISTER_REQUEST_MASK                                                             (0x1 << APOLLO_EPON_RGSTR3_REGISTER_REQUEST_OFFSET)

#define APOLLO_EPON_DEBUG1_ADDR                                                                                (0x36018)
  #define APOLLO_EPON_DEBUG1_INV_OE_CONTROL_OFFSET                                                             (10)
  #define APOLLO_EPON_DEBUG1_INV_OE_CONTROL_MASK                                                               (0x1 << APOLLO_EPON_DEBUG1_INV_OE_CONTROL_OFFSET)
  #define APOLLO_EPON_DEBUG1_DBG_SEL_OFFSET                                                                    (0)
  #define APOLLO_EPON_DEBUG1_DBG_SEL_MASK                                                                      (0x3FF << APOLLO_EPON_DEBUG1_DBG_SEL_OFFSET)

#define APOLLO_EPON_DEBUG2_ADDR                                                                                (0x3601C)
  #define APOLLO_EPON_DEBUG2_PRB_GN_OFFSET                                                                     (24)
  #define APOLLO_EPON_DEBUG2_PRB_GN_MASK                                                                       (0x1F << APOLLO_EPON_DEBUG2_PRB_GN_OFFSET)
  #define APOLLO_EPON_DEBUG2_PRB_EPMC_OFFSET                                                                   (0)
  #define APOLLO_EPON_DEBUG2_PRB_EPMC_MASK                                                                     (0xFFFFFF << APOLLO_EPON_DEBUG2_PRB_EPMC_OFFSET)

#define APOLLO_EPON_TIMER_CONFIG1_ADDR                                                                         (0x36020)
  #define APOLLO_EPON_TIMER_CONFIG1_MPCP_TIMEOUT_VALUE_OFFSET                                                  (0)
  #define APOLLO_EPON_TIMER_CONFIG1_MPCP_TIMEOUT_VALUE_MASK                                                    (0x7F << APOLLO_EPON_TIMER_CONFIG1_MPCP_TIMEOUT_VALUE_OFFSET)

#define APOLLO_EPON_INTR_ADDR                                                                                  (0x36024)
  #define APOLLO_EPON_INTR_REG_LLID_TX_IMR_OFFSET                                                              (5)
  #define APOLLO_EPON_INTR_REG_LLID_TX_IMR_MASK                                                                (0x1 << APOLLO_EPON_INTR_REG_LLID_TX_IMR_OFFSET)
  #define APOLLO_EPON_INTR_TIME_DRIFT_IMR_OFFSET                                                               (4)
  #define APOLLO_EPON_INTR_TIME_DRIFT_IMR_MASK                                                                 (0x1 << APOLLO_EPON_INTR_TIME_DRIFT_IMR_OFFSET)
  #define APOLLO_EPON_INTR_MPCP_TIMEOUT_IMR_OFFSET                                                             (3)
  #define APOLLO_EPON_INTR_MPCP_TIMEOUT_IMR_MASK                                                               (0x1 << APOLLO_EPON_INTR_MPCP_TIMEOUT_IMR_OFFSET)
  #define APOLLO_EPON_INTR_REG_LLID_TX_IMS_OFFSET                                                              (2)
  #define APOLLO_EPON_INTR_REG_LLID_TX_IMS_MASK                                                                (0x1 << APOLLO_EPON_INTR_REG_LLID_TX_IMS_OFFSET)
  #define APOLLO_EPON_INTR_TIME_DRIFT_IMS_OFFSET                                                               (1)
  #define APOLLO_EPON_INTR_TIME_DRIFT_IMS_MASK                                                                 (0x1 << APOLLO_EPON_INTR_TIME_DRIFT_IMS_OFFSET)
  #define APOLLO_EPON_INTR_MPCP_TIMEOUT_IMS_OFFSET                                                             (0)
  #define APOLLO_EPON_INTR_MPCP_TIMEOUT_IMS_MASK                                                               (0x1 << APOLLO_EPON_INTR_MPCP_TIMEOUT_IMS_OFFSET)

#define APOLLO_SYNC_TIME_ADDR                                                                                  (0x36028)
  #define APOLLO_SYNC_TIME_NORMAL_SYNC_TIME_OFFSET                                                             (16)
  #define APOLLO_SYNC_TIME_NORMAL_SYNC_TIME_MASK                                                               (0xFFFF << APOLLO_SYNC_TIME_NORMAL_SYNC_TIME_OFFSET)
  #define APOLLO_SYNC_TIME_DISC_SYNC_TIME_OFFSET                                                               (0)
  #define APOLLO_SYNC_TIME_DISC_SYNC_TIME_MASK                                                                 (0xFFFF << APOLLO_SYNC_TIME_DISC_SYNC_TIME_OFFSET)

#define APOLLO_LASER_ON_OFF_TIME_ADDR                                                                          (0x3602C)
  #define APOLLO_LASER_ON_OFF_TIME_LASER_ON_TIME_OFFSET                                                        (6)
  #define APOLLO_LASER_ON_OFF_TIME_LASER_ON_TIME_MASK                                                          (0x3F << APOLLO_LASER_ON_OFF_TIME_LASER_ON_TIME_OFFSET)
  #define APOLLO_LASER_ON_OFF_TIME_LASER_OFF_TIME_OFFSET                                                       (0)
  #define APOLLO_LASER_ON_OFF_TIME_LASER_OFF_TIME_MASK                                                         (0x3F << APOLLO_LASER_ON_OFF_TIME_LASER_OFF_TIME_OFFSET)

#define APOLLO_MIN_GRANT_START_ADDR                                                                            (0x36030)
  #define APOLLO_MIN_GRANT_START_GRANT_STRAT_MIN_OFFSET                                                        (0)
  #define APOLLO_MIN_GRANT_START_GRANT_STRAT_MIN_MASK                                                          (0xFFFFFFFF << APOLLO_MIN_GRANT_START_GRANT_STRAT_MIN_OFFSET)

#define APOLLO_MAX_GRANT_START_ADDR                                                                            (0x36034)
  #define APOLLO_MAX_GRANT_START_GRANT_STRAT_MAX_OFFSET                                                        (0)
  #define APOLLO_MAX_GRANT_START_GRANT_STRAT_MAX_MASK                                                          (0xFFFFFFFF << APOLLO_MAX_GRANT_START_GRANT_STRAT_MAX_OFFSET)

#define APOLLO_EPON_TIME_CTRL_ADDR                                                                             (0x36038)
  #define APOLLO_EPON_TIME_CTRL_QUARD_THRESHOLD_OFFSET                                                         (16)
  #define APOLLO_EPON_TIME_CTRL_QUARD_THRESHOLD_MASK                                                           (0x3 << APOLLO_EPON_TIME_CTRL_QUARD_THRESHOLD_OFFSET)
  #define APOLLO_EPON_TIME_CTRL_RTT_ADJ_OFFSET                                                                 (0)
  #define APOLLO_EPON_TIME_CTRL_RTT_ADJ_MASK                                                                   (0xFFFF << APOLLO_EPON_TIME_CTRL_RTT_ADJ_OFFSET)

#define APOLLO_EP_MISC_ADDR                                                                                    (0x3603C)
  #define APOLLO_EP_MISC_SRT_GN_OFFSET                                                                         (5)
  #define APOLLO_EP_MISC_SRT_GN_MASK                                                                           (0x1 << APOLLO_EP_MISC_SRT_GN_OFFSET)
  #define APOLLO_EP_MISC_STOP_LOCAL_TIME_OFFSET                                                                (4)
  #define APOLLO_EP_MISC_STOP_LOCAL_TIME_MASK                                                                  (0x1 << APOLLO_EP_MISC_STOP_LOCAL_TIME_OFFSET)
  #define APOLLO_EP_MISC_FEC_ENABLE_OFFSET                                                                     (3)
  #define APOLLO_EP_MISC_FEC_ENABLE_MASK                                                                       (0x1 << APOLLO_EP_MISC_FEC_ENABLE_OFFSET)
  #define APOLLO_EP_MISC_ALWAYS_SVY_OFFSET                                                                     (2)
  #define APOLLO_EP_MISC_ALWAYS_SVY_MASK                                                                       (0x1 << APOLLO_EP_MISC_ALWAYS_SVY_OFFSET)
  #define APOLLO_EP_MISC_POWER_SAVING_EN_OFFSET                                                                (1)
  #define APOLLO_EP_MISC_POWER_SAVING_EN_MASK                                                                  (0x1 << APOLLO_EP_MISC_POWER_SAVING_EN_OFFSET)
  #define APOLLO_EP_MISC_POWER_SAVING_MODE_OFFSET                                                              (0)
  #define APOLLO_EP_MISC_POWER_SAVING_MODE_MASK                                                                (0x1 << APOLLO_EP_MISC_POWER_SAVING_MODE_OFFSET)

#define APOLLO_LLID_TABLE_ADDR(index)                                                                          (0x36040 + (((index) << 2))) /* index: 0-7 */
  #define APOLLO_LLID_TABLE_REPORT_TIMEOUT_OFFSET                                                              (22)
  #define APOLLO_LLID_TABLE_REPORT_TIMEOUT_MASK                                                                (0x1 << APOLLO_LLID_TABLE_REPORT_TIMEOUT_OFFSET)
  #define APOLLO_LLID_TABLE_REPORT_TIMER_OFFSET                                                                (16)
  #define APOLLO_LLID_TABLE_REPORT_TIMER_MASK                                                                  (0x3F << APOLLO_LLID_TABLE_REPORT_TIMER_OFFSET)
  #define APOLLO_LLID_TABLE_VALID_OFFSET                                                                       (15)
  #define APOLLO_LLID_TABLE_VALID_MASK                                                                         (0x1 << APOLLO_LLID_TABLE_VALID_OFFSET)
  #define APOLLO_LLID_TABLE_LLID_OFFSET                                                                        (0)
  #define APOLLO_LLID_TABLE_LLID_MASK                                                                          (0x7FFF << APOLLO_LLID_TABLE_LLID_OFFSET)

#define APOLLO_EPON_MPCP_CTR_ADDR                                                                              (0x36060)
  #define APOLLO_EPON_MPCP_CTR_OTHER_HANDLE_OFFSET                                                             (2)
  #define APOLLO_EPON_MPCP_CTR_OTHER_HANDLE_MASK                                                               (0x1 << APOLLO_EPON_MPCP_CTR_OTHER_HANDLE_OFFSET)
  #define APOLLO_EPON_MPCP_CTR_GATE_HANDLE_OFFSET                                                              (1)
  #define APOLLO_EPON_MPCP_CTR_GATE_HANDLE_MASK                                                                (0x1 << APOLLO_EPON_MPCP_CTR_GATE_HANDLE_OFFSET)
  #define APOLLO_EPON_MPCP_CTR_INVALID_LEN_HANDLE_OFFSET                                                       (0)
  #define APOLLO_EPON_MPCP_CTR_INVALID_LEN_HANDLE_MASK                                                         (0x1 << APOLLO_EPON_MPCP_CTR_INVALID_LEN_HANDLE_OFFSET)

#define APOLLO_EPON_GRANT_LIST0_ADDR(index)                                                                    (0x36064 + (((index) << 2))) /* index: 0-31 */
  #define APOLLO_EPON_GRANT_LIST0_GRANT_START_OFFSET                                                           (0)
  #define APOLLO_EPON_GRANT_LIST0_GRANT_START_MASK                                                             (0xFFFFFFFF << APOLLO_EPON_GRANT_LIST0_GRANT_START_OFFSET)

#define APOLLO_EPON_GRANT_LIST1_ADDR(index)                                                                    (0x360E4 + (((index) << 2))) /* index: 0-31 */
  #define APOLLO_EPON_GRANT_LIST1_GRANT_END_OFFSET                                                             (0)
  #define APOLLO_EPON_GRANT_LIST1_GRANT_END_MASK                                                               (0xFFFFFFFF << APOLLO_EPON_GRANT_LIST1_GRANT_END_OFFSET)

#define APOLLO_EPON_GRANT_LIST2_ADDR(index)                                                                    (0x36164 + (((index) << 2))) /* index: 0-31 */
  #define APOLLO_EPON_GRANT_LIST2_FORCE_REPORT_OFFSET                                                          (4)
  #define APOLLO_EPON_GRANT_LIST2_FORCE_REPORT_MASK                                                            (0x1 << APOLLO_EPON_GRANT_LIST2_FORCE_REPORT_OFFSET)
  #define APOLLO_EPON_GRANT_LIST2_DISC_OFFSET                                                                  (3)
  #define APOLLO_EPON_GRANT_LIST2_DISC_MASK                                                                    (0x1 << APOLLO_EPON_GRANT_LIST2_DISC_OFFSET)
  #define APOLLO_EPON_GRANT_LIST2_LLID_IDX_OFFSET                                                              (0)
  #define APOLLO_EPON_GRANT_LIST2_LLID_IDX_MASK                                                                (0x7 << APOLLO_EPON_GRANT_LIST2_LLID_IDX_OFFSET)

#define APOLLO_EPON_TX_CTRL_ADDR                                                                               (0x361E4)
  #define APOLLO_EPON_TX_CTRL_LLID_IDX_OFFSET                                                                  (0)
  #define APOLLO_EPON_TX_CTRL_LLID_IDX_MASK                                                                    (0x7 << APOLLO_EPON_TX_CTRL_LLID_IDX_OFFSET)

/*
 * Feature: Table Access 
 */
#define APOLLO_NAT_TBL_ACCESS_CTRL_ADDR                                                                        (0x800100)
  #define APOLLO_NAT_TBL_ACCESS_CTRL_RD_EXE_OFFSET                                                             (25)
  #define APOLLO_NAT_TBL_ACCESS_CTRL_RD_EXE_MASK                                                               (0x1 << APOLLO_NAT_TBL_ACCESS_CTRL_RD_EXE_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CTRL_WR_EXE_OFFSET                                                             (24)
  #define APOLLO_NAT_TBL_ACCESS_CTRL_WR_EXE_MASK                                                               (0x1 << APOLLO_NAT_TBL_ACCESS_CTRL_WR_EXE_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CTRL_TBL_IDX_OFFSET                                                            (16)
  #define APOLLO_NAT_TBL_ACCESS_CTRL_TBL_IDX_MASK                                                              (0xF << APOLLO_NAT_TBL_ACCESS_CTRL_TBL_IDX_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CTRL_ETRY_IDX_OFFSET                                                           (0)
  #define APOLLO_NAT_TBL_ACCESS_CTRL_ETRY_IDX_MASK                                                             (0xFFFF << APOLLO_NAT_TBL_ACCESS_CTRL_ETRY_IDX_OFFSET)

#define APOLLO_NAT_TBL_ACCESS_CLR_ADDR                                                                         (0x800104)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_L3_OFFSET                                                              (9)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_L3_MASK                                                                (0x1 << APOLLO_NAT_TBL_ACCESS_CLR_RST_L3_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_PP_OFFSET                                                              (8)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_PP_MASK                                                                (0x1 << APOLLO_NAT_TBL_ACCESS_CLR_RST_PP_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_NH_OFFSET                                                              (7)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_NH_MASK                                                                (0x1 << APOLLO_NAT_TBL_ACCESS_CLR_RST_NH_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_IF_OFFSET                                                              (6)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_IF_MASK                                                                (0x1 << APOLLO_NAT_TBL_ACCESS_CLR_RST_IF_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_IP_OFFSET                                                              (5)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_IP_MASK                                                                (0x1 << APOLLO_NAT_TBL_ACCESS_CLR_RST_IP_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_ARP_OFFSET                                                             (4)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_ARP_MASK                                                               (0x1 << APOLLO_NAT_TBL_ACCESS_CLR_RST_ARP_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_NAPTR_OFFSET                                                           (3)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_NAPTR_MASK                                                             (0x1 << APOLLO_NAT_TBL_ACCESS_CLR_RST_NAPTR_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_NAPT_OFFSET                                                            (2)
  #define APOLLO_NAT_TBL_ACCESS_CLR_RST_NAPT_MASK                                                              (0x1 << APOLLO_NAT_TBL_ACCESS_CLR_RST_NAPT_OFFSET)

#define APOLLO_NAT_TBL_ACCESS_RDDATA_ADDR                                                                      (0x800108)
  #define APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA2_OFFSET                                                          (64)
  #define APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA2_MASK                                                            (0xFFFFFFFF << APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA2_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA1_OFFSET                                                          (32)
  #define APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA1_MASK                                                            (0xFFFFFFFF << APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA1_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA0_OFFSET                                                          (0)
  #define APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA0_MASK                                                            (0xFFFFFFFF << APOLLO_NAT_TBL_ACCESS_RDDATA_RDDATA0_OFFSET)

#define APOLLO_NAT_TBL_ACCESS_WRDATA_ADDR                                                                      (0x800114)
  #define APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA2_OFFSET                                                          (64)
  #define APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA2_MASK                                                            (0xFFFFFFFF << APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA2_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA1_OFFSET                                                          (32)
  #define APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA1_MASK                                                            (0xFFFFFFFF << APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA1_OFFSET)
  #define APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA0_OFFSET                                                          (0)
  #define APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA0_MASK                                                            (0xFFFFFFFF << APOLLO_NAT_TBL_ACCESS_WRDATA_WRDATA0_OFFSET)

/*
 * Feature: ALE and TM for L3L4 
 */
#define APOLLO_NIFP_ADDR                                                                                       (0x800000)
  #define APOLLO_NIFP_INTP5_OFFSET                                                                             (15)
  #define APOLLO_NIFP_INTP5_MASK                                                                               (0x7 << APOLLO_NIFP_INTP5_OFFSET)
  #define APOLLO_NIFP_INTP4_OFFSET                                                                             (12)
  #define APOLLO_NIFP_INTP4_MASK                                                                               (0x7 << APOLLO_NIFP_INTP4_OFFSET)
  #define APOLLO_NIFP_INTP3_OFFSET                                                                             (9)
  #define APOLLO_NIFP_INTP3_MASK                                                                               (0x7 << APOLLO_NIFP_INTP3_OFFSET)
  #define APOLLO_NIFP_INTP2_OFFSET                                                                             (6)
  #define APOLLO_NIFP_INTP2_MASK                                                                               (0x7 << APOLLO_NIFP_INTP2_OFFSET)
  #define APOLLO_NIFP_INTP1_OFFSET                                                                             (3)
  #define APOLLO_NIFP_INTP1_MASK                                                                               (0x7 << APOLLO_NIFP_INTP1_OFFSET)
  #define APOLLO_NIFP_INTP0_OFFSET                                                                             (0)
  #define APOLLO_NIFP_INTP0_MASK                                                                               (0x7 << APOLLO_NIFP_INTP0_OFFSET)

#define APOLLO_NIFEP_ADDR                                                                                      (0x800004)
  #define APOLLO_NIFEP_INTEXTP4_OFFSET                                                                         (12)
  #define APOLLO_NIFEP_INTEXTP4_MASK                                                                           (0x7 << APOLLO_NIFEP_INTEXTP4_OFFSET)
  #define APOLLO_NIFEP_INTEXTP3_OFFSET                                                                         (9)
  #define APOLLO_NIFEP_INTEXTP3_MASK                                                                           (0x7 << APOLLO_NIFEP_INTEXTP3_OFFSET)
  #define APOLLO_NIFEP_INTEXTP2_OFFSET                                                                         (6)
  #define APOLLO_NIFEP_INTEXTP2_MASK                                                                           (0x7 << APOLLO_NIFEP_INTEXTP2_OFFSET)
  #define APOLLO_NIFEP_INTEXTP1_OFFSET                                                                         (3)
  #define APOLLO_NIFEP_INTEXTP1_MASK                                                                           (0x7 << APOLLO_NIFEP_INTEXTP1_OFFSET)
  #define APOLLO_NIFEP_INTEXTP0_OFFSET                                                                         (0)
  #define APOLLO_NIFEP_INTEXTP0_MASK                                                                           (0x7 << APOLLO_NIFEP_INTEXTP0_OFFSET)

#define APOLLO_NIFVCH_ADDR                                                                                     (0x800008)
  #define APOLLO_NIFVCH_VC15_OFFSET                                                                            (21)
  #define APOLLO_NIFVCH_VC15_MASK                                                                              (0x7 << APOLLO_NIFVCH_VC15_OFFSET)
  #define APOLLO_NIFVCH_VC14_OFFSET                                                                            (18)
  #define APOLLO_NIFVCH_VC14_MASK                                                                              (0x7 << APOLLO_NIFVCH_VC14_OFFSET)
  #define APOLLO_NIFVCH_VC13_OFFSET                                                                            (15)
  #define APOLLO_NIFVCH_VC13_MASK                                                                              (0x7 << APOLLO_NIFVCH_VC13_OFFSET)
  #define APOLLO_NIFVCH_VC12_OFFSET                                                                            (12)
  #define APOLLO_NIFVCH_VC12_MASK                                                                              (0x7 << APOLLO_NIFVCH_VC12_OFFSET)
  #define APOLLO_NIFVCH_VC11_OFFSET                                                                            (9)
  #define APOLLO_NIFVCH_VC11_MASK                                                                              (0x7 << APOLLO_NIFVCH_VC11_OFFSET)
  #define APOLLO_NIFVCH_VC10_OFFSET                                                                            (6)
  #define APOLLO_NIFVCH_VC10_MASK                                                                              (0x7 << APOLLO_NIFVCH_VC10_OFFSET)
  #define APOLLO_NIFVCH_VC9_OFFSET                                                                             (3)
  #define APOLLO_NIFVCH_VC9_MASK                                                                               (0x7 << APOLLO_NIFVCH_VC9_OFFSET)
  #define APOLLO_NIFVCH_VC8_OFFSET                                                                             (0)
  #define APOLLO_NIFVCH_VC8_MASK                                                                               (0x7 << APOLLO_NIFVCH_VC8_OFFSET)

#define APOLLO_NIFVCL_ADDR                                                                                     (0x80000C)
  #define APOLLO_NIFVCL_VC7_OFFSET                                                                             (21)
  #define APOLLO_NIFVCL_VC7_MASK                                                                               (0x7 << APOLLO_NIFVCL_VC7_OFFSET)
  #define APOLLO_NIFVCL_VC6_OFFSET                                                                             (18)
  #define APOLLO_NIFVCL_VC6_MASK                                                                               (0x7 << APOLLO_NIFVCL_VC6_OFFSET)
  #define APOLLO_NIFVCL_VC5_OFFSET                                                                             (15)
  #define APOLLO_NIFVCL_VC5_MASK                                                                               (0x7 << APOLLO_NIFVCL_VC5_OFFSET)
  #define APOLLO_NIFVCL_VC4_OFFSET                                                                             (12)
  #define APOLLO_NIFVCL_VC4_MASK                                                                               (0x7 << APOLLO_NIFVCL_VC4_OFFSET)
  #define APOLLO_NIFVCL_VC3_OFFSET                                                                             (9)
  #define APOLLO_NIFVCL_VC3_MASK                                                                               (0x7 << APOLLO_NIFVCL_VC3_OFFSET)
  #define APOLLO_NIFVCL_VC2_OFFSET                                                                             (6)
  #define APOLLO_NIFVCL_VC2_MASK                                                                               (0x7 << APOLLO_NIFVCL_VC2_OFFSET)
  #define APOLLO_NIFVCL_VC1_OFFSET                                                                             (3)
  #define APOLLO_NIFVCL_VC1_MASK                                                                               (0x7 << APOLLO_NIFVCL_VC1_OFFSET)
  #define APOLLO_NIFVCL_VC0_OFFSET                                                                             (0)
  #define APOLLO_NIFVCL_VC0_MASK                                                                               (0x7 << APOLLO_NIFVCL_VC0_OFFSET)

#define APOLLO_SWTCR0_ADDR                                                                                     (0x800010)
  #define APOLLO_SWTCR0_IPMST_CTRL_OFFSET                                                                      (24)
  #define APOLLO_SWTCR0_IPMST_CTRL_MASK                                                                        (0x3 << APOLLO_SWTCR0_IPMST_CTRL_OFFSET)
  #define APOLLO_SWTCR0_FRAGMENT2CPU_OFFSET                                                                    (23)
  #define APOLLO_SWTCR0_FRAGMENT2CPU_MASK                                                                      (0x1 << APOLLO_SWTCR0_FRAGMENT2CPU_OFFSET)
  #define APOLLO_SWTCR0_L4_TRF_HWWRK_SEL_OFFSET                                                                (22)
  #define APOLLO_SWTCR0_L4_TRF_HWWRK_SEL_MASK                                                                  (0x1 << APOLLO_SWTCR0_L4_TRF_HWWRK_SEL_OFFSET)
  #define APOLLO_SWTCR0_L4_TRF_CHG_OFFSET                                                                      (21)
  #define APOLLO_SWTCR0_L4_TRF_CHG_MASK                                                                        (0x1 << APOLLO_SWTCR0_L4_TRF_CHG_OFFSET)
  #define APOLLO_SWTCR0_L4_TRF_EXEC_CLR_OFFSET                                                                 (19)
  #define APOLLO_SWTCR0_L4_TRF_EXEC_CLR_MASK                                                                   (0x3 << APOLLO_SWTCR0_L4_TRF_EXEC_CLR_OFFSET)
  #define APOLLO_SWTCR0_ARP_TRF_HWWRK_SEL_OFFSET                                                               (18)
  #define APOLLO_SWTCR0_ARP_TRF_HWWRK_SEL_MASK                                                                 (0x1 << APOLLO_SWTCR0_ARP_TRF_HWWRK_SEL_OFFSET)
  #define APOLLO_SWTCR0_ARP_TRF_CHG_OFFSET                                                                     (17)
  #define APOLLO_SWTCR0_ARP_TRF_CHG_MASK                                                                       (0x1 << APOLLO_SWTCR0_ARP_TRF_CHG_OFFSET)
  #define APOLLO_SWTCR0_ARP_TRF_EXEC_CLR_OFFSET                                                                (15)
  #define APOLLO_SWTCR0_ARP_TRF_EXEC_CLR_MASK                                                                  (0x3 << APOLLO_SWTCR0_ARP_TRF_EXEC_CLR_OFFSET)
  #define APOLLO_SWTCR0_L4CHKSERRALLOW_OFFSET                                                                  (14)
  #define APOLLO_SWTCR0_L4CHKSERRALLOW_MASK                                                                    (0x1 << APOLLO_SWTCR0_L4CHKSERRALLOW_OFFSET)
  #define APOLLO_SWTCR0_L3CHKSERRALLOW_OFFSET                                                                  (13)
  #define APOLLO_SWTCR0_L3CHKSERRALLOW_MASK                                                                    (0x1 << APOLLO_SWTCR0_L3CHKSERRALLOW_OFFSET)
  #define APOLLO_SWTCR0_TTL_1ENABLE_OFFSET                                                                     (12)
  #define APOLLO_SWTCR0_TTL_1ENABLE_MASK                                                                       (0x1 << APOLLO_SWTCR0_TTL_1ENABLE_OFFSET)
  #define APOLLO_SWTCR0_NATMODE_OFFSET                                                                         (10)
  #define APOLLO_SWTCR0_NATMODE_MASK                                                                           (0x3 << APOLLO_SWTCR0_NATMODE_OFFSET)
  #define APOLLO_SWTCR0_LIMDBC_OFFSET                                                                          (8)
  #define APOLLO_SWTCR0_LIMDBC_MASK                                                                            (0x3 << APOLLO_SWTCR0_LIMDBC_OFFSET)
  #define APOLLO_SWTCR0_WANROUTEMODE_OFFSET                                                                    (6)
  #define APOLLO_SWTCR0_WANROUTEMODE_MASK                                                                      (0x3 << APOLLO_SWTCR0_WANROUTEMODE_OFFSET)
  #define APOLLO_SWTCR0_ENNATT2LOG_OFFSET                                                                      (4)
  #define APOLLO_SWTCR0_ENNATT2LOG_MASK                                                                        (0x1 << APOLLO_SWTCR0_ENNATT2LOG_OFFSET)
  #define APOLLO_SWTCR0_MONSEL_OFFSET                                                                          (0)
  #define APOLLO_SWTCR0_MONSEL_MASK                                                                            (0xF << APOLLO_SWTCR0_MONSEL_OFFSET)

#define APOLLO_PP_AGE_ADDR                                                                                     (0x800014)
  #define APOLLO_PP_AGE_PPPOE_TRF_BMP_OFFSET                                                                   (0)
  #define APOLLO_PP_AGE_PPPOE_TRF_BMP_MASK                                                                     (0xFF << APOLLO_PP_AGE_PPPOE_TRF_BMP_OFFSET)

/*
 * Feature: NAT HSB HAS 
 */
#define APOLLO_HSBA_CTRL_ADDR                                                                                  (0x800200)
  #define APOLLO_HSBA_CTRL_TST_LOG_MD_OFFSET                                                                   (2)
  #define APOLLO_HSBA_CTRL_TST_LOG_MD_MASK                                                                     (0x7 << APOLLO_HSBA_CTRL_TST_LOG_MD_OFFSET)
  #define APOLLO_HSBA_CTRL_HSB_ATV_OFFSET                                                                      (1)
  #define APOLLO_HSBA_CTRL_HSB_ATV_MASK                                                                        (0x1 << APOLLO_HSBA_CTRL_HSB_ATV_OFFSET)
  #define APOLLO_HSBA_CTRL_ALE34_BZ_OFFSET                                                                     (0)
  #define APOLLO_HSBA_CTRL_ALE34_BZ_MASK                                                                       (0x1 << APOLLO_HSBA_CTRL_ALE34_BZ_OFFSET)

#define APOLLO_HSB_DESC_ADDR(index)                                                                            (0x800204 + (((index) << 2))) /* index: 0-6 */
  #define APOLLO_HSB_DESC_HSB_DATA_OFFSET                                                                      (0)
  #define APOLLO_HSB_DESC_HSB_DATA_MASK                                                                        (0xFFFFFFFF << APOLLO_HSB_DESC_HSB_DATA_OFFSET)

#define APOLLO_HSA_DESC_ADDR(index)                                                                            (0x800220 + (((index) << 2))) /* index: 0-3 */
  #define APOLLO_HSA_DESC_HSA_DATA_OFFSET                                                                      (0)
  #define APOLLO_HSA_DESC_HSA_DATA_MASK                                                                        (0xFFFFFFFF << APOLLO_HSA_DESC_HSA_DATA_OFFSET)

/*
 * Feature: L4 Traffic Table0 
 */
#define APOLLO_L4_TRF0_ADDR(index)                                                                             (0x800300 + (((index >> 5) << 2))) /* index: 0-2047 */
  #define APOLLO_L4_TRF0_TRF_OFFSET(index)                                                                     (index % 0x20)
  #define APOLLO_L4_TRF0_TRF_MASK(index)                                                                       (0x1 << APOLLO_L4_TRF0_TRF_OFFSET(index))

#define APOLLO_L4_TRF1_ADDR(index)                                                                             (0x800400 + (((index >> 5) << 2))) /* index: 0-2047 */
  #define APOLLO_L4_TRF1_TRF_OFFSET(index)                                                                     (index % 0x20)
  #define APOLLO_L4_TRF1_TRF_MASK(index)                                                                       (0x1 << APOLLO_L4_TRF1_TRF_OFFSET(index))

#define APOLLO_ARP_TRF0_ADDR(index)                                                                            (0x800500 + (((index >> 5) << 2))) /* index: 0-511 */
  #define APOLLO_ARP_TRF0_TRF_OFFSET(index)                                                                    (index % 0x20)
  #define APOLLO_ARP_TRF0_TRF_MASK(index)                                                                      (0x1 << APOLLO_ARP_TRF0_TRF_OFFSET(index))

#define APOLLO_ARP_TRF1_ADDR(index)                                                                            (0x800600 + (((index >> 5) << 2))) /* index: 0-511 */
  #define APOLLO_ARP_TRF1_TRF_OFFSET(index)                                                                    (index % 0x20)
  #define APOLLO_ARP_TRF1_TRF_MASK(index)                                                                      (0x1 << APOLLO_ARP_TRF1_TRF_OFFSET(index))

/*
 * Feature: Temp Register 
 */
#define APOLLO_RGF_VER_GLB_CTRL_ADDR                                                                           (0x238)
  #define APOLLO_RGF_VER_GLB_CTRL_REGFILE_VER_OFFSET                                                           (0)
  #define APOLLO_RGF_VER_GLB_CTRL_REGFILE_VER_MASK                                                             (0xFFFFFFFF << APOLLO_RGF_VER_GLB_CTRL_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_GLB_ADDR                                                                            (0x110D4)
  #define APOLLO_RGF_VER_ALE_GLB_REGFILE_VER_OFFSET                                                            (0)
  #define APOLLO_RGF_VER_ALE_GLB_REGFILE_VER_MASK                                                              (0xFFFFFFFF << APOLLO_RGF_VER_ALE_GLB_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_ACL_ADDR                                                                            (0x15410)
  #define APOLLO_RGF_VER_ALE_ACL_REGFILE_VER_OFFSET                                                            (0)
  #define APOLLO_RGF_VER_ALE_ACL_REGFILE_VER_MASK                                                              (0xFFFFFFFF << APOLLO_RGF_VER_ALE_ACL_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_CVLAN_ADDR                                                                          (0x131AC)
  #define APOLLO_RGF_VER_ALE_CVLAN_REGFILE_VER_OFFSET                                                          (0)
  #define APOLLO_RGF_VER_ALE_CVLAN_REGFILE_VER_MASK                                                            (0xFFFFFFFF << APOLLO_RGF_VER_ALE_CVLAN_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_DPM_ADDR                                                                            (0x1C3B4)
  #define APOLLO_RGF_VER_ALE_DPM_REGFILE_VER_OFFSET                                                            (0)
  #define APOLLO_RGF_VER_ALE_DPM_REGFILE_VER_MASK                                                              (0xFFFFFFFF << APOLLO_RGF_VER_ALE_DPM_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_L2_ADDR                                                                             (0x170BC)
  #define APOLLO_RGF_VER_ALE_L2_REGFILE_VER_OFFSET                                                             (0)
  #define APOLLO_RGF_VER_ALE_L2_REGFILE_VER_MASK                                                               (0xFFFFFFFF << APOLLO_RGF_VER_ALE_L2_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_MLTVLAN_ADDR                                                                        (0x18060)
  #define APOLLO_RGF_VER_ALE_MLTVLAN_REGFILE_VER_OFFSET                                                        (0)
  #define APOLLO_RGF_VER_ALE_MLTVLAN_REGFILE_VER_MASK                                                          (0xFFFFFFFF << APOLLO_RGF_VER_ALE_MLTVLAN_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_SVLAN_ADDR                                                                          (0x14410)
  #define APOLLO_RGF_VER_ALE_SVLAN_REGFILE_VER_OFFSET                                                          (0)
  #define APOLLO_RGF_VER_ALE_SVLAN_REGFILE_VER_MASK                                                            (0xFFFFFFFF << APOLLO_RGF_VER_ALE_SVLAN_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_EEE_LLDP_ADDR                                                                       (0x19004)
  #define APOLLO_RGF_VER_ALE_EEE_LLDP_REGFILE_VER_OFFSET                                                       (0)
  #define APOLLO_RGF_VER_ALE_EEE_LLDP_REGFILE_VER_MASK                                                         (0xFFFFFFFF << APOLLO_RGF_VER_ALE_EEE_LLDP_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_RLDP_ADDR                                                                           (0x1A050)
  #define APOLLO_RGF_VER_ALE_RLDP_REGFILE_VER_OFFSET                                                           (0)
  #define APOLLO_RGF_VER_ALE_RLDP_REGFILE_VER_MASK                                                             (0xFFFFFFFF << APOLLO_RGF_VER_ALE_RLDP_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_EAV_AFBK_ADDR                                                                       (0x1B078)
  #define APOLLO_RGF_VER_ALE_EAV_AFBK_REGFILE_VER_OFFSET                                                       (0)
  #define APOLLO_RGF_VER_ALE_EAV_AFBK_REGFILE_VER_MASK                                                         (0xFFFFFFFF << APOLLO_RGF_VER_ALE_EAV_AFBK_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_INTR_ADDR                                                                               (0x1D01C)
  #define APOLLO_RGF_VER_INTR_REGFILE_VER_OFFSET                                                               (0)
  #define APOLLO_RGF_VER_INTR_REGFILE_VER_MASK                                                                 (0xFFFFFFFF << APOLLO_RGF_VER_INTR_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_LED_ADDR                                                                                (0x1E0D4)
  #define APOLLO_RGF_VER_LED_REGFILE_VER_OFFSET                                                                (0)
  #define APOLLO_RGF_VER_LED_REGFILE_VER_MASK                                                                  (0xFFFFFFFF << APOLLO_RGF_VER_LED_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_PER_PORT_MAC_ADDR(port)                                                                 (0x2008C + (((port) << 10))) /* port: 0-6 */
  #define APOLLO_RGF_VER_PER_PORT_MAC_REGFILE_VER_OFFSET                                                       (0)
  #define APOLLO_RGF_VER_PER_PORT_MAC_REGFILE_VER_MASK                                                         (0xFFFFFFFF << APOLLO_RGF_VER_PER_PORT_MAC_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_SDSREG_ADDR                                                                             (0x22138)
  #define APOLLO_RGF_VER_SDSREG_REGFILE_VER_OFFSET                                                             (0)
  #define APOLLO_RGF_VER_SDSREG_REGFILE_VER_MASK                                                               (0xFFFFFFFF << APOLLO_RGF_VER_SDSREG_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_SWCORE_ADDR                                                                             (0x23224)
  #define APOLLO_RGF_VER_SWCORE_REGFILE_VER_OFFSET                                                             (0)
  #define APOLLO_RGF_VER_SWCORE_REGFILE_VER_MASK                                                               (0xFFFFFFFF << APOLLO_RGF_VER_SWCORE_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_EPON_CTRL_ADDR                                                                          (0x361E8)
  #define APOLLO_RGF_VER_EPON_CTRL_REGFILE_VER_OFFSET                                                          (0)
  #define APOLLO_RGF_VER_EPON_CTRL_REGFILE_VER_MASK                                                            (0xFFFFFFFF << APOLLO_RGF_VER_EPON_CTRL_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_RMA_ATTACK_ADDR                                                                     (0x26018)
  #define APOLLO_RGF_VER_ALE_RMA_ATTACK_REGFILE_VER_OFFSET                                                     (0)
  #define APOLLO_RGF_VER_ALE_RMA_ATTACK_REGFILE_VER_MASK                                                       (0xFFFFFFFF << APOLLO_RGF_VER_ALE_RMA_ATTACK_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_BIST_CTRL_ADDR                                                                          (0x31048)
  #define APOLLO_RGF_VER_BIST_CTRL_REGFILE_VER_OFFSET                                                          (0)
  #define APOLLO_RGF_VER_BIST_CTRL_REGFILE_VER_MASK                                                            (0xFFFFFFFF << APOLLO_RGF_VER_BIST_CTRL_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_EGR_OUTQ_ADDR                                                                           (0x2D12C)
  #define APOLLO_RGF_VER_EGR_OUTQ_REGFILE_VER_OFFSET                                                           (0)
  #define APOLLO_RGF_VER_EGR_OUTQ_REGFILE_VER_MASK                                                             (0xFFFFFFFF << APOLLO_RGF_VER_EGR_OUTQ_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_EGR_SCH_ADDR                                                                            (0x2DDD0)
  #define APOLLO_RGF_VER_EGR_SCH_REGFILE_VER_OFFSET                                                            (0)
  #define APOLLO_RGF_VER_EGR_SCH_REGFILE_VER_MASK                                                              (0xFFFFFFFF << APOLLO_RGF_VER_EGR_SCH_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_HSA_ADDR                                                                            (0x2A204)
  #define APOLLO_RGF_VER_ALE_HSA_REGFILE_VER_OFFSET                                                            (0)
  #define APOLLO_RGF_VER_ALE_HSA_REGFILE_VER_MASK                                                              (0xFFFFFFFF << APOLLO_RGF_VER_ALE_HSA_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_METER_ADDR                                                                          (0x2510C)
  #define APOLLO_RGF_VER_ALE_METER_REGFILE_VER_OFFSET                                                          (0)
  #define APOLLO_RGF_VER_ALE_METER_REGFILE_VER_MASK                                                            (0xFFFFFFFF << APOLLO_RGF_VER_ALE_METER_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_MAC_PON_ADDR                                                                            (0x35004)
  #define APOLLO_RGF_VER_MAC_PON_REGFILE_VER_OFFSET                                                            (0)
  #define APOLLO_RGF_VER_MAC_PON_REGFILE_VER_MASK                                                              (0xFFFFFFFF << APOLLO_RGF_VER_MAC_PON_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_MIB_CTRL_ADDR                                                                           (0x3401C)
  #define APOLLO_RGF_VER_MIB_CTRL_REGFILE_VER_OFFSET                                                           (0)
  #define APOLLO_RGF_VER_MIB_CTRL_REGFILE_VER_MASK                                                             (0xFFFFFFFF << APOLLO_RGF_VER_MIB_CTRL_REGFILE_VER_OFFSET)

#define APOLLO_RGF_VER_ALE_PISO_ADDR                                                                           (0x27024)
  #define APOLLO_RGF_VER_ALE_PISO_REGFILE_VER_OFFSET                                                           (0)
  #define APOLLO_RGF_VER_ALE_PISO_REGFILE_VER_MASK                                                             (0xFFFFFFFF << APOLLO_RGF_VER_ALE_PISO_REGFILE_VER_OFFSET)

#define APOLLO_RSVD_GLB_CTRL_ADDR(index)                                                                       (0x23C + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_GLB_CTRL_RSVD_MEM_OFFSET                                                                 (0)
  #define APOLLO_RSVD_GLB_CTRL_RSVD_MEM_MASK                                                                   (0xFFFFFFFF << APOLLO_RSVD_GLB_CTRL_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_GLB_ADDR(index)                                                                        (0x110D8 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_GLB_RSVD_MEM_OFFSET                                                                  (0)
  #define APOLLO_RSVD_ALE_GLB_RSVD_MEM_MASK                                                                    (0xFFFFFFFF << APOLLO_RSVD_ALE_GLB_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_ACL_ADDR(index)                                                                        (0x15414 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_ACL_RSVD_MEM_OFFSET                                                                  (0)
  #define APOLLO_RSVD_ALE_ACL_RSVD_MEM_MASK                                                                    (0xFFFFFFFF << APOLLO_RSVD_ALE_ACL_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_CVLAN_ADDR(index)                                                                      (0x131B0 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_CVLAN_RSVD_MEM_OFFSET                                                                (0)
  #define APOLLO_RSVD_ALE_CVLAN_RSVD_MEM_MASK                                                                  (0xFFFFFFFF << APOLLO_RSVD_ALE_CVLAN_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_DPM_ADDR(index)                                                                        (0x1C3B8 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_DPM_RSVD_MEM_OFFSET                                                                  (0)
  #define APOLLO_RSVD_ALE_DPM_RSVD_MEM_MASK                                                                    (0xFFFFFFFF << APOLLO_RSVD_ALE_DPM_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_L2_ADDR(index)                                                                         (0x170C0 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_L2_RSVD_MEM_OFFSET                                                                   (0)
  #define APOLLO_RSVD_ALE_L2_RSVD_MEM_MASK                                                                     (0xFFFFFFFF << APOLLO_RSVD_ALE_L2_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_MLTVLAN_ADDR(index)                                                                    (0x18064 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_MLTVLAN_RSVD_MEM_OFFSET                                                              (0)
  #define APOLLO_RSVD_ALE_MLTVLAN_RSVD_MEM_MASK                                                                (0xFFFFFFFF << APOLLO_RSVD_ALE_MLTVLAN_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_SVLAN_ADDR(index)                                                                      (0x14414 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_SVLAN_RSVD_MEM_OFFSET                                                                (0)
  #define APOLLO_RSVD_ALE_SVLAN_RSVD_MEM_MASK                                                                  (0xFFFFFFFF << APOLLO_RSVD_ALE_SVLAN_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_EEE_LLDP_ADDR(index)                                                                   (0x19008 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_EEE_LLDP_RSVD_MEM_OFFSET                                                             (0)
  #define APOLLO_RSVD_ALE_EEE_LLDP_RSVD_MEM_MASK                                                               (0xFFFFFFFF << APOLLO_RSVD_ALE_EEE_LLDP_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_RLDP_ADDR(index)                                                                       (0x1A054 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_RLDP_RSVD_MEM_OFFSET                                                                 (0)
  #define APOLLO_RSVD_ALE_RLDP_RSVD_MEM_MASK                                                                   (0xFFFFFFFF << APOLLO_RSVD_ALE_RLDP_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_EAV_AFBK_ADDR(index)                                                                   (0x1B07C + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_EAV_AFBK_RSVD_MEM_OFFSET                                                             (0)
  #define APOLLO_RSVD_ALE_EAV_AFBK_RSVD_MEM_MASK                                                               (0xFFFFFFFF << APOLLO_RSVD_ALE_EAV_AFBK_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_INTR_ADDR(index)                                                                           (0x1D020 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_INTR_RSVD_MEM_OFFSET                                                                     (0)
  #define APOLLO_RSVD_INTR_RSVD_MEM_MASK                                                                       (0xFFFFFFFF << APOLLO_RSVD_INTR_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_LED_ADDR(index)                                                                            (0x1E0D8 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_LED_RSVD_MEM_OFFSET                                                                      (0)
  #define APOLLO_RSVD_LED_RSVD_MEM_MASK                                                                        (0xFFFFFFFF << APOLLO_RSVD_LED_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_PER_PORT_MAC_ADDR(port, index)                                                             (0x20090 + (port << 10) + (((index) << 2))) /* port: 0-6, index: 0-15 */
  #define APOLLO_RSVD_PER_PORT_MAC_RSVD_MEM_OFFSET                                                             (0)
  #define APOLLO_RSVD_PER_PORT_MAC_RSVD_MEM_MASK                                                               (0xFFFFFFFF << APOLLO_RSVD_PER_PORT_MAC_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_SDSREG_ADDR(index)                                                                         (0x2213C + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_SDSREG_RSVD_MEM_OFFSET                                                                   (0)
  #define APOLLO_RSVD_SDSREG_RSVD_MEM_MASK                                                                     (0xFFFFFFFF << APOLLO_RSVD_SDSREG_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_SWCORE_ADDR(index)                                                                         (0x23228 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_SWCORE_RSVD_MEM_OFFSET                                                                   (0)
  #define APOLLO_RSVD_SWCORE_RSVD_MEM_MASK                                                                     (0xFFFFFFFF << APOLLO_RSVD_SWCORE_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_EPON_CTRL_ADDR(index)                                                                      (0x361EC + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_EPON_CTRL_RSVD_MEM_OFFSET                                                                (0)
  #define APOLLO_RSVD_EPON_CTRL_RSVD_MEM_MASK                                                                  (0xFFFFFFFF << APOLLO_RSVD_EPON_CTRL_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_RMA_ATTACK_ADDR(index)                                                                 (0x2601C + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_RMA_ATTACK_RSVD_MEM_OFFSET                                                           (0)
  #define APOLLO_RSVD_ALE_RMA_ATTACK_RSVD_MEM_MASK                                                             (0xFFFFFFFF << APOLLO_RSVD_ALE_RMA_ATTACK_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_BIST_CTRL_ADDR(index)                                                                      (0x3104C + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_BIST_CTRL_RSVD_MEM_OFFSET                                                                (0)
  #define APOLLO_RSVD_BIST_CTRL_RSVD_MEM_MASK                                                                  (0xFFFFFFFF << APOLLO_RSVD_BIST_CTRL_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_EGR_OUTQ_ADDR(index)                                                                       (0x2D130 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_EGR_OUTQ_RSVD_MEM_OFFSET                                                                 (0)
  #define APOLLO_RSVD_EGR_OUTQ_RSVD_MEM_MASK                                                                   (0xFFFFFFFF << APOLLO_RSVD_EGR_OUTQ_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_EGR_SCH_ADDR(index)                                                                        (0x2DDD4 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_EGR_SCH_RSVD_MEM_OFFSET                                                                  (0)
  #define APOLLO_RSVD_EGR_SCH_RSVD_MEM_MASK                                                                    (0xFFFFFFFF << APOLLO_RSVD_EGR_SCH_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_HSA_ADDR(index)                                                                        (0x2A208 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_HSA_RSVD_MEM_OFFSET                                                                  (0)
  #define APOLLO_RSVD_ALE_HSA_RSVD_MEM_MASK                                                                    (0xFFFFFFFF << APOLLO_RSVD_ALE_HSA_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_METER_ADDR(index)                                                                      (0x25110 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_METER_RSVD_MEM_OFFSET                                                                (0)
  #define APOLLO_RSVD_ALE_METER_RSVD_MEM_MASK                                                                  (0xFFFFFFFF << APOLLO_RSVD_ALE_METER_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_MAC_PON_ADDR(index)                                                                        (0x35008 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_MAC_PON_RSVD_MEM_OFFSET                                                                  (0)
  #define APOLLO_RSVD_MAC_PON_RSVD_MEM_MASK                                                                    (0xFFFFFFFF << APOLLO_RSVD_MAC_PON_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_MIB_CTRL_ADDR(index)                                                                       (0x34020 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_MIB_CTRL_RSVD_MEM_OFFSET                                                                 (0)
  #define APOLLO_RSVD_MIB_CTRL_RSVD_MEM_MASK                                                                   (0xFFFFFFFF << APOLLO_RSVD_MIB_CTRL_RSVD_MEM_OFFSET)

#define APOLLO_RSVD_ALE_PISO_ADDR(index)                                                                       (0x27028 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_RSVD_ALE_PISO_RSVD_MEM_OFFSET                                                                 (0)
  #define APOLLO_RSVD_ALE_PISO_RSVD_MEM_MASK                                                                   (0xFFFFFFFF << APOLLO_RSVD_ALE_PISO_RSVD_MEM_OFFSET)

#define APOLLO_HSA_TX_DBG_ADDR(index)                                                                          (0x2A248 + (((index) << 2))) /* index: 0-15 */
  #define APOLLO_HSA_TX_DBG_DBG_HSA_BUS_OFFSET                                                                 (0)
  #define APOLLO_HSA_TX_DBG_DBG_HSA_BUS_MASK                                                                   (0xFFFFFFFF << APOLLO_HSA_TX_DBG_DBG_HSA_BUS_OFFSET)

#define APOLLO_MISCELLANEOUS_BONDING_ADDR                                                                      (0x27C)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_LX_OFFSET                                                (31)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_LX_MASK                                                  (0x1 << APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_LX_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_M90_OFFSET                                               (30)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_M90_MASK                                                 (0x1 << APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_M90_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_M_OFFSET                                                 (29)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_M_MASK                                                   (0x1 << APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_CLK_M_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_OCP2_OFFSET                                                  (28)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_OCP2_MASK                                                    (0x1 << APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_OCP2_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_OCP1_OFFSET                                                  (27)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_OCP1_MASK                                                    (0x1 << APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_OCP1_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_SW_OFFSET                                                    (26)
  #define APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_SW_MASK                                                      (0x1 << APOLLO_MISCELLANEOUS_BONDING_IN_EXT_CLK_SW_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_PHY_EN_OFFSET                                                      (25)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_PHY_EN_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_BONDING_BOND_PHY_EN_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY2_OFFSET                                                      (24)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY2_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY2_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY1_OFFSET                                                      (23)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY1_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY1_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY0_OFFSET                                                      (22)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY0_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_BONDING_BOND_DUMMY0_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_CKSELB_OFFSET                                                      (21)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_CKSELB_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_BONDING_BOND_CKSELB_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_CKSEL_ENB_OFFSET                                                   (20)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_CKSEL_ENB_MASK                                                     (0x1 << APOLLO_MISCELLANEOUS_BONDING_BOND_CKSEL_ENB_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DDR_FREQ_DIV_OFFSET                                                (18)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DDR_FREQ_DIV_MASK                                                  (0x3 << APOLLO_MISCELLANEOUS_BONDING_BOND_DDR_FREQ_DIV_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DDR_PLL_FREQ_OFFSET                                                (14)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_DDR_PLL_FREQ_MASK                                                  (0xF << APOLLO_MISCELLANEOUS_BONDING_BOND_DDR_PLL_FREQ_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_VOIP_MODE_OFFSET                                                   (12)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_VOIP_MODE_MASK                                                     (0x3 << APOLLO_MISCELLANEOUS_BONDING_BOND_VOIP_MODE_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_AFE_POR_EN_OFFSET                                                  (11)
  #define APOLLO_MISCELLANEOUS_BONDING_BOND_AFE_POR_EN_MASK                                                    (0x1 << APOLLO_MISCELLANEOUS_BONDING_BOND_AFE_POR_EN_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_LX_OFFSET                                                       (10)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_LX_MASK                                                         (0x1 << APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_LX_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_M90_OFFSET                                                      (9)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_M90_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_M90_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_M_OFFSET                                                        (8)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_M_MASK                                                          (0x1 << APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_M_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_OCP2_OFFSET                                                     (7)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_OCP2_MASK                                                       (0x1 << APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_OCP2_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_OCP1_OFFSET                                                     (6)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_OCP1_MASK                                                       (0x1 << APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_OCP1_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_SW_OFFSET                                                       (5)
  #define APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_SW_MASK                                                         (0x1 << APOLLO_MISCELLANEOUS_BONDING_EXT_CLK_SW_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_BISR_REMAP_EN_OFFSET                                           (4)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_BISR_REMAP_EN_MASK                                             (0x1 << APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_BISR_REMAP_EN_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_NFBI_ENB_OFFSET                                                (3)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_NFBI_ENB_MASK                                                  (0x1 << APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_NFBI_ENB_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_NF_MUX_SEL_OFFSET                                              (2)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_NF_MUX_SEL_MASK                                                (0x1 << APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_NF_MUX_SEL_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_TEST_EN_OFFSET                                                 (1)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_TEST_EN_MASK                                                   (0x1 << APOLLO_MISCELLANEOUS_BONDING_PAD_BOND_TEST_EN_OFFSET)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_DBG_EN_OFFSET                                                       (0)
  #define APOLLO_MISCELLANEOUS_BONDING_PAD_DBG_EN_MASK                                                         (0x1 << APOLLO_MISCELLANEOUS_BONDING_PAD_DBG_EN_OFFSET)

#define APOLLO_MISCELLANEOUS_STRAPPING1_ADDR                                                                   (0x280)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_BIST_EN_OFFSET                                              (5)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_BIST_EN_MASK                                                (0x1 << APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_BIST_EN_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_EFUSE_ENB_OFFSET                                                (4)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_EFUSE_ENB_MASK                                                  (0x1 << APOLLO_MISCELLANEOUS_STRAPPING1_BOND_EFUSE_ENB_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_NAT_ENB_OFFSET                                                  (3)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_NAT_ENB_MASK                                                    (0x1 << APOLLO_MISCELLANEOUS_STRAPPING1_BOND_NAT_ENB_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_SEL_OFFSET                                                  (1)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_SEL_MASK                                                    (0x3 << APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_SEL_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_TAB_INIT_EN_OFFSET                                          (0)
  #define APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_TAB_INIT_EN_MASK                                            (0x1 << APOLLO_MISCELLANEOUS_STRAPPING1_BOND_PON_TAB_INIT_EN_OFFSET)

#define APOLLO_MISCELLANEOUS_STRAPPING0_ADDR                                                                   (0x284)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_EN_SMI_SLAVE_OFFSET                                                  (11)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_EN_SMI_SLAVE_MASK                                                    (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_EN_SMI_SLAVE_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_SYS_CLK_SEL_OFFSET                                                   (10)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_SYS_CLK_SEL_MASK                                                     (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_SYS_CLK_SEL_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_DIS_JTAG_OFFSET                                                      (9)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_DIS_JTAG_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_DIS_JTAG_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_SPIF4BEN_OFFSET                                                      (8)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_SPIF4BEN_MASK                                                        (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_SPIF4BEN_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_NAFC_RC_OFFSET                                                       (7)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_NAFC_RC_MASK                                                         (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_NAFC_RC_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_NAF_AC1_OFFSET                                                       (6)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_NAF_AC1_MASK                                                         (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_NAF_AC1_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_NAF_AC0_OFFSET                                                       (5)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_NAF_AC0_MASK                                                         (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_NAF_AC0_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_BTUP_TYP1_OFFSET                                                     (4)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_BTUP_TYP1_MASK                                                       (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_BTUP_TYP1_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_BTUP_TYP0_OFFSET                                                     (3)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_BTUP_TYP0_MASK                                                       (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_BTUP_TYP0_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_DRAM_TYP1_OFFSET                                                     (2)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_DRAM_TYP1_MASK                                                       (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_DRAM_TYP1_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_DRAM_TYP0_OFFSET                                                     (1)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_DRAM_TYP0_MASK                                                       (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_DRAM_TYP0_OFFSET)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_EN_CPU_OFFSET                                                        (0)
  #define APOLLO_MISCELLANEOUS_STRAPPING0_EN_CPU_MASK                                                          (0x1 << APOLLO_MISCELLANEOUS_STRAPPING0_EN_CPU_OFFSET)

#define APOLLO_SERI_LED_CLK_PER_ADDR                                                                           (0x1E118)
  #define APOLLO_SERI_LED_CLK_PER_CFG_SERI_LED_CLK_PER_OFFSET                                                  (0)
  #define APOLLO_SERI_LED_CLK_PER_CFG_SERI_LED_CLK_PER_MASK                                                    (0x3 << APOLLO_SERI_LED_CLK_PER_CFG_SERI_LED_CLK_PER_OFFSET)

#define APOLLO_SERI_LED_REFRESH_TIME_ADDR                                                                      (0x1E11C)
  #define APOLLO_SERI_LED_REFRESH_TIME_CFG_SERI_LED_REGRESH_TIME_OFFSET                                        (0)
  #define APOLLO_SERI_LED_REFRESH_TIME_CFG_SERI_LED_REGRESH_TIME_MASK                                          (0x3 << APOLLO_SERI_LED_REFRESH_TIME_CFG_SERI_LED_REGRESH_TIME_OFFSET)

#define APOLLO_RAM_DVS_CFG4_ADDR                                                                               (0x23268)
  #define APOLLO_RAM_DVS_CFG4_BS3_TFARP1_DVSE_OFFSET                                                           (29)
  #define APOLLO_RAM_DVS_CFG4_BS3_TFARP1_DVSE_MASK                                                             (0x1 << APOLLO_RAM_DVS_CFG4_BS3_TFARP1_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS3_TFARP1_DVS_OFFSET                                                            (25)
  #define APOLLO_RAM_DVS_CFG4_BS3_TFARP1_DVS_MASK                                                              (0xF << APOLLO_RAM_DVS_CFG4_BS3_TFARP1_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS3_TFARP0_DVSE_OFFSET                                                           (24)
  #define APOLLO_RAM_DVS_CFG4_BS3_TFARP0_DVSE_MASK                                                             (0x1 << APOLLO_RAM_DVS_CFG4_BS3_TFARP0_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS3_TFARP0_DVS_OFFSET                                                            (20)
  #define APOLLO_RAM_DVS_CFG4_BS3_TFARP0_DVS_MASK                                                              (0xF << APOLLO_RAM_DVS_CFG4_BS3_TFARP0_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS2_L4T_DVSE_OFFSET                                                              (19)
  #define APOLLO_RAM_DVS_CFG4_BS2_L4T_DVSE_MASK                                                                (0x1 << APOLLO_RAM_DVS_CFG4_BS2_L4T_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS2_L4T_DVS_OFFSET                                                               (15)
  #define APOLLO_RAM_DVS_CFG4_BS2_L4T_DVS_MASK                                                                 (0xF << APOLLO_RAM_DVS_CFG4_BS2_L4T_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS2_ARP_DVSE_OFFSET                                                              (14)
  #define APOLLO_RAM_DVS_CFG4_BS2_ARP_DVSE_MASK                                                                (0x1 << APOLLO_RAM_DVS_CFG4_BS2_ARP_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS2_ARP_DVS_OFFSET                                                               (10)
  #define APOLLO_RAM_DVS_CFG4_BS2_ARP_DVS_MASK                                                                 (0xF << APOLLO_RAM_DVS_CFG4_BS2_ARP_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS1_1_DVSE_OFFSET                                                                (9)
  #define APOLLO_RAM_DVS_CFG4_BS1_1_DVSE_MASK                                                                  (0x1 << APOLLO_RAM_DVS_CFG4_BS1_1_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS1_1_DVS_OFFSET                                                                 (5)
  #define APOLLO_RAM_DVS_CFG4_BS1_1_DVS_MASK                                                                   (0xF << APOLLO_RAM_DVS_CFG4_BS1_1_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS1_0_DVSE_OFFSET                                                                (4)
  #define APOLLO_RAM_DVS_CFG4_BS1_0_DVSE_MASK                                                                  (0x1 << APOLLO_RAM_DVS_CFG4_BS1_0_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG4_BS1_0_DVS_OFFSET                                                                 (0)
  #define APOLLO_RAM_DVS_CFG4_BS1_0_DVS_MASK                                                                   (0xF << APOLLO_RAM_DVS_CFG4_BS1_0_DVS_OFFSET)

#define APOLLO_RAM_DVS_CFG5_ADDR                                                                               (0x2326C)
  #define APOLLO_RAM_DVS_CFG5_BS3_TFL41_DVSE_OFFSET                                                            (9)
  #define APOLLO_RAM_DVS_CFG5_BS3_TFL41_DVSE_MASK                                                              (0x1 << APOLLO_RAM_DVS_CFG5_BS3_TFL41_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG5_BS3_TFL41_DVS_OFFSET                                                             (5)
  #define APOLLO_RAM_DVS_CFG5_BS3_TFL41_DVS_MASK                                                               (0xF << APOLLO_RAM_DVS_CFG5_BS3_TFL41_DVS_OFFSET)
  #define APOLLO_RAM_DVS_CFG5_BS3_TFL40_DVSE_OFFSET                                                            (4)
  #define APOLLO_RAM_DVS_CFG5_BS3_TFL40_DVSE_MASK                                                              (0x1 << APOLLO_RAM_DVS_CFG5_BS3_TFL40_DVSE_OFFSET)
  #define APOLLO_RAM_DVS_CFG5_BS3_TFL40_DVS_OFFSET                                                             (0)
  #define APOLLO_RAM_DVS_CFG5_BS3_TFL40_DVS_MASK                                                               (0xF << APOLLO_RAM_DVS_CFG5_BS3_TFL40_DVS_OFFSET)

#define APOLLO_I2C_CLOCK_DIV_1_ADDR                                                                            (0x23270)
  #define APOLLO_I2C_CLOCK_DIV_1_I2C_DEV_ID_1_OFFSET                                                           (12)
  #define APOLLO_I2C_CLOCK_DIV_1_I2C_DEV_ID_1_MASK                                                             (0x7F << APOLLO_I2C_CLOCK_DIV_1_I2C_DEV_ID_1_OFFSET)
  #define APOLLO_I2C_CLOCK_DIV_1_I2C_AW_1_OFFSET                                                               (11)
  #define APOLLO_I2C_CLOCK_DIV_1_I2C_AW_1_MASK                                                                 (0x1 << APOLLO_I2C_CLOCK_DIV_1_I2C_AW_1_OFFSET)
  #define APOLLO_I2C_CLOCK_DIV_1_I2C_DW_1_OFFSET                                                               (10)
  #define APOLLO_I2C_CLOCK_DIV_1_I2C_DW_1_MASK                                                                 (0x1 << APOLLO_I2C_CLOCK_DIV_1_I2C_DW_1_OFFSET)
  #define APOLLO_I2C_CLOCK_DIV_1_I2C_CLOCK_DIV_1_OFFSET                                                        (0)
  #define APOLLO_I2C_CLOCK_DIV_1_I2C_CLOCK_DIV_1_MASK                                                          (0x3FF << APOLLO_I2C_CLOCK_DIV_1_I2C_CLOCK_DIV_1_OFFSET)

#define APOLLO_I2C_IND_WD_1_ADDR                                                                               (0x288)
  #define APOLLO_I2C_IND_WD_1_WR_DAT_1_OFFSET                                                                  (0)
  #define APOLLO_I2C_IND_WD_1_WR_DAT_1_MASK                                                                    (0xFFFF << APOLLO_I2C_IND_WD_1_WR_DAT_1_OFFSET)

#define APOLLO_I2C_IND_CMD_1_ADDR                                                                              (0x28C)
  #define APOLLO_I2C_IND_CMD_1_WREN_1_OFFSET                                                                   (17)
  #define APOLLO_I2C_IND_CMD_1_WREN_1_MASK                                                                     (0x1 << APOLLO_I2C_IND_CMD_1_WREN_1_OFFSET)
  #define APOLLO_I2C_IND_CMD_1_CMD_EN_1_OFFSET                                                                 (16)
  #define APOLLO_I2C_IND_CMD_1_CMD_EN_1_MASK                                                                   (0x1 << APOLLO_I2C_IND_CMD_1_CMD_EN_1_OFFSET)
  #define APOLLO_I2C_IND_CMD_1_ADR_1_OFFSET                                                                    (0)
  #define APOLLO_I2C_IND_CMD_1_ADR_1_MASK                                                                      (0xFFFF << APOLLO_I2C_IND_CMD_1_ADR_1_OFFSET)

#define APOLLO_I2C_IND_RD_1_ADDR                                                                               (0x290)
  #define APOLLO_I2C_IND_RD_1_BUSY_1_OFFSET                                                                    (16)
  #define APOLLO_I2C_IND_RD_1_BUSY_1_MASK                                                                      (0x1 << APOLLO_I2C_IND_RD_1_BUSY_1_OFFSET)
  #define APOLLO_I2C_IND_RD_1_RD_DAT_1_OFFSET                                                                  (0)
  #define APOLLO_I2C_IND_RD_1_RD_DAT_1_MASK                                                                    (0xFFFF << APOLLO_I2C_IND_RD_1_RD_DAT_1_OFFSET)


#endif    /* __APOLLO_REG_DEFINITION_H__ */

