Info: constrained 'clk' to bel 'X24/Y0/io1'
Info: constrained 'LEDS' to bel 'X24/Y0/io0'
Info: constrained 'resetn' to bel 'X17/Y0/io0'
Info: constrained 'TXD' to bel 'X33/Y29/io1'
Info: constrained 'RXD' to bel 'X8/Y33/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      864 LCs used as LUT4 only
Info:      238 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      101 LCs used as DFF only
Info: Packing carries..
Info:        8 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        3 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 379)
Info: promoting resetn_SB_LUT4_I3_O [reset] (fanout 144)
Info: promoting CPU.aluReg_SB_DFFE_Q_E [cen] (fanout 37)
Info: promoting per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [cen] (fanout 32)
Info: promoting mult1.mult1.B_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting mult1.mult1.result_SB_DFFER_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       12 LCs used to legalise carry chains.
Info: Checksum: 0xbb91b608

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1222/ 7680    15%
Info: 	        ICESTORM_RAM:    20/   32    62%
Info: 	               SB_IO:     5/  256     1%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 1026 cells, random placement wirelen = 38759.
Info:     at initial placer iter 0, wirelen = 514
Info:     at initial placer iter 1, wirelen = 430
Info:     at initial placer iter 2, wirelen = 480
Info:     at initial placer iter 3, wirelen = 489
Info: Running main analytical placer, max placement attempts per cell = 196251.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 805, spread = 8592, legal = 8973; time = 0.02s
Info:     at iteration #1, type SB_GB: wirelen solved = 8939, spread = 9039, legal = 9063; time = 0.02s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 8922, spread = 12095, legal = 12419; time = 0.01s
Info:     at iteration #1, type ALL: wirelen solved = 508, spread = 10299, legal = 10768; time = 0.05s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 4252, spread = 8574, legal = 8969; time = 0.03s
Info:     at iteration #2, type SB_GB: wirelen solved = 8888, spread = 8986, legal = 8979; time = 0.01s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 7518, spread = 9251, legal = 9003; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 493, spread = 8658, legal = 10011; time = 0.04s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 4660, spread = 8317, legal = 8691; time = 0.03s
Info:     at iteration #3, type SB_GB: wirelen solved = 8630, spread = 8715, legal = 8729; time = 0.01s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 6942, spread = 8671, legal = 8802; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 654, spread = 8555, legal = 9702; time = 0.04s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 4738, spread = 7921, legal = 8412; time = 0.03s
Info:     at iteration #4, type SB_GB: wirelen solved = 8345, spread = 8421, legal = 8436; time = 0.01s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 6721, spread = 8180, legal = 8695; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 908, spread = 8566, legal = 10111; time = 0.04s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 5089, spread = 8354, legal = 8780; time = 0.03s
Info:     at iteration #5, type SB_GB: wirelen solved = 8720, spread = 8775, legal = 8780; time = 0.01s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 6949, spread = 8589, legal = 8876; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 922, spread = 9159, legal = 10346; time = 0.16s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 5220, spread = 8316, legal = 8884; time = 0.03s
Info:     at iteration #6, type SB_GB: wirelen solved = 8818, spread = 8899, legal = 8928; time = 0.01s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 6975, spread = 8886, legal = 9239; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 1048, spread = 9439, legal = 10389; time = 0.04s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 5412, spread = 8675, legal = 9343; time = 0.03s
Info:     at iteration #7, type SB_GB: wirelen solved = 9255, spread = 9310, legal = 9391; time = 0.01s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 6688, spread = 9641, legal = 9485; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 1098, spread = 10815, legal = 11871; time = 0.04s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 6380, spread = 9401, legal = 9968; time = 0.03s
Info:     at iteration #8, type SB_GB: wirelen solved = 9893, spread = 9967, legal = 10002; time = 0.01s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 6913, spread = 9303, legal = 9403; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 1332, spread = 10274, legal = 11318; time = 0.04s
Info: HeAP Placer Time: 1.08s
Info:   of which solving equations: 0.72s
Info:   of which spreading cells: 0.05s
Info:   of which strict legalisation: 0.20s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 475, wirelen = 9702
Info:   at iteration #5: temp = 0.000000, timing cost = 395, wirelen = 7344
Info:   at iteration #10: temp = 0.000000, timing cost = 377, wirelen = 6873
Info:   at iteration #15: temp = 0.000000, timing cost = 374, wirelen = 6652
Info:   at iteration #20: temp = 0.000000, timing cost = 346, wirelen = 6437
Info:   at iteration #25: temp = 0.000000, timing cost = 347, wirelen = 6319
Info:   at iteration #30: temp = 0.000000, timing cost = 349, wirelen = 6307
Info:   at iteration #31: temp = 0.000000, timing cost = 349, wirelen = 6303 
Info: SA placement time 2.08s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 49.69 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 8.73 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 2.43 ns

Info: Checksum: 0x27ce2f98

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4759 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      160        839 |  160   839 |      3947|       0.52       0.52|
Info:       2000 |      436       1563 |  276   724 |      3346|       0.35       0.87|
Info:       3000 |      768       2184 |  332   621 |      2835|       0.27       1.14|
Info:       4000 |     1089       2835 |  321   651 |      2301|       0.19       1.33|
Info:       5000 |     1552       3372 |  463   537 |      1956|       0.32       1.64|
Info:       6000 |     2050       3841 |  498   469 |      1675|       0.38       2.02|
Info:       7000 |     2617       4270 |  567   429 |      1463|       0.36       2.38|
Info:       8000 |     3202       4685 |  585   415 |      1334|       0.37       2.75|
Info:       9000 |     3703       5130 |  501   445 |      1049|       0.36       3.11|
Info:      10000 |     4158       5669 |  455   539 |       653|       0.28       3.39|
Info:      11000 |     4387       6425 |  229   756 |        22|       0.44       3.83|
Info:      11021 |     4387       6447 |    0    22 |         0|       0.03       3.86|
Info: Routing complete.
Info: Router1 time 3.86s
Info: Checksum: 0xfbff6cb0

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  2.1  2.1  Source CPU.registerFile.1.0_RAM.RDATA_0
Info:  2.0  4.1    Net CPU.aluIn1[0] (25,17) -> (16,16)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_20_LC.I1
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:97.15-97.18
Info:  0.3  4.4  Source CPU.loadstore_addr_SB_LUT4_O_20_LC.COUT
Info:  0.0  4.4    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1] (16,16) -> (16,16)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  4.5  Source CPU.loadstore_addr_SB_LUT4_O_12_LC.COUT
Info:  0.0  4.5    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2] (16,16) -> (16,16)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  4.6  Source CPU.loadstore_addr_SB_LUT4_O_7_LC.COUT
Info:  0.0  4.6    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3] (16,16) -> (16,16)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  4.7  Source CPU.loadstore_addr_SB_LUT4_O_6_LC.COUT
Info:  0.0  4.7    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4] (16,16) -> (16,16)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  4.9  Source CPU.loadstore_addr_SB_LUT4_O_5_LC.COUT
Info:  0.0  4.9    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5] (16,16) -> (16,16)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.0  Source CPU.loadstore_addr_SB_LUT4_O_4_LC.COUT
Info:  0.0  5.0    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6] (16,16) -> (16,16)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.1  Source CPU.loadstore_addr_SB_LUT4_O_3_LC.COUT
Info:  0.0  5.1    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7] (16,16) -> (16,16)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.2  Source CPU.loadstore_addr_SB_LUT4_O_2_LC.COUT
Info:  0.2  5.4    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[8] (16,16) -> (16,17)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.6  Source CPU.loadstore_addr_SB_LUT4_O_1_LC.COUT
Info:  0.0  5.6    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[9] (16,17) -> (16,17)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.7  Source CPU.loadstore_addr_SB_LUT4_O_LC.COUT
Info:  0.0  5.7    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[10] (16,17) -> (16,17)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.8  Source CPU.loadstore_addr_SB_LUT4_O_19_LC.COUT
Info:  0.0  5.8    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[11] (16,17) -> (16,17)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.9  Source CPU.loadstore_addr_SB_LUT4_O_18_LC.COUT
Info:  0.0  5.9    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[12] (16,17) -> (16,17)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.1  Source CPU.loadstore_addr_SB_LUT4_O_17_LC.COUT
Info:  0.0  6.1    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[13] (16,17) -> (16,17)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.2  Source CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  6.2    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[14] (16,17) -> (16,17)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.3  Source CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0  6.3    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[15] (16,17) -> (16,17)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.5  Source CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2  6.6    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[16] (16,17) -> (16,18)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.8  Source CPU.loadstore_addr_SB_LUT4_O_16_LC.COUT
Info:  0.0  6.8    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[17] (16,18) -> (16,18)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.9  Source CPU.loadstore_addr_SB_LUT4_O_15_LC.COUT
Info:  0.0  6.9    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[18] (16,18) -> (16,18)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.0  Source CPU.loadstore_addr_SB_LUT4_O_14_LC.COUT
Info:  0.0  7.0    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[19] (16,18) -> (16,18)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.2  Source CPU.loadstore_addr_SB_LUT4_O_13_LC.COUT
Info:  0.0  7.2    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[20] (16,18) -> (16,18)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.3  Source CPU.loadstore_addr_SB_LUT4_O_11_LC.COUT
Info:  0.0  7.3    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[21] (16,18) -> (16,18)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.4  Source CPU.loadstore_addr_SB_LUT4_O_10_LC.COUT
Info:  0.0  7.4    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[22] (16,18) -> (16,18)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.5  Source CPU.loadstore_addr_SB_LUT4_O_9_LC.COUT
Info:  0.3  7.8    Net CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[23] (16,18) -> (16,18)
Info:                Sink CPU.loadstore_addr_SB_LUT4_O_8_LC.I3
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.43-212.62
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.1  Source CPU.loadstore_addr_SB_LUT4_O_8_LC.O
Info:  0.6  8.7    Net CPU.loadstore_addr[23] (16,18) -> (15,19)
Info:                Sink mem_addr_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:211.26-211.40
Info:  0.4  9.1  Source mem_addr_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.1 10.2    Net mem_addr_SB_LUT4_O_I3[1] (15,19) -> (15,25)
Info:                Sink CPU.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 10.6  Source CPU.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  0.6 11.2    Net CPU.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0] (15,25) -> (14,25)
Info:                Sink CPU.mem_rdata_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 11.6  Source CPU.mem_rdata_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.6 12.1    Net CPU.mem_rdata_SB_LUT4_O_I0_SB_LUT4_I2_O[0] (14,25) -> (15,24)
Info:                Sink CPU.mem_rdata_SB_LUT4_O_16_LC.I0
Info:                Defined in:
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 12.6  Source CPU.mem_rdata_SB_LUT4_O_16_LC.O
Info:  0.6 13.2    Net mem_rdata[23] (15,24) -> (15,23)
Info:                Sink CPU.writeBackData_SB_LUT4_O_1_I0_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  SOC.v:13.15-13.24
Info:  0.4 13.6  Source CPU.writeBackData_SB_LUT4_O_1_I0_SB_LUT4_O_2_LC.O
Info:  0.6 14.2    Net CPU.writeBackData_SB_LUT4_O_1_I0[0] (15,23) -> (16,23)
Info:                Sink CPU.writeBackData_SB_LUT4_O_1_I0_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 14.7  Source CPU.writeBackData_SB_LUT4_O_1_I0_SB_LUT4_I0_LC.O
Info:  1.3 15.9    Net CPU.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0] (16,23) -> (16,20)
Info:                Sink CPU.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 16.3  Source CPU.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_2_LC.O
Info:  0.6 16.9    Net CPU.writeBackData_SB_LUT4_O_22_I1[0] (16,20) -> (16,19)
Info:                Sink CPU.writeBackData_SB_LUT4_O_24_LC.I1
Info:                Defined in:
Info:                  /home/juanf/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 17.3  Source CPU.writeBackData_SB_LUT4_O_24_LC.O
Info:  2.0 19.3    Net CPU.writeBackData[8] (16,19) -> (25,19)
Info:                Sink CPU.registerFile.0.0_RAM.WDATA_1
Info:                Defined in:
Info:                  SOC.v:17.13-27.4
Info:                  cores/cpu/femtorv32_quark.v:225.16-225.29
Info:  0.1 19.4  Setup CPU.registerFile.0.0_RAM.WDATA_1
Info: 8.9 ns logic, 10.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source resetn$sb_io.D_IN_0
Info:  2.8  2.8    Net resetn$SB_IO_IN (17,0) -> (15,19)
Info:                Sink per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  SOC.v:3.23-3.29
Info:  0.3  3.1  Source per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  2.3  5.4    Net per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O (15,19) -> (16,0)
Info:                Sink $gbuf_per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.6  6.0  Source $gbuf_per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.6  6.6    Net per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce (16,0) -> (14,19)
Info:                Sink mult1.mult1.done_SB_LUT4_I2_LC.CEN
Info:  0.1  6.7  Setup mult1.mult1.done_SB_LUT4_I2_LC.CEN
Info: 1.0 ns logic, 5.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source per_uart.uart0.uart_tx_inst.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_LC.O
Info:  2.0  2.6    Net TXD$SB_IO_OUT (23,28) -> (33,29)
Info:                Sink TXD$sb_io.D_OUT_0
Info:                Defined in:
Info:                  SOC.v:75.5-87.4
Info:                  cores/uart/perip_uart.v:13.12-13.19
Info: 0.5 ns logic, 2.0 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 51.44 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 6.71 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 2.57 ns

Info: Program finished normally.
