arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_4x4.v	common	1.06	vpr	64.32 MiB		0.02	6528	-1	-1	1	0.02	-1	-1	29796	-1	-1	3	9	0	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T14:07:41	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	65864	9	8	71	66	1	35	20	5	5	25	clb	auto	25.6 MiB	0.37	130	116	74	31	41	2	64.3 MiB	0.00	0.00	2.52843	2.52843	-27.9051	-2.52843	2.52843	0.01	8.9274e-05	8.0117e-05	0.00110846	0.00106131	-1	-1	-1	-1	20	257	41	151211	75605.7	29112.5	1164.50	0.07	0.017021	0.0144318	1812	4729	-1	208	19	159	191	8784	5202	3.36665	3.36665	-41.3827	-3.36665	0	0	37105.9	1484.24	0.00	0.01	0.00	-1	-1	0.00	0.00568091	0.00511302	14	17	16	6	0	0	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_9x9.v	common	4.04	vpr	64.95 MiB		0.02	6144	-1	-1	1	0.03	-1	-1	29948	-1	-1	8	19	0	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T14:07:41	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	66504	19	18	299	240	1	146	45	6	6	36	clb	auto	25.6 MiB	2.84	623	497	1565	336	1198	31	64.9 MiB	0.02	0.00	4.89372	4.85986	-99.8758	-4.85986	4.85986	0.02	0.000298739	0.000273087	0.00882153	0.00824768	-1	-1	-1	-1	50	1150	30	403230	201615	107229.	2978.57	0.42	0.123766	0.106572	3946	19047	-1	918	28	1037	1603	60027	23909	6.4573	6.4573	-131.858	-6.4573	0	0	134937.	3748.26	0.00	0.04	0.01	-1	-1	0.00	0.022371	0.0202051	62	82	85	13	0	0	
