|radioberry
clk_10mhz => clk_10mhz.IN2
ad9866_clk => ad9866_clk.IN4
ad9866_adio[0] <> ad9866_adio[0]
ad9866_adio[1] <> ad9866_adio[1]
ad9866_adio[2] <> ad9866_adio[2]
ad9866_adio[3] <> ad9866_adio[3]
ad9866_adio[4] <> ad9866_adio[4]
ad9866_adio[5] <> ad9866_adio[5]
ad9866_adio[6] <> ad9866_adio[6]
ad9866_adio[7] <> ad9866_adio[7]
ad9866_adio[8] <> ad9866_adio[8]
ad9866_adio[9] <> ad9866_adio[9]
ad9866_adio[10] <> ad9866_adio[10]
ad9866_adio[11] <> ad9866_adio[11]
ad9866_rxen <= <VCC>
ad9866_rxclk <= ad9866_clk.DB_MAX_OUTPUT_PORT_TYPE
ad9866_txen <= <GND>
ad9866_txclk <= ad9866_clk.DB_MAX_OUTPUT_PORT_TYPE
ad9866_sclk <= ad9866:ad9866_inst.sclk
ad9866_sdio <= ad9866:ad9866_inst.sdio
ad9866_sdo => ad9866_sdo.IN1
ad9866_sen_n <= ad9866:ad9866_inst.sen_n
ad9866_rst_n <= reset.DB_MAX_OUTPUT_PORT_TYPE
ad9866_mode <= <GND>
ad9866_pga[0] <= att[0].DB_MAX_OUTPUT_PORT_TYPE
ad9866_pga[1] <= att[1].DB_MAX_OUTPUT_PORT_TYPE
ad9866_pga[2] <= att[2].DB_MAX_OUTPUT_PORT_TYPE
ad9866_pga[3] <= att[3].DB_MAX_OUTPUT_PORT_TYPE
ad9866_pga[4] <= att[4].DB_MAX_OUTPUT_PORT_TYPE
ad9866_pga[5] <= dither.DB_MAX_OUTPUT_PORT_TYPE
spi_sck => spi_sck.IN1
spi_mosi => spi_mosi.IN1
spi_miso <= spi_slave:spi_slave_rx_inst.sdout
spi_ce[0] => spi_ce[0].IN1
spi_ce[1] => ~NO_FANOUT~
DEBUG_LED1 <= counter[23].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED2 <= counter[22].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED3 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED4 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
rx_FIFOEmpty <= rx_FIFOEmpty.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|ad9866:ad9866_inst
reset => dut2_bitcount[0].ACLR
reset => dut2_bitcount[1].ACLR
reset => dut2_bitcount[2].ACLR
reset => dut2_bitcount[3].ACLR
reset => dut2_data[0].ACLR
reset => dut2_data[1].ACLR
reset => dut2_data[2].ACLR
reset => dut2_data[3].ACLR
reset => dut2_data[4].ACLR
reset => dut2_data[5].ACLR
reset => dut2_data[6].ACLR
reset => dut2_data[7].ACLR
reset => dut2_data[8].ACLR
reset => dut2_data[9].ACLR
reset => dut2_data[10].ACLR
reset => dut2_data[11].ACLR
reset => dut2_data[12].ACLR
reset => dut2_data[13].ACLR
reset => dut2_data[14].ACLR
reset => dut2_data[15].ACLR
reset => sclk~reg0.ACLR
reset => sen_n~reg0.PRESET
reset => dut1_pc[0].ACLR
reset => dut1_pc[1].ACLR
reset => dut1_pc[2].ACLR
reset => dut1_pc[3].ACLR
reset => dut1_pc[4].ACLR
reset => dut1_pc[5].ACLR
reset => dut2_state~5.DATAIN
clk => dut2_bitcount[0].CLK
clk => dut2_bitcount[1].CLK
clk => dut2_bitcount[2].CLK
clk => dut2_bitcount[3].CLK
clk => dut2_data[0].CLK
clk => dut2_data[1].CLK
clk => dut2_data[2].CLK
clk => dut2_data[3].CLK
clk => dut2_data[4].CLK
clk => dut2_data[5].CLK
clk => dut2_data[6].CLK
clk => dut2_data[7].CLK
clk => dut2_data[8].CLK
clk => dut2_data[9].CLK
clk => dut2_data[10].CLK
clk => dut2_data[11].CLK
clk => dut2_data[12].CLK
clk => dut2_data[13].CLK
clk => dut2_data[14].CLK
clk => dut2_data[15].CLK
clk => sclk~reg0.CLK
clk => sen_n~reg0.CLK
clk => dut1_pc[0].CLK
clk => dut1_pc[1].CLK
clk => dut1_pc[2].CLK
clk => dut1_pc[3].CLK
clk => dut1_pc[4].CLK
clk => dut1_pc[5].CLK
clk => dut2_state~3.DATAIN
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdio <= dut2_data[15].DB_MAX_OUTPUT_PORT_TYPE
sdo => dut2_data.DATAA
sen_n <= sen_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= dut2_data[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dut2_data[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dut2_data[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dut2_data[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dut2_data[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dut2_data[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dut2_data[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dut2_data[7].DB_MAX_OUTPUT_PORT_TYPE
extrqst => start.DATAA
gain[0] => datain.DATAA
gain[0] => datain.DATAA
gain[0] => datain[0].DATAA
gain[1] => datain.DATAA
gain[1] => datain.DATAA
gain[1] => datain[1].DATAA
gain[2] => datain.DATAA
gain[2] => datain.DATAA
gain[2] => datain[2].DATAA
gain[3] => datain.DATAA
gain[3] => datain.DATAA
gain[3] => datain[3].DATAA
gain[4] => datain.DATAA
gain[4] => datain.DATAA
gain[4] => datain[4].DATAA
gain[5] => datain.DATAA
gain[5] => datain.DATAA
gain[5] => datain[5].DATAA


|radioberry|spi_slave:spi_slave_rx_inst
rstb => nb[0].ACLR
rstb => nb[1].ACLR
rstb => nb[2].ACLR
rstb => nb[3].ACLR
rstb => nb[4].ACLR
rstb => nb[5].ACLR
rstb => nb[6].ACLR
rstb => done~reg0.ACLR
rstb => rdata[0]~reg0.ACLR
rstb => rdata[1]~reg0.ACLR
rstb => rdata[2]~reg0.ACLR
rstb => rdata[3]~reg0.ACLR
rstb => rdata[4]~reg0.ACLR
rstb => rdata[5]~reg0.ACLR
rstb => rdata[6]~reg0.ACLR
rstb => rdata[7]~reg0.ACLR
rstb => rdata[8]~reg0.ACLR
rstb => rdata[9]~reg0.ACLR
rstb => rdata[10]~reg0.ACLR
rstb => rdata[11]~reg0.ACLR
rstb => rdata[12]~reg0.ACLR
rstb => rdata[13]~reg0.ACLR
rstb => rdata[14]~reg0.ACLR
rstb => rdata[15]~reg0.ACLR
rstb => rdata[16]~reg0.ACLR
rstb => rdata[17]~reg0.ACLR
rstb => rdata[18]~reg0.ACLR
rstb => rdata[19]~reg0.ACLR
rstb => rdata[20]~reg0.ACLR
rstb => rdata[21]~reg0.ACLR
rstb => rdata[22]~reg0.ACLR
rstb => rdata[23]~reg0.ACLR
rstb => rdata[24]~reg0.ACLR
rstb => rdata[25]~reg0.ACLR
rstb => rdata[26]~reg0.ACLR
rstb => rdata[27]~reg0.ACLR
rstb => rdata[28]~reg0.ACLR
rstb => rdata[29]~reg0.ACLR
rstb => rdata[30]~reg0.ACLR
rstb => rdata[31]~reg0.ACLR
rstb => rdata[32]~reg0.ACLR
rstb => rdata[33]~reg0.ACLR
rstb => rdata[34]~reg0.ACLR
rstb => rdata[35]~reg0.ACLR
rstb => rdata[36]~reg0.ACLR
rstb => rdata[37]~reg0.ACLR
rstb => rdata[38]~reg0.ACLR
rstb => rdata[39]~reg0.ACLR
rstb => rdata[40]~reg0.ACLR
rstb => rdata[41]~reg0.ACLR
rstb => rdata[42]~reg0.ACLR
rstb => rdata[43]~reg0.ACLR
rstb => rdata[44]~reg0.ACLR
rstb => rdata[45]~reg0.ACLR
rstb => rdata[46]~reg0.ACLR
rstb => rdata[47]~reg0.ACLR
rstb => rreg[0].ACLR
rstb => rreg[1].ACLR
rstb => rreg[2].ACLR
rstb => rreg[3].ACLR
rstb => rreg[4].ACLR
rstb => rreg[5].ACLR
rstb => rreg[6].ACLR
rstb => rreg[7].ACLR
rstb => rreg[8].ACLR
rstb => rreg[9].ACLR
rstb => rreg[10].ACLR
rstb => rreg[11].ACLR
rstb => rreg[12].ACLR
rstb => rreg[13].ACLR
rstb => rreg[14].ACLR
rstb => rreg[15].ACLR
rstb => rreg[16].ACLR
rstb => rreg[17].ACLR
rstb => rreg[18].ACLR
rstb => rreg[19].ACLR
rstb => rreg[20].ACLR
rstb => rreg[21].ACLR
rstb => rreg[22].ACLR
rstb => rreg[23].ACLR
rstb => rreg[24].ACLR
rstb => rreg[25].ACLR
rstb => rreg[26].ACLR
rstb => rreg[27].ACLR
rstb => rreg[28].ACLR
rstb => rreg[29].ACLR
rstb => rreg[30].ACLR
rstb => rreg[31].ACLR
rstb => rreg[32].ACLR
rstb => rreg[33].ACLR
rstb => rreg[34].ACLR
rstb => rreg[35].ACLR
rstb => rreg[36].ACLR
rstb => rreg[37].ACLR
rstb => rreg[38].ACLR
rstb => rreg[39].ACLR
rstb => rreg[40].ACLR
rstb => rreg[41].ACLR
rstb => rreg[42].ACLR
rstb => rreg[43].ACLR
rstb => rreg[44].ACLR
rstb => rreg[45].ACLR
rstb => rreg[46].ACLR
rstb => rreg[47].ACLR
rstb => treg[0].PRESET
rstb => treg[1].PRESET
rstb => treg[2].PRESET
rstb => treg[3].PRESET
rstb => treg[4].PRESET
rstb => treg[5].PRESET
rstb => treg[6].PRESET
rstb => treg[7].PRESET
rstb => treg[8].ACLR
rstb => treg[9].ACLR
rstb => treg[10].ACLR
rstb => treg[11].ACLR
rstb => treg[12].ACLR
rstb => treg[13].ACLR
rstb => treg[14].ACLR
rstb => treg[15].ACLR
rstb => treg[16].ACLR
rstb => treg[17].ACLR
rstb => treg[18].ACLR
rstb => treg[19].ACLR
rstb => treg[20].ACLR
rstb => treg[21].ACLR
rstb => treg[22].ACLR
rstb => treg[23].ACLR
rstb => treg[24].ACLR
rstb => treg[25].ACLR
rstb => treg[26].ACLR
rstb => treg[27].ACLR
rstb => treg[28].ACLR
rstb => treg[29].ACLR
rstb => treg[30].ACLR
rstb => treg[31].ACLR
rstb => treg[32].ACLR
rstb => treg[33].ACLR
rstb => treg[34].ACLR
rstb => treg[35].ACLR
rstb => treg[36].ACLR
rstb => treg[37].ACLR
rstb => treg[38].ACLR
rstb => treg[39].ACLR
rstb => treg[40].ACLR
rstb => treg[41].ACLR
rstb => treg[42].ACLR
rstb => treg[43].ACLR
rstb => treg[44].ACLR
rstb => treg[45].ACLR
rstb => treg[46].ACLR
rstb => treg[47].ACLR
ten => sdout.IN0
tdata[0] => treg.DATAB
tdata[1] => treg.DATAB
tdata[2] => treg.DATAB
tdata[3] => treg.DATAB
tdata[4] => treg.DATAB
tdata[5] => treg.DATAB
tdata[6] => treg.DATAB
tdata[7] => treg.DATAB
tdata[8] => treg.DATAB
tdata[9] => treg.DATAB
tdata[10] => treg.DATAB
tdata[11] => treg.DATAB
tdata[12] => treg.DATAB
tdata[13] => treg.DATAB
tdata[14] => treg.DATAB
tdata[15] => treg.DATAB
tdata[16] => treg.DATAB
tdata[17] => treg.DATAB
tdata[18] => treg.DATAB
tdata[19] => treg.DATAB
tdata[20] => treg.DATAB
tdata[21] => treg.DATAB
tdata[22] => treg.DATAB
tdata[23] => treg.DATAB
tdata[24] => treg.DATAB
tdata[25] => treg.DATAB
tdata[26] => treg.DATAB
tdata[27] => treg.DATAB
tdata[28] => treg.DATAB
tdata[29] => treg.DATAB
tdata[30] => treg.DATAB
tdata[31] => treg.DATAB
tdata[32] => treg.DATAB
tdata[33] => treg.DATAB
tdata[34] => treg.DATAB
tdata[35] => treg.DATAB
tdata[36] => treg.DATAB
tdata[37] => treg.DATAB
tdata[38] => treg.DATAB
tdata[39] => treg.DATAB
tdata[40] => treg.DATAB
tdata[41] => treg.DATAB
tdata[42] => treg.DATAB
tdata[43] => treg.DATAB
tdata[44] => treg.DATAB
tdata[45] => treg.DATAB
tdata[46] => treg.DATAB
tdata[47] => treg.DATAB
mlb => sout.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
ss => sdout.IN1
ss => rreg[47].ENA
ss => rreg[46].ENA
ss => rreg[45].ENA
ss => rreg[44].ENA
ss => rreg[43].ENA
ss => rreg[42].ENA
ss => rreg[41].ENA
ss => rreg[40].ENA
ss => rreg[39].ENA
ss => rreg[38].ENA
ss => rreg[37].ENA
ss => rreg[36].ENA
ss => rreg[35].ENA
ss => rreg[34].ENA
ss => rreg[33].ENA
ss => rreg[32].ENA
ss => rreg[31].ENA
ss => rreg[30].ENA
ss => rreg[29].ENA
ss => rreg[28].ENA
ss => rreg[27].ENA
ss => rreg[26].ENA
ss => rreg[25].ENA
ss => rreg[24].ENA
ss => rreg[23].ENA
ss => rreg[22].ENA
ss => rreg[21].ENA
ss => rreg[20].ENA
ss => rreg[19].ENA
ss => rreg[18].ENA
ss => rreg[17].ENA
ss => rreg[16].ENA
ss => rreg[15].ENA
ss => rreg[14].ENA
ss => rreg[13].ENA
ss => rreg[12].ENA
ss => rreg[11].ENA
ss => rreg[10].ENA
ss => rreg[9].ENA
ss => rreg[8].ENA
ss => rreg[7].ENA
ss => rreg[6].ENA
ss => rreg[5].ENA
ss => rreg[4].ENA
ss => rreg[3].ENA
ss => rreg[2].ENA
ss => rreg[1].ENA
ss => rreg[0].ENA
ss => rdata[47]~reg0.ENA
ss => rdata[46]~reg0.ENA
ss => rdata[45]~reg0.ENA
ss => rdata[44]~reg0.ENA
ss => rdata[43]~reg0.ENA
ss => rdata[42]~reg0.ENA
ss => rdata[41]~reg0.ENA
ss => rdata[40]~reg0.ENA
ss => rdata[39]~reg0.ENA
ss => rdata[38]~reg0.ENA
ss => rdata[37]~reg0.ENA
ss => rdata[36]~reg0.ENA
ss => rdata[35]~reg0.ENA
ss => rdata[34]~reg0.ENA
ss => rdata[33]~reg0.ENA
ss => rdata[32]~reg0.ENA
ss => rdata[31]~reg0.ENA
ss => rdata[30]~reg0.ENA
ss => rdata[29]~reg0.ENA
ss => rdata[28]~reg0.ENA
ss => rdata[27]~reg0.ENA
ss => rdata[26]~reg0.ENA
ss => rdata[25]~reg0.ENA
ss => rdata[24]~reg0.ENA
ss => rdata[23]~reg0.ENA
ss => rdata[22]~reg0.ENA
ss => rdata[21]~reg0.ENA
ss => rdata[20]~reg0.ENA
ss => rdata[19]~reg0.ENA
ss => rdata[18]~reg0.ENA
ss => rdata[17]~reg0.ENA
ss => rdata[16]~reg0.ENA
ss => rdata[15]~reg0.ENA
ss => rdata[14]~reg0.ENA
ss => rdata[13]~reg0.ENA
ss => rdata[12]~reg0.ENA
ss => rdata[11]~reg0.ENA
ss => rdata[10]~reg0.ENA
ss => rdata[9]~reg0.ENA
ss => rdata[8]~reg0.ENA
ss => rdata[7]~reg0.ENA
ss => rdata[6]~reg0.ENA
ss => rdata[5]~reg0.ENA
ss => rdata[4]~reg0.ENA
ss => rdata[3]~reg0.ENA
ss => rdata[2]~reg0.ENA
ss => rdata[1]~reg0.ENA
ss => rdata[0]~reg0.ENA
ss => done~reg0.ENA
ss => nb[6].ENA
ss => nb[5].ENA
ss => nb[4].ENA
ss => nb[3].ENA
ss => nb[2].ENA
ss => nb[1].ENA
ss => treg[0].ENA
ss => nb[0].ENA
ss => treg[47].ENA
ss => treg[46].ENA
ss => treg[45].ENA
ss => treg[44].ENA
ss => treg[43].ENA
ss => treg[42].ENA
ss => treg[41].ENA
ss => treg[40].ENA
ss => treg[39].ENA
ss => treg[38].ENA
ss => treg[37].ENA
ss => treg[36].ENA
ss => treg[35].ENA
ss => treg[34].ENA
ss => treg[33].ENA
ss => treg[32].ENA
ss => treg[31].ENA
ss => treg[30].ENA
ss => treg[29].ENA
ss => treg[28].ENA
ss => treg[27].ENA
ss => treg[26].ENA
ss => treg[25].ENA
ss => treg[24].ENA
ss => treg[23].ENA
ss => treg[22].ENA
ss => treg[21].ENA
ss => treg[20].ENA
ss => treg[19].ENA
ss => treg[18].ENA
ss => treg[17].ENA
ss => treg[16].ENA
ss => treg[15].ENA
ss => treg[14].ENA
ss => treg[13].ENA
ss => treg[12].ENA
ss => treg[11].ENA
ss => treg[10].ENA
ss => treg[9].ENA
ss => treg[8].ENA
ss => treg[7].ENA
ss => treg[6].ENA
ss => treg[5].ENA
ss => treg[4].ENA
ss => treg[3].ENA
ss => treg[2].ENA
ss => treg[1].ENA
sck => nb[0].CLK
sck => nb[1].CLK
sck => nb[2].CLK
sck => nb[3].CLK
sck => nb[4].CLK
sck => nb[5].CLK
sck => nb[6].CLK
sck => done~reg0.CLK
sck => rdata[0]~reg0.CLK
sck => rdata[1]~reg0.CLK
sck => rdata[2]~reg0.CLK
sck => rdata[3]~reg0.CLK
sck => rdata[4]~reg0.CLK
sck => rdata[5]~reg0.CLK
sck => rdata[6]~reg0.CLK
sck => rdata[7]~reg0.CLK
sck => rdata[8]~reg0.CLK
sck => rdata[9]~reg0.CLK
sck => rdata[10]~reg0.CLK
sck => rdata[11]~reg0.CLK
sck => rdata[12]~reg0.CLK
sck => rdata[13]~reg0.CLK
sck => rdata[14]~reg0.CLK
sck => rdata[15]~reg0.CLK
sck => rdata[16]~reg0.CLK
sck => rdata[17]~reg0.CLK
sck => rdata[18]~reg0.CLK
sck => rdata[19]~reg0.CLK
sck => rdata[20]~reg0.CLK
sck => rdata[21]~reg0.CLK
sck => rdata[22]~reg0.CLK
sck => rdata[23]~reg0.CLK
sck => rdata[24]~reg0.CLK
sck => rdata[25]~reg0.CLK
sck => rdata[26]~reg0.CLK
sck => rdata[27]~reg0.CLK
sck => rdata[28]~reg0.CLK
sck => rdata[29]~reg0.CLK
sck => rdata[30]~reg0.CLK
sck => rdata[31]~reg0.CLK
sck => rdata[32]~reg0.CLK
sck => rdata[33]~reg0.CLK
sck => rdata[34]~reg0.CLK
sck => rdata[35]~reg0.CLK
sck => rdata[36]~reg0.CLK
sck => rdata[37]~reg0.CLK
sck => rdata[38]~reg0.CLK
sck => rdata[39]~reg0.CLK
sck => rdata[40]~reg0.CLK
sck => rdata[41]~reg0.CLK
sck => rdata[42]~reg0.CLK
sck => rdata[43]~reg0.CLK
sck => rdata[44]~reg0.CLK
sck => rdata[45]~reg0.CLK
sck => rdata[46]~reg0.CLK
sck => rdata[47]~reg0.CLK
sck => rreg[0].CLK
sck => rreg[1].CLK
sck => rreg[2].CLK
sck => rreg[3].CLK
sck => rreg[4].CLK
sck => rreg[5].CLK
sck => rreg[6].CLK
sck => rreg[7].CLK
sck => rreg[8].CLK
sck => rreg[9].CLK
sck => rreg[10].CLK
sck => rreg[11].CLK
sck => rreg[12].CLK
sck => rreg[13].CLK
sck => rreg[14].CLK
sck => rreg[15].CLK
sck => rreg[16].CLK
sck => rreg[17].CLK
sck => rreg[18].CLK
sck => rreg[19].CLK
sck => rreg[20].CLK
sck => rreg[21].CLK
sck => rreg[22].CLK
sck => rreg[23].CLK
sck => rreg[24].CLK
sck => rreg[25].CLK
sck => rreg[26].CLK
sck => rreg[27].CLK
sck => rreg[28].CLK
sck => rreg[29].CLK
sck => rreg[30].CLK
sck => rreg[31].CLK
sck => rreg[32].CLK
sck => rreg[33].CLK
sck => rreg[34].CLK
sck => rreg[35].CLK
sck => rreg[36].CLK
sck => rreg[37].CLK
sck => rreg[38].CLK
sck => rreg[39].CLK
sck => rreg[40].CLK
sck => rreg[41].CLK
sck => rreg[42].CLK
sck => rreg[43].CLK
sck => rreg[44].CLK
sck => rreg[45].CLK
sck => rreg[46].CLK
sck => rreg[47].CLK
sck => treg[0].CLK
sck => treg[1].CLK
sck => treg[2].CLK
sck => treg[3].CLK
sck => treg[4].CLK
sck => treg[5].CLK
sck => treg[6].CLK
sck => treg[7].CLK
sck => treg[8].CLK
sck => treg[9].CLK
sck => treg[10].CLK
sck => treg[11].CLK
sck => treg[12].CLK
sck => treg[13].CLK
sck => treg[14].CLK
sck => treg[15].CLK
sck => treg[16].CLK
sck => treg[17].CLK
sck => treg[18].CLK
sck => treg[19].CLK
sck => treg[20].CLK
sck => treg[21].CLK
sck => treg[22].CLK
sck => treg[23].CLK
sck => treg[24].CLK
sck => treg[25].CLK
sck => treg[26].CLK
sck => treg[27].CLK
sck => treg[28].CLK
sck => treg[29].CLK
sck => treg[30].CLK
sck => treg[31].CLK
sck => treg[32].CLK
sck => treg[33].CLK
sck => treg[34].CLK
sck => treg[35].CLK
sck => treg[36].CLK
sck => treg[37].CLK
sck => treg[38].CLK
sck => treg[39].CLK
sck => treg[40].CLK
sck => treg[41].CLK
sck => treg[42].CLK
sck => treg[43].CLK
sck => treg[44].CLK
sck => treg[45].CLK
sck => treg[46].CLK
sck => treg[47].CLK
sdin => rreg.DATAB
sdin => rreg.DATAA
sdout <= sdout.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[0] <= rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= rdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= rdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= rdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= rdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= rdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= rdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= rdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[15] <= rdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[16] <= rdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[17] <= rdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[18] <= rdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[19] <= rdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[20] <= rdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[21] <= rdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[22] <= rdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[23] <= rdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[24] <= rdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[25] <= rdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[26] <= rdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[27] <= rdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[28] <= rdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[29] <= rdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[30] <= rdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[31] <= rdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[32] <= rdata[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[33] <= rdata[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[34] <= rdata[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[35] <= rdata[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[36] <= rdata[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[37] <= rdata[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[38] <= rdata[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[39] <= rdata[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[40] <= rdata[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[41] <= rdata[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[42] <= rdata[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[43] <= rdata[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[44] <= rdata[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[45] <= rdata[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[46] <= rdata[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[47] <= rdata[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|reset_handler:reset_handler_inst
clock => reset_counter[0].CLK
clock => reset_counter[1].CLK
clock => reset_counter[2].CLK
clock => reset_counter[3].CLK
clock => reset_counter[4].CLK
clock => reset_counter[5].CLK
clock => reset_counter[6].CLK
clock => reset_counter[7].CLK
clock => reset_counter[8].CLK
clock => reset_counter[9].CLK
clock => reset_counter[10].CLK
clock => reset_counter[11].CLK
clock => reset_counter[12].CLK
clock => reset_counter[13].CLK
clock => reset_counter[14].CLK
clock => reset_counter[15].CLK
clock => reset_counter[16].CLK
clock => reset_counter[17].CLK
clock => reset_counter[18].CLK
clock => reset_counter[19].CLK
clock => reset_counter[20].CLK
clock => reset_counter[21].CLK
clock => reset_counter[22].CLK
clock => reset_counter[23].CLK
clock => reset~reg0.CLK
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst
clock => clock.IN6
rate[0] => rate[0].IN2
rate[1] => rate[1].IN2
rate[2] => rate[2].IN2
rate[3] => rate[3].IN2
rate[4] => rate[4].IN2
rate[5] => rate[5].IN2
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
frequency[9] => frequency[9].IN1
frequency[10] => frequency[10].IN1
frequency[11] => frequency[11].IN1
frequency[12] => frequency[12].IN1
frequency[13] => frequency[13].IN1
frequency[14] => frequency[14].IN1
frequency[15] => frequency[15].IN1
frequency[16] => frequency[16].IN1
frequency[17] => frequency[17].IN1
frequency[18] => frequency[18].IN1
frequency[19] => frequency[19].IN1
frequency[20] => frequency[20].IN1
frequency[21] => frequency[21].IN1
frequency[22] => frequency[22].IN1
frequency[23] => frequency[23].IN1
frequency[24] => frequency[24].IN1
frequency[25] => frequency[25].IN1
frequency[26] => frequency[26].IN1
frequency[27] => frequency[27].IN1
frequency[28] => frequency[28].IN1
frequency[29] => frequency[29].IN1
frequency[30] => frequency[30].IN1
frequency[31] => frequency[31].IN1
out_strobe <= firX8R8:fir2.port4
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_data[10] => in_data[10].IN1
in_data[11] => in_data[11].IN1
out_data_I[0] <= firX8R8:fir2.port5
out_data_I[1] <= firX8R8:fir2.port5
out_data_I[2] <= firX8R8:fir2.port5
out_data_I[3] <= firX8R8:fir2.port5
out_data_I[4] <= firX8R8:fir2.port5
out_data_I[5] <= firX8R8:fir2.port5
out_data_I[6] <= firX8R8:fir2.port5
out_data_I[7] <= firX8R8:fir2.port5
out_data_I[8] <= firX8R8:fir2.port5
out_data_I[9] <= firX8R8:fir2.port5
out_data_I[10] <= firX8R8:fir2.port5
out_data_I[11] <= firX8R8:fir2.port5
out_data_I[12] <= firX8R8:fir2.port5
out_data_I[13] <= firX8R8:fir2.port5
out_data_I[14] <= firX8R8:fir2.port5
out_data_I[15] <= firX8R8:fir2.port5
out_data_I[16] <= firX8R8:fir2.port5
out_data_I[17] <= firX8R8:fir2.port5
out_data_I[18] <= firX8R8:fir2.port5
out_data_I[19] <= firX8R8:fir2.port5
out_data_I[20] <= firX8R8:fir2.port5
out_data_I[21] <= firX8R8:fir2.port5
out_data_I[22] <= firX8R8:fir2.port5
out_data_I[23] <= firX8R8:fir2.port5
out_data_Q[0] <= firX8R8:fir2.port6
out_data_Q[1] <= firX8R8:fir2.port6
out_data_Q[2] <= firX8R8:fir2.port6
out_data_Q[3] <= firX8R8:fir2.port6
out_data_Q[4] <= firX8R8:fir2.port6
out_data_Q[5] <= firX8R8:fir2.port6
out_data_Q[6] <= firX8R8:fir2.port6
out_data_Q[7] <= firX8R8:fir2.port6
out_data_Q[8] <= firX8R8:fir2.port6
out_data_Q[9] <= firX8R8:fir2.port6
out_data_Q[10] <= firX8R8:fir2.port6
out_data_Q[11] <= firX8R8:fir2.port6
out_data_Q[12] <= firX8R8:fir2.port6
out_data_Q[13] <= firX8R8:fir2.port6
out_data_Q[14] <= firX8R8:fir2.port6
out_data_Q[15] <= firX8R8:fir2.port6
out_data_Q[16] <= firX8R8:fir2.port6
out_data_Q[17] <= firX8R8:fir2.port6
out_data_Q[18] <= firX8R8:fir2.port6
out_data_Q[19] <= firX8R8:fir2.port6
out_data_Q[20] <= firX8R8:fir2.port6
out_data_Q[21] <= firX8R8:fir2.port6
out_data_Q[22] <= firX8R8:fir2.port6
out_data_Q[23] <= firX8R8:fir2.port6


|radioberry|receiver:NRX[0].receiver_inst|cordic:cordic_inst
clock => Y[14][0].CLK
clock => Y[14][1].CLK
clock => Y[14][2].CLK
clock => Y[14][3].CLK
clock => Y[14][4].CLK
clock => Y[14][5].CLK
clock => Y[14][6].CLK
clock => Y[14][7].CLK
clock => Y[14][8].CLK
clock => Y[14][9].CLK
clock => Y[14][10].CLK
clock => Y[14][11].CLK
clock => Y[14][12].CLK
clock => Y[14][13].CLK
clock => Y[14][14].CLK
clock => Y[14][15].CLK
clock => Y[14][16].CLK
clock => Y[14][17].CLK
clock => X[14][0].CLK
clock => X[14][1].CLK
clock => X[14][2].CLK
clock => X[14][3].CLK
clock => X[14][4].CLK
clock => X[14][5].CLK
clock => X[14][6].CLK
clock => X[14][7].CLK
clock => X[14][8].CLK
clock => X[14][9].CLK
clock => X[14][10].CLK
clock => X[14][11].CLK
clock => X[14][12].CLK
clock => X[14][13].CLK
clock => X[14][14].CLK
clock => X[14][15].CLK
clock => X[14][16].CLK
clock => X[14][17].CLK
clock => Z[13][2].CLK
clock => Y[13][0].CLK
clock => Y[13][1].CLK
clock => Y[13][2].CLK
clock => Y[13][3].CLK
clock => Y[13][4].CLK
clock => Y[13][5].CLK
clock => Y[13][6].CLK
clock => Y[13][7].CLK
clock => Y[13][8].CLK
clock => Y[13][9].CLK
clock => Y[13][10].CLK
clock => Y[13][11].CLK
clock => Y[13][12].CLK
clock => Y[13][13].CLK
clock => Y[13][14].CLK
clock => Y[13][15].CLK
clock => Y[13][16].CLK
clock => Y[13][17].CLK
clock => X[13][0].CLK
clock => X[13][1].CLK
clock => X[13][2].CLK
clock => X[13][3].CLK
clock => X[13][4].CLK
clock => X[13][5].CLK
clock => X[13][6].CLK
clock => X[13][7].CLK
clock => X[13][8].CLK
clock => X[13][9].CLK
clock => X[13][10].CLK
clock => X[13][11].CLK
clock => X[13][12].CLK
clock => X[13][13].CLK
clock => X[13][14].CLK
clock => X[13][15].CLK
clock => X[13][16].CLK
clock => X[13][17].CLK
clock => Z[12][0].CLK
clock => Z[12][1].CLK
clock => Z[12][2].CLK
clock => Z[12][3].CLK
clock => Y[12][0].CLK
clock => Y[12][1].CLK
clock => Y[12][2].CLK
clock => Y[12][3].CLK
clock => Y[12][4].CLK
clock => Y[12][5].CLK
clock => Y[12][6].CLK
clock => Y[12][7].CLK
clock => Y[12][8].CLK
clock => Y[12][9].CLK
clock => Y[12][10].CLK
clock => Y[12][11].CLK
clock => Y[12][12].CLK
clock => Y[12][13].CLK
clock => Y[12][14].CLK
clock => Y[12][15].CLK
clock => Y[12][16].CLK
clock => Y[12][17].CLK
clock => X[12][0].CLK
clock => X[12][1].CLK
clock => X[12][2].CLK
clock => X[12][3].CLK
clock => X[12][4].CLK
clock => X[12][5].CLK
clock => X[12][6].CLK
clock => X[12][7].CLK
clock => X[12][8].CLK
clock => X[12][9].CLK
clock => X[12][10].CLK
clock => X[12][11].CLK
clock => X[12][12].CLK
clock => X[12][13].CLK
clock => X[12][14].CLK
clock => X[12][15].CLK
clock => X[12][16].CLK
clock => X[12][17].CLK
clock => Z[11][0].CLK
clock => Z[11][1].CLK
clock => Z[11][2].CLK
clock => Z[11][3].CLK
clock => Z[11][4].CLK
clock => Y[11][0].CLK
clock => Y[11][1].CLK
clock => Y[11][2].CLK
clock => Y[11][3].CLK
clock => Y[11][4].CLK
clock => Y[11][5].CLK
clock => Y[11][6].CLK
clock => Y[11][7].CLK
clock => Y[11][8].CLK
clock => Y[11][9].CLK
clock => Y[11][10].CLK
clock => Y[11][11].CLK
clock => Y[11][12].CLK
clock => Y[11][13].CLK
clock => Y[11][14].CLK
clock => Y[11][15].CLK
clock => Y[11][16].CLK
clock => Y[11][17].CLK
clock => X[11][0].CLK
clock => X[11][1].CLK
clock => X[11][2].CLK
clock => X[11][3].CLK
clock => X[11][4].CLK
clock => X[11][5].CLK
clock => X[11][6].CLK
clock => X[11][7].CLK
clock => X[11][8].CLK
clock => X[11][9].CLK
clock => X[11][10].CLK
clock => X[11][11].CLK
clock => X[11][12].CLK
clock => X[11][13].CLK
clock => X[11][14].CLK
clock => X[11][15].CLK
clock => X[11][16].CLK
clock => X[11][17].CLK
clock => Z[10][0].CLK
clock => Z[10][1].CLK
clock => Z[10][2].CLK
clock => Z[10][3].CLK
clock => Z[10][4].CLK
clock => Z[10][5].CLK
clock => Y[10][0].CLK
clock => Y[10][1].CLK
clock => Y[10][2].CLK
clock => Y[10][3].CLK
clock => Y[10][4].CLK
clock => Y[10][5].CLK
clock => Y[10][6].CLK
clock => Y[10][7].CLK
clock => Y[10][8].CLK
clock => Y[10][9].CLK
clock => Y[10][10].CLK
clock => Y[10][11].CLK
clock => Y[10][12].CLK
clock => Y[10][13].CLK
clock => Y[10][14].CLK
clock => Y[10][15].CLK
clock => Y[10][16].CLK
clock => Y[10][17].CLK
clock => X[10][0].CLK
clock => X[10][1].CLK
clock => X[10][2].CLK
clock => X[10][3].CLK
clock => X[10][4].CLK
clock => X[10][5].CLK
clock => X[10][6].CLK
clock => X[10][7].CLK
clock => X[10][8].CLK
clock => X[10][9].CLK
clock => X[10][10].CLK
clock => X[10][11].CLK
clock => X[10][12].CLK
clock => X[10][13].CLK
clock => X[10][14].CLK
clock => X[10][15].CLK
clock => X[10][16].CLK
clock => X[10][17].CLK
clock => Z[9][0].CLK
clock => Z[9][1].CLK
clock => Z[9][2].CLK
clock => Z[9][3].CLK
clock => Z[9][4].CLK
clock => Z[9][5].CLK
clock => Z[9][6].CLK
clock => Y[9][0].CLK
clock => Y[9][1].CLK
clock => Y[9][2].CLK
clock => Y[9][3].CLK
clock => Y[9][4].CLK
clock => Y[9][5].CLK
clock => Y[9][6].CLK
clock => Y[9][7].CLK
clock => Y[9][8].CLK
clock => Y[9][9].CLK
clock => Y[9][10].CLK
clock => Y[9][11].CLK
clock => Y[9][12].CLK
clock => Y[9][13].CLK
clock => Y[9][14].CLK
clock => Y[9][15].CLK
clock => Y[9][16].CLK
clock => Y[9][17].CLK
clock => X[9][0].CLK
clock => X[9][1].CLK
clock => X[9][2].CLK
clock => X[9][3].CLK
clock => X[9][4].CLK
clock => X[9][5].CLK
clock => X[9][6].CLK
clock => X[9][7].CLK
clock => X[9][8].CLK
clock => X[9][9].CLK
clock => X[9][10].CLK
clock => X[9][11].CLK
clock => X[9][12].CLK
clock => X[9][13].CLK
clock => X[9][14].CLK
clock => X[9][15].CLK
clock => X[9][16].CLK
clock => X[9][17].CLK
clock => Z[8][0].CLK
clock => Z[8][1].CLK
clock => Z[8][2].CLK
clock => Z[8][3].CLK
clock => Z[8][4].CLK
clock => Z[8][5].CLK
clock => Z[8][6].CLK
clock => Z[8][7].CLK
clock => Y[8][0].CLK
clock => Y[8][1].CLK
clock => Y[8][2].CLK
clock => Y[8][3].CLK
clock => Y[8][4].CLK
clock => Y[8][5].CLK
clock => Y[8][6].CLK
clock => Y[8][7].CLK
clock => Y[8][8].CLK
clock => Y[8][9].CLK
clock => Y[8][10].CLK
clock => Y[8][11].CLK
clock => Y[8][12].CLK
clock => Y[8][13].CLK
clock => Y[8][14].CLK
clock => Y[8][15].CLK
clock => Y[8][16].CLK
clock => Y[8][17].CLK
clock => X[8][0].CLK
clock => X[8][1].CLK
clock => X[8][2].CLK
clock => X[8][3].CLK
clock => X[8][4].CLK
clock => X[8][5].CLK
clock => X[8][6].CLK
clock => X[8][7].CLK
clock => X[8][8].CLK
clock => X[8][9].CLK
clock => X[8][10].CLK
clock => X[8][11].CLK
clock => X[8][12].CLK
clock => X[8][13].CLK
clock => X[8][14].CLK
clock => X[8][15].CLK
clock => X[8][16].CLK
clock => X[8][17].CLK
clock => Z[7][0].CLK
clock => Z[7][1].CLK
clock => Z[7][2].CLK
clock => Z[7][3].CLK
clock => Z[7][4].CLK
clock => Z[7][5].CLK
clock => Z[7][6].CLK
clock => Z[7][7].CLK
clock => Z[7][8].CLK
clock => Y[7][0].CLK
clock => Y[7][1].CLK
clock => Y[7][2].CLK
clock => Y[7][3].CLK
clock => Y[7][4].CLK
clock => Y[7][5].CLK
clock => Y[7][6].CLK
clock => Y[7][7].CLK
clock => Y[7][8].CLK
clock => Y[7][9].CLK
clock => Y[7][10].CLK
clock => Y[7][11].CLK
clock => Y[7][12].CLK
clock => Y[7][13].CLK
clock => Y[7][14].CLK
clock => Y[7][15].CLK
clock => Y[7][16].CLK
clock => Y[7][17].CLK
clock => X[7][0].CLK
clock => X[7][1].CLK
clock => X[7][2].CLK
clock => X[7][3].CLK
clock => X[7][4].CLK
clock => X[7][5].CLK
clock => X[7][6].CLK
clock => X[7][7].CLK
clock => X[7][8].CLK
clock => X[7][9].CLK
clock => X[7][10].CLK
clock => X[7][11].CLK
clock => X[7][12].CLK
clock => X[7][13].CLK
clock => X[7][14].CLK
clock => X[7][15].CLK
clock => X[7][16].CLK
clock => X[7][17].CLK
clock => Z[6][0].CLK
clock => Z[6][1].CLK
clock => Z[6][2].CLK
clock => Z[6][3].CLK
clock => Z[6][4].CLK
clock => Z[6][5].CLK
clock => Z[6][6].CLK
clock => Z[6][7].CLK
clock => Z[6][8].CLK
clock => Z[6][9].CLK
clock => Y[6][0].CLK
clock => Y[6][1].CLK
clock => Y[6][2].CLK
clock => Y[6][3].CLK
clock => Y[6][4].CLK
clock => Y[6][5].CLK
clock => Y[6][6].CLK
clock => Y[6][7].CLK
clock => Y[6][8].CLK
clock => Y[6][9].CLK
clock => Y[6][10].CLK
clock => Y[6][11].CLK
clock => Y[6][12].CLK
clock => Y[6][13].CLK
clock => Y[6][14].CLK
clock => Y[6][15].CLK
clock => Y[6][16].CLK
clock => Y[6][17].CLK
clock => X[6][0].CLK
clock => X[6][1].CLK
clock => X[6][2].CLK
clock => X[6][3].CLK
clock => X[6][4].CLK
clock => X[6][5].CLK
clock => X[6][6].CLK
clock => X[6][7].CLK
clock => X[6][8].CLK
clock => X[6][9].CLK
clock => X[6][10].CLK
clock => X[6][11].CLK
clock => X[6][12].CLK
clock => X[6][13].CLK
clock => X[6][14].CLK
clock => X[6][15].CLK
clock => X[6][16].CLK
clock => X[6][17].CLK
clock => Z[5][0].CLK
clock => Z[5][1].CLK
clock => Z[5][2].CLK
clock => Z[5][3].CLK
clock => Z[5][4].CLK
clock => Z[5][5].CLK
clock => Z[5][6].CLK
clock => Z[5][7].CLK
clock => Z[5][8].CLK
clock => Z[5][9].CLK
clock => Z[5][10].CLK
clock => Y[5][0].CLK
clock => Y[5][1].CLK
clock => Y[5][2].CLK
clock => Y[5][3].CLK
clock => Y[5][4].CLK
clock => Y[5][5].CLK
clock => Y[5][6].CLK
clock => Y[5][7].CLK
clock => Y[5][8].CLK
clock => Y[5][9].CLK
clock => Y[5][10].CLK
clock => Y[5][11].CLK
clock => Y[5][12].CLK
clock => Y[5][13].CLK
clock => Y[5][14].CLK
clock => Y[5][15].CLK
clock => Y[5][16].CLK
clock => Y[5][17].CLK
clock => X[5][0].CLK
clock => X[5][1].CLK
clock => X[5][2].CLK
clock => X[5][3].CLK
clock => X[5][4].CLK
clock => X[5][5].CLK
clock => X[5][6].CLK
clock => X[5][7].CLK
clock => X[5][8].CLK
clock => X[5][9].CLK
clock => X[5][10].CLK
clock => X[5][11].CLK
clock => X[5][12].CLK
clock => X[5][13].CLK
clock => X[5][14].CLK
clock => X[5][15].CLK
clock => X[5][16].CLK
clock => X[5][17].CLK
clock => Z[4][0].CLK
clock => Z[4][1].CLK
clock => Z[4][2].CLK
clock => Z[4][3].CLK
clock => Z[4][4].CLK
clock => Z[4][5].CLK
clock => Z[4][6].CLK
clock => Z[4][7].CLK
clock => Z[4][8].CLK
clock => Z[4][9].CLK
clock => Z[4][10].CLK
clock => Z[4][11].CLK
clock => Y[4][0].CLK
clock => Y[4][1].CLK
clock => Y[4][2].CLK
clock => Y[4][3].CLK
clock => Y[4][4].CLK
clock => Y[4][5].CLK
clock => Y[4][6].CLK
clock => Y[4][7].CLK
clock => Y[4][8].CLK
clock => Y[4][9].CLK
clock => Y[4][10].CLK
clock => Y[4][11].CLK
clock => Y[4][12].CLK
clock => Y[4][13].CLK
clock => Y[4][14].CLK
clock => Y[4][15].CLK
clock => Y[4][16].CLK
clock => Y[4][17].CLK
clock => X[4][0].CLK
clock => X[4][1].CLK
clock => X[4][2].CLK
clock => X[4][3].CLK
clock => X[4][4].CLK
clock => X[4][5].CLK
clock => X[4][6].CLK
clock => X[4][7].CLK
clock => X[4][8].CLK
clock => X[4][9].CLK
clock => X[4][10].CLK
clock => X[4][11].CLK
clock => X[4][12].CLK
clock => X[4][13].CLK
clock => X[4][14].CLK
clock => X[4][15].CLK
clock => X[4][16].CLK
clock => X[4][17].CLK
clock => Z[3][0].CLK
clock => Z[3][1].CLK
clock => Z[3][2].CLK
clock => Z[3][3].CLK
clock => Z[3][4].CLK
clock => Z[3][5].CLK
clock => Z[3][6].CLK
clock => Z[3][7].CLK
clock => Z[3][8].CLK
clock => Z[3][9].CLK
clock => Z[3][10].CLK
clock => Z[3][11].CLK
clock => Z[3][12].CLK
clock => Y[3][0].CLK
clock => Y[3][1].CLK
clock => Y[3][2].CLK
clock => Y[3][3].CLK
clock => Y[3][4].CLK
clock => Y[3][5].CLK
clock => Y[3][6].CLK
clock => Y[3][7].CLK
clock => Y[3][8].CLK
clock => Y[3][9].CLK
clock => Y[3][10].CLK
clock => Y[3][11].CLK
clock => Y[3][12].CLK
clock => Y[3][13].CLK
clock => Y[3][14].CLK
clock => Y[3][15].CLK
clock => Y[3][16].CLK
clock => Y[3][17].CLK
clock => X[3][0].CLK
clock => X[3][1].CLK
clock => X[3][2].CLK
clock => X[3][3].CLK
clock => X[3][4].CLK
clock => X[3][5].CLK
clock => X[3][6].CLK
clock => X[3][7].CLK
clock => X[3][8].CLK
clock => X[3][9].CLK
clock => X[3][10].CLK
clock => X[3][11].CLK
clock => X[3][12].CLK
clock => X[3][13].CLK
clock => X[3][14].CLK
clock => X[3][15].CLK
clock => X[3][16].CLK
clock => X[3][17].CLK
clock => Z[2][0].CLK
clock => Z[2][1].CLK
clock => Z[2][2].CLK
clock => Z[2][3].CLK
clock => Z[2][4].CLK
clock => Z[2][5].CLK
clock => Z[2][6].CLK
clock => Z[2][7].CLK
clock => Z[2][8].CLK
clock => Z[2][9].CLK
clock => Z[2][10].CLK
clock => Z[2][11].CLK
clock => Z[2][12].CLK
clock => Z[2][13].CLK
clock => Y[2][0].CLK
clock => Y[2][1].CLK
clock => Y[2][2].CLK
clock => Y[2][3].CLK
clock => Y[2][4].CLK
clock => Y[2][5].CLK
clock => Y[2][6].CLK
clock => Y[2][7].CLK
clock => Y[2][8].CLK
clock => Y[2][9].CLK
clock => Y[2][10].CLK
clock => Y[2][11].CLK
clock => Y[2][12].CLK
clock => Y[2][13].CLK
clock => Y[2][14].CLK
clock => Y[2][15].CLK
clock => Y[2][16].CLK
clock => Y[2][17].CLK
clock => X[2][0].CLK
clock => X[2][1].CLK
clock => X[2][2].CLK
clock => X[2][3].CLK
clock => X[2][4].CLK
clock => X[2][5].CLK
clock => X[2][6].CLK
clock => X[2][7].CLK
clock => X[2][8].CLK
clock => X[2][9].CLK
clock => X[2][10].CLK
clock => X[2][11].CLK
clock => X[2][12].CLK
clock => X[2][13].CLK
clock => X[2][14].CLK
clock => X[2][15].CLK
clock => X[2][16].CLK
clock => X[2][17].CLK
clock => Z[1][0].CLK
clock => Z[1][1].CLK
clock => Z[1][2].CLK
clock => Z[1][3].CLK
clock => Z[1][4].CLK
clock => Z[1][5].CLK
clock => Z[1][6].CLK
clock => Z[1][7].CLK
clock => Z[1][8].CLK
clock => Z[1][9].CLK
clock => Z[1][10].CLK
clock => Z[1][11].CLK
clock => Z[1][12].CLK
clock => Z[1][13].CLK
clock => Z[1][14].CLK
clock => Y[1][0].CLK
clock => Y[1][1].CLK
clock => Y[1][2].CLK
clock => Y[1][3].CLK
clock => Y[1][4].CLK
clock => Y[1][5].CLK
clock => Y[1][6].CLK
clock => Y[1][7].CLK
clock => Y[1][8].CLK
clock => Y[1][9].CLK
clock => Y[1][10].CLK
clock => Y[1][11].CLK
clock => Y[1][12].CLK
clock => Y[1][13].CLK
clock => Y[1][14].CLK
clock => Y[1][15].CLK
clock => Y[1][16].CLK
clock => Y[1][17].CLK
clock => X[1][0].CLK
clock => X[1][1].CLK
clock => X[1][2].CLK
clock => X[1][3].CLK
clock => X[1][4].CLK
clock => X[1][5].CLK
clock => X[1][6].CLK
clock => X[1][7].CLK
clock => X[1][8].CLK
clock => X[1][9].CLK
clock => X[1][10].CLK
clock => X[1][11].CLK
clock => X[1][12].CLK
clock => X[1][13].CLK
clock => X[1][14].CLK
clock => X[1][15].CLK
clock => X[1][16].CLK
clock => X[1][17].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => phase[2].CLK
clock => phase[3].CLK
clock => phase[4].CLK
clock => phase[5].CLK
clock => phase[6].CLK
clock => phase[7].CLK
clock => phase[8].CLK
clock => phase[9].CLK
clock => phase[10].CLK
clock => phase[11].CLK
clock => phase[12].CLK
clock => phase[13].CLK
clock => phase[14].CLK
clock => phase[15].CLK
clock => phase[16].CLK
clock => phase[17].CLK
clock => phase[18].CLK
clock => phase[19].CLK
clock => phase[20].CLK
clock => phase[21].CLK
clock => phase[22].CLK
clock => phase[23].CLK
clock => phase[24].CLK
clock => phase[25].CLK
clock => phase[26].CLK
clock => phase[27].CLK
clock => phase[28].CLK
clock => phase[29].CLK
clock => phase[30].CLK
clock => phase[31].CLK
clock => Z[0][0].CLK
clock => Z[0][1].CLK
clock => Z[0][2].CLK
clock => Z[0][3].CLK
clock => Z[0][4].CLK
clock => Z[0][5].CLK
clock => Z[0][6].CLK
clock => Z[0][7].CLK
clock => Z[0][8].CLK
clock => Z[0][9].CLK
clock => Z[0][10].CLK
clock => Z[0][11].CLK
clock => Z[0][12].CLK
clock => Z[0][13].CLK
clock => Z[0][14].CLK
clock => Z[0][15].CLK
clock => Y[0][0].CLK
clock => Y[0][1].CLK
clock => Y[0][2].CLK
clock => Y[0][3].CLK
clock => Y[0][4].CLK
clock => Y[0][5].CLK
clock => Y[0][6].CLK
clock => Y[0][7].CLK
clock => Y[0][8].CLK
clock => Y[0][9].CLK
clock => Y[0][10].CLK
clock => Y[0][11].CLK
clock => Y[0][12].CLK
clock => Y[0][13].CLK
clock => Y[0][14].CLK
clock => Y[0][15].CLK
clock => Y[0][16].CLK
clock => Y[0][17].CLK
clock => X[0][0].CLK
clock => X[0][1].CLK
clock => X[0][2].CLK
clock => X[0][3].CLK
clock => X[0][4].CLK
clock => X[0][5].CLK
clock => X[0][6].CLK
clock => X[0][7].CLK
clock => X[0][8].CLK
clock => X[0][9].CLK
clock => X[0][10].CLK
clock => X[0][11].CLK
clock => X[0][12].CLK
clock => X[0][13].CLK
clock => X[0][14].CLK
clock => X[0][15].CLK
clock => X[0][16].CLK
clock => X[0][17].CLK
frequency[0] => Add1.IN32
frequency[1] => Add1.IN31
frequency[2] => Add1.IN30
frequency[3] => Add1.IN29
frequency[4] => Add1.IN28
frequency[5] => Add1.IN27
frequency[6] => Add1.IN26
frequency[7] => Add1.IN25
frequency[8] => Add1.IN24
frequency[9] => Add1.IN23
frequency[10] => Add1.IN22
frequency[11] => Add1.IN21
frequency[12] => Add1.IN20
frequency[13] => Add1.IN19
frequency[14] => Add1.IN18
frequency[15] => Add1.IN17
frequency[16] => Add1.IN16
frequency[17] => Add1.IN15
frequency[18] => Add1.IN14
frequency[19] => Add1.IN13
frequency[20] => Add1.IN12
frequency[21] => Add1.IN11
frequency[22] => Add1.IN10
frequency[23] => Add1.IN9
frequency[24] => Add1.IN8
frequency[25] => Add1.IN7
frequency[26] => Add1.IN6
frequency[27] => Add1.IN5
frequency[28] => Add1.IN4
frequency[29] => Add1.IN3
frequency[30] => Add1.IN2
frequency[31] => Add1.IN1
in_data[0] => Mux12.IN2
in_data[0] => Mux12.IN3
in_data[0] => Mux30.IN2
in_data[0] => Mux30.IN3
in_data[0] => Add0.IN19
in_data[1] => Mux11.IN2
in_data[1] => Mux11.IN3
in_data[1] => Mux29.IN2
in_data[1] => Mux29.IN3
in_data[1] => Add0.IN18
in_data[2] => Mux10.IN2
in_data[2] => Mux10.IN3
in_data[2] => Mux28.IN2
in_data[2] => Mux28.IN3
in_data[2] => Add0.IN17
in_data[3] => Mux9.IN2
in_data[3] => Mux9.IN3
in_data[3] => Mux27.IN2
in_data[3] => Mux27.IN3
in_data[3] => Add0.IN16
in_data[4] => Mux8.IN2
in_data[4] => Mux8.IN3
in_data[4] => Mux26.IN2
in_data[4] => Mux26.IN3
in_data[4] => Add0.IN15
in_data[5] => Mux7.IN2
in_data[5] => Mux7.IN3
in_data[5] => Mux25.IN2
in_data[5] => Mux25.IN3
in_data[5] => Add0.IN14
in_data[6] => Mux6.IN2
in_data[6] => Mux6.IN3
in_data[6] => Mux24.IN2
in_data[6] => Mux24.IN3
in_data[6] => Add0.IN13
in_data[7] => Mux5.IN2
in_data[7] => Mux5.IN3
in_data[7] => Mux23.IN2
in_data[7] => Mux23.IN3
in_data[7] => Add0.IN12
in_data[8] => Mux4.IN2
in_data[8] => Mux4.IN3
in_data[8] => Mux22.IN2
in_data[8] => Mux22.IN3
in_data[8] => Add0.IN11
in_data[9] => Mux3.IN2
in_data[9] => Mux3.IN3
in_data[9] => Mux21.IN2
in_data[9] => Mux21.IN3
in_data[9] => Add0.IN10
in_data[10] => Mux2.IN2
in_data[10] => Mux2.IN3
in_data[10] => Mux20.IN2
in_data[10] => Mux20.IN3
in_data[10] => Add0.IN9
in_data[11] => Mux1.IN2
in_data[11] => Mux1.IN3
in_data[11] => Mux19.IN2
in_data[11] => Mux19.IN3
in_data[11] => Mux0.IN2
in_data[11] => Mux0.IN3
in_data[11] => Mux18.IN2
in_data[11] => Mux18.IN3
in_data[11] => Add0.IN7
in_data[11] => Add0.IN8
out_data_I[0] <= X[14][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[1] <= X[14][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[2] <= X[14][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[3] <= X[14][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[4] <= X[14][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[5] <= X[14][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[6] <= X[14][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[7] <= X[14][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[8] <= X[14][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[9] <= X[14][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[10] <= X[14][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[11] <= X[14][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[12] <= X[14][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[13] <= X[14][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[14] <= X[14][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[15] <= X[14][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[16] <= X[14][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[17] <= X[14][17].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[0] <= Y[14][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[1] <= Y[14][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[2] <= Y[14][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[3] <= Y[14][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[4] <= Y[14][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[5] <= Y[14][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[6] <= Y[14][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[7] <= Y[14][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[8] <= Y[14][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[9] <= Y[14][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[10] <= Y[14][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[11] <= Y[14][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[12] <= Y[14][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[13] <= Y[14][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[14] <= Y[14][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[15] <= Y[14][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[16] <= Y[14][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[17] <= Y[14][17].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_I2
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN10
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_Q2
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN10
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1
decimation[0] => Add0.IN12
decimation[0] => Decoder0.IN5
decimation[1] => Add0.IN11
decimation[1] => Decoder0.IN4
decimation[2] => Add0.IN10
decimation[2] => Decoder0.IN3
decimation[3] => Add0.IN9
decimation[3] => Decoder0.IN2
decimation[4] => Add0.IN8
decimation[4] => Decoder0.IN1
decimation[5] => Add0.IN7
decimation[5] => Decoder0.IN0
clock => clock.IN10
in_strobe => in_strobe.IN5
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN24
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1
decimation[0] => Add0.IN12
decimation[0] => Decoder0.IN5
decimation[1] => Add0.IN11
decimation[1] => Decoder0.IN4
decimation[2] => Add0.IN10
decimation[2] => Decoder0.IN3
decimation[3] => Add0.IN9
decimation[3] => Decoder0.IN2
decimation[4] => Add0.IN8
decimation[4] => Decoder0.IN1
decimation[5] => Add0.IN7
decimation[5] => Decoder0.IN0
clock => clock.IN10
in_strobe => in_strobe.IN5
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN24
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2
clock => clock.IN8
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => weA.IN1
x_avail => weB.IN1
x_avail => weC.IN1
x_avail => weD.IN1
x_avail => weE.IN1
x_avail => weF.IN1
x_avail => weG.IN1
x_avail => weH.IN1
x_avail => Iacc[2].ENA
x_avail => Iacc[1].ENA
x_avail => Iacc[0].ENA
x_avail => Iacc[3].ENA
x_avail => Iacc[4].ENA
x_avail => Iacc[5].ENA
x_avail => Iacc[6].ENA
x_avail => Iacc[7].ENA
x_avail => Iacc[8].ENA
x_avail => Iacc[9].ENA
x_avail => Iacc[10].ENA
x_avail => Iacc[11].ENA
x_avail => Iacc[12].ENA
x_avail => Iacc[13].ENA
x_avail => Iacc[14].ENA
x_avail => Iacc[15].ENA
x_avail => Iacc[16].ENA
x_avail => Iacc[17].ENA
x_avail => Iacc[18].ENA
x_avail => Iacc[19].ENA
x_avail => Iacc[20].ENA
x_avail => Iacc[21].ENA
x_avail => Iacc[22].ENA
x_avail => Iacc[23].ENA
x_avail => Racc[0].ENA
x_avail => Racc[1].ENA
x_avail => Racc[2].ENA
x_avail => Racc[3].ENA
x_avail => Racc[4].ENA
x_avail => Racc[5].ENA
x_avail => Racc[6].ENA
x_avail => Racc[7].ENA
x_avail => Racc[8].ENA
x_avail => Racc[9].ENA
x_avail => Racc[10].ENA
x_avail => Racc[11].ENA
x_avail => Racc[12].ENA
x_avail => Racc[13].ENA
x_avail => Racc[14].ENA
x_avail => Racc[15].ENA
x_avail => Racc[16].ENA
x_avail => Racc[17].ENA
x_avail => Racc[18].ENA
x_avail => Racc[19].ENA
x_avail => Racc[20].ENA
x_avail => Racc[21].ENA
x_avail => Racc[22].ENA
x_avail => Racc[23].ENA
x_real[0] => x_real[0].IN8
x_real[1] => x_real[1].IN8
x_real[2] => x_real[2].IN8
x_real[3] => x_real[3].IN8
x_real[4] => x_real[4].IN8
x_real[5] => x_real[5].IN8
x_real[6] => x_real[6].IN8
x_real[7] => x_real[7].IN8
x_real[8] => x_real[8].IN8
x_real[9] => x_real[9].IN8
x_real[10] => x_real[10].IN8
x_real[11] => x_real[11].IN8
x_real[12] => x_real[12].IN8
x_real[13] => x_real[13].IN8
x_real[14] => x_real[14].IN8
x_real[15] => x_real[15].IN8
x_real[16] => x_real[16].IN8
x_real[17] => x_real[17].IN8
x_imag[0] => x_imag[0].IN8
x_imag[1] => x_imag[1].IN8
x_imag[2] => x_imag[2].IN8
x_imag[3] => x_imag[3].IN8
x_imag[4] => x_imag[4].IN8
x_imag[5] => x_imag[5].IN8
x_imag[6] => x_imag[6].IN8
x_imag[7] => x_imag[7].IN8
x_imag[8] => x_imag[8].IN8
x_imag[9] => x_imag[9].IN8
x_imag[10] => x_imag[10].IN8
x_imag[11] => x_imag[11].IN8
x_imag[12] => x_imag[12].IN8
x_imag[13] => x_imag[13].IN8
x_imag[14] => x_imag[14].IN8
x_imag[15] => x_imag[15].IN8
x_imag[16] => x_imag[16].IN8
x_imag[17] => x_imag[17].IN8
y_avail <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
y_real[0] <= Racc[0].DB_MAX_OUTPUT_PORT_TYPE
y_real[1] <= Racc[1].DB_MAX_OUTPUT_PORT_TYPE
y_real[2] <= Racc[2].DB_MAX_OUTPUT_PORT_TYPE
y_real[3] <= Racc[3].DB_MAX_OUTPUT_PORT_TYPE
y_real[4] <= Racc[4].DB_MAX_OUTPUT_PORT_TYPE
y_real[5] <= Racc[5].DB_MAX_OUTPUT_PORT_TYPE
y_real[6] <= Racc[6].DB_MAX_OUTPUT_PORT_TYPE
y_real[7] <= Racc[7].DB_MAX_OUTPUT_PORT_TYPE
y_real[8] <= Racc[8].DB_MAX_OUTPUT_PORT_TYPE
y_real[9] <= Racc[9].DB_MAX_OUTPUT_PORT_TYPE
y_real[10] <= Racc[10].DB_MAX_OUTPUT_PORT_TYPE
y_real[11] <= Racc[11].DB_MAX_OUTPUT_PORT_TYPE
y_real[12] <= Racc[12].DB_MAX_OUTPUT_PORT_TYPE
y_real[13] <= Racc[13].DB_MAX_OUTPUT_PORT_TYPE
y_real[14] <= Racc[14].DB_MAX_OUTPUT_PORT_TYPE
y_real[15] <= Racc[15].DB_MAX_OUTPUT_PORT_TYPE
y_real[16] <= Racc[16].DB_MAX_OUTPUT_PORT_TYPE
y_real[17] <= Racc[17].DB_MAX_OUTPUT_PORT_TYPE
y_real[18] <= Racc[18].DB_MAX_OUTPUT_PORT_TYPE
y_real[19] <= Racc[19].DB_MAX_OUTPUT_PORT_TYPE
y_real[20] <= Racc[20].DB_MAX_OUTPUT_PORT_TYPE
y_real[21] <= Racc[21].DB_MAX_OUTPUT_PORT_TYPE
y_real[22] <= Racc[22].DB_MAX_OUTPUT_PORT_TYPE
y_real[23] <= Racc[23].DB_MAX_OUTPUT_PORT_TYPE
y_imag[0] <= Iacc[0].DB_MAX_OUTPUT_PORT_TYPE
y_imag[1] <= Iacc[1].DB_MAX_OUTPUT_PORT_TYPE
y_imag[2] <= Iacc[2].DB_MAX_OUTPUT_PORT_TYPE
y_imag[3] <= Iacc[3].DB_MAX_OUTPUT_PORT_TYPE
y_imag[4] <= Iacc[4].DB_MAX_OUTPUT_PORT_TYPE
y_imag[5] <= Iacc[5].DB_MAX_OUTPUT_PORT_TYPE
y_imag[6] <= Iacc[6].DB_MAX_OUTPUT_PORT_TYPE
y_imag[7] <= Iacc[7].DB_MAX_OUTPUT_PORT_TYPE
y_imag[8] <= Iacc[8].DB_MAX_OUTPUT_PORT_TYPE
y_imag[9] <= Iacc[9].DB_MAX_OUTPUT_PORT_TYPE
y_imag[10] <= Iacc[10].DB_MAX_OUTPUT_PORT_TYPE
y_imag[11] <= Iacc[11].DB_MAX_OUTPUT_PORT_TYPE
y_imag[12] <= Iacc[12].DB_MAX_OUTPUT_PORT_TYPE
y_imag[13] <= Iacc[13].DB_MAX_OUTPUT_PORT_TYPE
y_imag[14] <= Iacc[14].DB_MAX_OUTPUT_PORT_TYPE
y_imag[15] <= Iacc[15].DB_MAX_OUTPUT_PORT_TYPE
y_imag[16] <= Iacc[16].DB_MAX_OUTPUT_PORT_TYPE
y_imag[17] <= Iacc[17].DB_MAX_OUTPUT_PORT_TYPE
y_imag[18] <= Iacc[18].DB_MAX_OUTPUT_PORT_TYPE
y_imag[19] <= Iacc[19].DB_MAX_OUTPUT_PORT_TYPE
y_imag[20] <= Iacc[20].DB_MAX_OUTPUT_PORT_TYPE
y_imag[21] <= Iacc[21].DB_MAX_OUTPUT_PORT_TYPE
y_imag[22] <= Iacc[22].DB_MAX_OUTPUT_PORT_TYPE
y_imag[23] <= Iacc[23].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a991:auto_generated.address_a[0]
address_a[1] => altsyncram_a991:auto_generated.address_a[1]
address_a[2] => altsyncram_a991:auto_generated.address_a[2]
address_a[3] => altsyncram_a991:auto_generated.address_a[3]
address_a[4] => altsyncram_a991:auto_generated.address_a[4]
address_a[5] => altsyncram_a991:auto_generated.address_a[5]
address_a[6] => altsyncram_a991:auto_generated.address_a[6]
address_a[7] => altsyncram_a991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a991:auto_generated.q_a[0]
q_a[1] <= altsyncram_a991:auto_generated.q_a[1]
q_a[2] <= altsyncram_a991:auto_generated.q_a[2]
q_a[3] <= altsyncram_a991:auto_generated.q_a[3]
q_a[4] <= altsyncram_a991:auto_generated.q_a[4]
q_a[5] <= altsyncram_a991:auto_generated.q_a[5]
q_a[6] <= altsyncram_a991:auto_generated.q_a[6]
q_a[7] <= altsyncram_a991:auto_generated.q_a[7]
q_a[8] <= altsyncram_a991:auto_generated.q_a[8]
q_a[9] <= altsyncram_a991:auto_generated.q_a[9]
q_a[10] <= altsyncram_a991:auto_generated.q_a[10]
q_a[11] <= altsyncram_a991:auto_generated.q_a[11]
q_a[12] <= altsyncram_a991:auto_generated.q_a[12]
q_a[13] <= altsyncram_a991:auto_generated.q_a[13]
q_a[14] <= altsyncram_a991:auto_generated.q_a[14]
q_a[15] <= altsyncram_a991:auto_generated.q_a[15]
q_a[16] <= altsyncram_a991:auto_generated.q_a[16]
q_a[17] <= altsyncram_a991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b991:auto_generated.address_a[0]
address_a[1] => altsyncram_b991:auto_generated.address_a[1]
address_a[2] => altsyncram_b991:auto_generated.address_a[2]
address_a[3] => altsyncram_b991:auto_generated.address_a[3]
address_a[4] => altsyncram_b991:auto_generated.address_a[4]
address_a[5] => altsyncram_b991:auto_generated.address_a[5]
address_a[6] => altsyncram_b991:auto_generated.address_a[6]
address_a[7] => altsyncram_b991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b991:auto_generated.q_a[0]
q_a[1] <= altsyncram_b991:auto_generated.q_a[1]
q_a[2] <= altsyncram_b991:auto_generated.q_a[2]
q_a[3] <= altsyncram_b991:auto_generated.q_a[3]
q_a[4] <= altsyncram_b991:auto_generated.q_a[4]
q_a[5] <= altsyncram_b991:auto_generated.q_a[5]
q_a[6] <= altsyncram_b991:auto_generated.q_a[6]
q_a[7] <= altsyncram_b991:auto_generated.q_a[7]
q_a[8] <= altsyncram_b991:auto_generated.q_a[8]
q_a[9] <= altsyncram_b991:auto_generated.q_a[9]
q_a[10] <= altsyncram_b991:auto_generated.q_a[10]
q_a[11] <= altsyncram_b991:auto_generated.q_a[11]
q_a[12] <= altsyncram_b991:auto_generated.q_a[12]
q_a[13] <= altsyncram_b991:auto_generated.q_a[13]
q_a[14] <= altsyncram_b991:auto_generated.q_a[14]
q_a[15] <= altsyncram_b991:auto_generated.q_a[15]
q_a[16] <= altsyncram_b991:auto_generated.q_a[16]
q_a[17] <= altsyncram_b991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c991:auto_generated.address_a[0]
address_a[1] => altsyncram_c991:auto_generated.address_a[1]
address_a[2] => altsyncram_c991:auto_generated.address_a[2]
address_a[3] => altsyncram_c991:auto_generated.address_a[3]
address_a[4] => altsyncram_c991:auto_generated.address_a[4]
address_a[5] => altsyncram_c991:auto_generated.address_a[5]
address_a[6] => altsyncram_c991:auto_generated.address_a[6]
address_a[7] => altsyncram_c991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c991:auto_generated.q_a[0]
q_a[1] <= altsyncram_c991:auto_generated.q_a[1]
q_a[2] <= altsyncram_c991:auto_generated.q_a[2]
q_a[3] <= altsyncram_c991:auto_generated.q_a[3]
q_a[4] <= altsyncram_c991:auto_generated.q_a[4]
q_a[5] <= altsyncram_c991:auto_generated.q_a[5]
q_a[6] <= altsyncram_c991:auto_generated.q_a[6]
q_a[7] <= altsyncram_c991:auto_generated.q_a[7]
q_a[8] <= altsyncram_c991:auto_generated.q_a[8]
q_a[9] <= altsyncram_c991:auto_generated.q_a[9]
q_a[10] <= altsyncram_c991:auto_generated.q_a[10]
q_a[11] <= altsyncram_c991:auto_generated.q_a[11]
q_a[12] <= altsyncram_c991:auto_generated.q_a[12]
q_a[13] <= altsyncram_c991:auto_generated.q_a[13]
q_a[14] <= altsyncram_c991:auto_generated.q_a[14]
q_a[15] <= altsyncram_c991:auto_generated.q_a[15]
q_a[16] <= altsyncram_c991:auto_generated.q_a[16]
q_a[17] <= altsyncram_c991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d991:auto_generated.address_a[0]
address_a[1] => altsyncram_d991:auto_generated.address_a[1]
address_a[2] => altsyncram_d991:auto_generated.address_a[2]
address_a[3] => altsyncram_d991:auto_generated.address_a[3]
address_a[4] => altsyncram_d991:auto_generated.address_a[4]
address_a[5] => altsyncram_d991:auto_generated.address_a[5]
address_a[6] => altsyncram_d991:auto_generated.address_a[6]
address_a[7] => altsyncram_d991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d991:auto_generated.q_a[0]
q_a[1] <= altsyncram_d991:auto_generated.q_a[1]
q_a[2] <= altsyncram_d991:auto_generated.q_a[2]
q_a[3] <= altsyncram_d991:auto_generated.q_a[3]
q_a[4] <= altsyncram_d991:auto_generated.q_a[4]
q_a[5] <= altsyncram_d991:auto_generated.q_a[5]
q_a[6] <= altsyncram_d991:auto_generated.q_a[6]
q_a[7] <= altsyncram_d991:auto_generated.q_a[7]
q_a[8] <= altsyncram_d991:auto_generated.q_a[8]
q_a[9] <= altsyncram_d991:auto_generated.q_a[9]
q_a[10] <= altsyncram_d991:auto_generated.q_a[10]
q_a[11] <= altsyncram_d991:auto_generated.q_a[11]
q_a[12] <= altsyncram_d991:auto_generated.q_a[12]
q_a[13] <= altsyncram_d991:auto_generated.q_a[13]
q_a[14] <= altsyncram_d991:auto_generated.q_a[14]
q_a[15] <= altsyncram_d991:auto_generated.q_a[15]
q_a[16] <= altsyncram_d991:auto_generated.q_a[16]
q_a[17] <= altsyncram_d991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e991:auto_generated.address_a[0]
address_a[1] => altsyncram_e991:auto_generated.address_a[1]
address_a[2] => altsyncram_e991:auto_generated.address_a[2]
address_a[3] => altsyncram_e991:auto_generated.address_a[3]
address_a[4] => altsyncram_e991:auto_generated.address_a[4]
address_a[5] => altsyncram_e991:auto_generated.address_a[5]
address_a[6] => altsyncram_e991:auto_generated.address_a[6]
address_a[7] => altsyncram_e991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e991:auto_generated.q_a[0]
q_a[1] <= altsyncram_e991:auto_generated.q_a[1]
q_a[2] <= altsyncram_e991:auto_generated.q_a[2]
q_a[3] <= altsyncram_e991:auto_generated.q_a[3]
q_a[4] <= altsyncram_e991:auto_generated.q_a[4]
q_a[5] <= altsyncram_e991:auto_generated.q_a[5]
q_a[6] <= altsyncram_e991:auto_generated.q_a[6]
q_a[7] <= altsyncram_e991:auto_generated.q_a[7]
q_a[8] <= altsyncram_e991:auto_generated.q_a[8]
q_a[9] <= altsyncram_e991:auto_generated.q_a[9]
q_a[10] <= altsyncram_e991:auto_generated.q_a[10]
q_a[11] <= altsyncram_e991:auto_generated.q_a[11]
q_a[12] <= altsyncram_e991:auto_generated.q_a[12]
q_a[13] <= altsyncram_e991:auto_generated.q_a[13]
q_a[14] <= altsyncram_e991:auto_generated.q_a[14]
q_a[15] <= altsyncram_e991:auto_generated.q_a[15]
q_a[16] <= altsyncram_e991:auto_generated.q_a[16]
q_a[17] <= altsyncram_e991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f991:auto_generated.address_a[0]
address_a[1] => altsyncram_f991:auto_generated.address_a[1]
address_a[2] => altsyncram_f991:auto_generated.address_a[2]
address_a[3] => altsyncram_f991:auto_generated.address_a[3]
address_a[4] => altsyncram_f991:auto_generated.address_a[4]
address_a[5] => altsyncram_f991:auto_generated.address_a[5]
address_a[6] => altsyncram_f991:auto_generated.address_a[6]
address_a[7] => altsyncram_f991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f991:auto_generated.q_a[0]
q_a[1] <= altsyncram_f991:auto_generated.q_a[1]
q_a[2] <= altsyncram_f991:auto_generated.q_a[2]
q_a[3] <= altsyncram_f991:auto_generated.q_a[3]
q_a[4] <= altsyncram_f991:auto_generated.q_a[4]
q_a[5] <= altsyncram_f991:auto_generated.q_a[5]
q_a[6] <= altsyncram_f991:auto_generated.q_a[6]
q_a[7] <= altsyncram_f991:auto_generated.q_a[7]
q_a[8] <= altsyncram_f991:auto_generated.q_a[8]
q_a[9] <= altsyncram_f991:auto_generated.q_a[9]
q_a[10] <= altsyncram_f991:auto_generated.q_a[10]
q_a[11] <= altsyncram_f991:auto_generated.q_a[11]
q_a[12] <= altsyncram_f991:auto_generated.q_a[12]
q_a[13] <= altsyncram_f991:auto_generated.q_a[13]
q_a[14] <= altsyncram_f991:auto_generated.q_a[14]
q_a[15] <= altsyncram_f991:auto_generated.q_a[15]
q_a[16] <= altsyncram_f991:auto_generated.q_a[16]
q_a[17] <= altsyncram_f991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g991:auto_generated.address_a[0]
address_a[1] => altsyncram_g991:auto_generated.address_a[1]
address_a[2] => altsyncram_g991:auto_generated.address_a[2]
address_a[3] => altsyncram_g991:auto_generated.address_a[3]
address_a[4] => altsyncram_g991:auto_generated.address_a[4]
address_a[5] => altsyncram_g991:auto_generated.address_a[5]
address_a[6] => altsyncram_g991:auto_generated.address_a[6]
address_a[7] => altsyncram_g991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g991:auto_generated.q_a[0]
q_a[1] <= altsyncram_g991:auto_generated.q_a[1]
q_a[2] <= altsyncram_g991:auto_generated.q_a[2]
q_a[3] <= altsyncram_g991:auto_generated.q_a[3]
q_a[4] <= altsyncram_g991:auto_generated.q_a[4]
q_a[5] <= altsyncram_g991:auto_generated.q_a[5]
q_a[6] <= altsyncram_g991:auto_generated.q_a[6]
q_a[7] <= altsyncram_g991:auto_generated.q_a[7]
q_a[8] <= altsyncram_g991:auto_generated.q_a[8]
q_a[9] <= altsyncram_g991:auto_generated.q_a[9]
q_a[10] <= altsyncram_g991:auto_generated.q_a[10]
q_a[11] <= altsyncram_g991:auto_generated.q_a[11]
q_a[12] <= altsyncram_g991:auto_generated.q_a[12]
q_a[13] <= altsyncram_g991:auto_generated.q_a[13]
q_a[14] <= altsyncram_g991:auto_generated.q_a[14]
q_a[15] <= altsyncram_g991:auto_generated.q_a[15]
q_a[16] <= altsyncram_g991:auto_generated.q_a[16]
q_a[17] <= altsyncram_g991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h991:auto_generated.address_a[0]
address_a[1] => altsyncram_h991:auto_generated.address_a[1]
address_a[2] => altsyncram_h991:auto_generated.address_a[2]
address_a[3] => altsyncram_h991:auto_generated.address_a[3]
address_a[4] => altsyncram_h991:auto_generated.address_a[4]
address_a[5] => altsyncram_h991:auto_generated.address_a[5]
address_a[6] => altsyncram_h991:auto_generated.address_a[6]
address_a[7] => altsyncram_h991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h991:auto_generated.q_a[0]
q_a[1] <= altsyncram_h991:auto_generated.q_a[1]
q_a[2] <= altsyncram_h991:auto_generated.q_a[2]
q_a[3] <= altsyncram_h991:auto_generated.q_a[3]
q_a[4] <= altsyncram_h991:auto_generated.q_a[4]
q_a[5] <= altsyncram_h991:auto_generated.q_a[5]
q_a[6] <= altsyncram_h991:auto_generated.q_a[6]
q_a[7] <= altsyncram_h991:auto_generated.q_a[7]
q_a[8] <= altsyncram_h991:auto_generated.q_a[8]
q_a[9] <= altsyncram_h991:auto_generated.q_a[9]
q_a[10] <= altsyncram_h991:auto_generated.q_a[10]
q_a[11] <= altsyncram_h991:auto_generated.q_a[11]
q_a[12] <= altsyncram_h991:auto_generated.q_a[12]
q_a[13] <= altsyncram_h991:auto_generated.q_a[13]
q_a[14] <= altsyncram_h991:auto_generated.q_a[14]
q_a[15] <= altsyncram_h991:auto_generated.q_a[15]
q_a[16] <= altsyncram_h991:auto_generated.q_a[16]
q_a[17] <= altsyncram_h991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|rxFIFO:NRX[0].rxFIFO_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
q[36] <= dcfifo:dcfifo_component.q
q[37] <= dcfifo:dcfifo_component.q
q[38] <= dcfifo:dcfifo_component.q
q[39] <= dcfifo:dcfifo_component.q
q[40] <= dcfifo:dcfifo_component.q
q[41] <= dcfifo:dcfifo_component.q
q[42] <= dcfifo:dcfifo_component.q
q[43] <= dcfifo:dcfifo_component.q
q[44] <= dcfifo:dcfifo_component.q
q[45] <= dcfifo:dcfifo_component.q
q[46] <= dcfifo:dcfifo_component.q
q[47] <= dcfifo:dcfifo_component.q
wrempty <= dcfifo:dcfifo_component.wrempty


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component
data[0] => dcfifo_voj1:auto_generated.data[0]
data[1] => dcfifo_voj1:auto_generated.data[1]
data[2] => dcfifo_voj1:auto_generated.data[2]
data[3] => dcfifo_voj1:auto_generated.data[3]
data[4] => dcfifo_voj1:auto_generated.data[4]
data[5] => dcfifo_voj1:auto_generated.data[5]
data[6] => dcfifo_voj1:auto_generated.data[6]
data[7] => dcfifo_voj1:auto_generated.data[7]
data[8] => dcfifo_voj1:auto_generated.data[8]
data[9] => dcfifo_voj1:auto_generated.data[9]
data[10] => dcfifo_voj1:auto_generated.data[10]
data[11] => dcfifo_voj1:auto_generated.data[11]
data[12] => dcfifo_voj1:auto_generated.data[12]
data[13] => dcfifo_voj1:auto_generated.data[13]
data[14] => dcfifo_voj1:auto_generated.data[14]
data[15] => dcfifo_voj1:auto_generated.data[15]
data[16] => dcfifo_voj1:auto_generated.data[16]
data[17] => dcfifo_voj1:auto_generated.data[17]
data[18] => dcfifo_voj1:auto_generated.data[18]
data[19] => dcfifo_voj1:auto_generated.data[19]
data[20] => dcfifo_voj1:auto_generated.data[20]
data[21] => dcfifo_voj1:auto_generated.data[21]
data[22] => dcfifo_voj1:auto_generated.data[22]
data[23] => dcfifo_voj1:auto_generated.data[23]
data[24] => dcfifo_voj1:auto_generated.data[24]
data[25] => dcfifo_voj1:auto_generated.data[25]
data[26] => dcfifo_voj1:auto_generated.data[26]
data[27] => dcfifo_voj1:auto_generated.data[27]
data[28] => dcfifo_voj1:auto_generated.data[28]
data[29] => dcfifo_voj1:auto_generated.data[29]
data[30] => dcfifo_voj1:auto_generated.data[30]
data[31] => dcfifo_voj1:auto_generated.data[31]
data[32] => dcfifo_voj1:auto_generated.data[32]
data[33] => dcfifo_voj1:auto_generated.data[33]
data[34] => dcfifo_voj1:auto_generated.data[34]
data[35] => dcfifo_voj1:auto_generated.data[35]
data[36] => dcfifo_voj1:auto_generated.data[36]
data[37] => dcfifo_voj1:auto_generated.data[37]
data[38] => dcfifo_voj1:auto_generated.data[38]
data[39] => dcfifo_voj1:auto_generated.data[39]
data[40] => dcfifo_voj1:auto_generated.data[40]
data[41] => dcfifo_voj1:auto_generated.data[41]
data[42] => dcfifo_voj1:auto_generated.data[42]
data[43] => dcfifo_voj1:auto_generated.data[43]
data[44] => dcfifo_voj1:auto_generated.data[44]
data[45] => dcfifo_voj1:auto_generated.data[45]
data[46] => dcfifo_voj1:auto_generated.data[46]
data[47] => dcfifo_voj1:auto_generated.data[47]
q[0] <= dcfifo_voj1:auto_generated.q[0]
q[1] <= dcfifo_voj1:auto_generated.q[1]
q[2] <= dcfifo_voj1:auto_generated.q[2]
q[3] <= dcfifo_voj1:auto_generated.q[3]
q[4] <= dcfifo_voj1:auto_generated.q[4]
q[5] <= dcfifo_voj1:auto_generated.q[5]
q[6] <= dcfifo_voj1:auto_generated.q[6]
q[7] <= dcfifo_voj1:auto_generated.q[7]
q[8] <= dcfifo_voj1:auto_generated.q[8]
q[9] <= dcfifo_voj1:auto_generated.q[9]
q[10] <= dcfifo_voj1:auto_generated.q[10]
q[11] <= dcfifo_voj1:auto_generated.q[11]
q[12] <= dcfifo_voj1:auto_generated.q[12]
q[13] <= dcfifo_voj1:auto_generated.q[13]
q[14] <= dcfifo_voj1:auto_generated.q[14]
q[15] <= dcfifo_voj1:auto_generated.q[15]
q[16] <= dcfifo_voj1:auto_generated.q[16]
q[17] <= dcfifo_voj1:auto_generated.q[17]
q[18] <= dcfifo_voj1:auto_generated.q[18]
q[19] <= dcfifo_voj1:auto_generated.q[19]
q[20] <= dcfifo_voj1:auto_generated.q[20]
q[21] <= dcfifo_voj1:auto_generated.q[21]
q[22] <= dcfifo_voj1:auto_generated.q[22]
q[23] <= dcfifo_voj1:auto_generated.q[23]
q[24] <= dcfifo_voj1:auto_generated.q[24]
q[25] <= dcfifo_voj1:auto_generated.q[25]
q[26] <= dcfifo_voj1:auto_generated.q[26]
q[27] <= dcfifo_voj1:auto_generated.q[27]
q[28] <= dcfifo_voj1:auto_generated.q[28]
q[29] <= dcfifo_voj1:auto_generated.q[29]
q[30] <= dcfifo_voj1:auto_generated.q[30]
q[31] <= dcfifo_voj1:auto_generated.q[31]
q[32] <= dcfifo_voj1:auto_generated.q[32]
q[33] <= dcfifo_voj1:auto_generated.q[33]
q[34] <= dcfifo_voj1:auto_generated.q[34]
q[35] <= dcfifo_voj1:auto_generated.q[35]
q[36] <= dcfifo_voj1:auto_generated.q[36]
q[37] <= dcfifo_voj1:auto_generated.q[37]
q[38] <= dcfifo_voj1:auto_generated.q[38]
q[39] <= dcfifo_voj1:auto_generated.q[39]
q[40] <= dcfifo_voj1:auto_generated.q[40]
q[41] <= dcfifo_voj1:auto_generated.q[41]
q[42] <= dcfifo_voj1:auto_generated.q[42]
q[43] <= dcfifo_voj1:auto_generated.q[43]
q[44] <= dcfifo_voj1:auto_generated.q[44]
q[45] <= dcfifo_voj1:auto_generated.q[45]
q[46] <= dcfifo_voj1:auto_generated.q[46]
q[47] <= dcfifo_voj1:auto_generated.q[47]
rdclk => dcfifo_voj1:auto_generated.rdclk
rdreq => dcfifo_voj1:auto_generated.rdreq
wrclk => dcfifo_voj1:auto_generated.wrclk
wrreq => dcfifo_voj1:auto_generated.wrreq
aclr => dcfifo_voj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= dcfifo_voj1:auto_generated.wrempty
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_vi31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => rs_dgwp_reg[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => ws_dgrp_reg[9].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vi31:fifo_ram.data_a[0]
data[1] => altsyncram_vi31:fifo_ram.data_a[1]
data[2] => altsyncram_vi31:fifo_ram.data_a[2]
data[3] => altsyncram_vi31:fifo_ram.data_a[3]
data[4] => altsyncram_vi31:fifo_ram.data_a[4]
data[5] => altsyncram_vi31:fifo_ram.data_a[5]
data[6] => altsyncram_vi31:fifo_ram.data_a[6]
data[7] => altsyncram_vi31:fifo_ram.data_a[7]
data[8] => altsyncram_vi31:fifo_ram.data_a[8]
data[9] => altsyncram_vi31:fifo_ram.data_a[9]
data[10] => altsyncram_vi31:fifo_ram.data_a[10]
data[11] => altsyncram_vi31:fifo_ram.data_a[11]
data[12] => altsyncram_vi31:fifo_ram.data_a[12]
data[13] => altsyncram_vi31:fifo_ram.data_a[13]
data[14] => altsyncram_vi31:fifo_ram.data_a[14]
data[15] => altsyncram_vi31:fifo_ram.data_a[15]
data[16] => altsyncram_vi31:fifo_ram.data_a[16]
data[17] => altsyncram_vi31:fifo_ram.data_a[17]
data[18] => altsyncram_vi31:fifo_ram.data_a[18]
data[19] => altsyncram_vi31:fifo_ram.data_a[19]
data[20] => altsyncram_vi31:fifo_ram.data_a[20]
data[21] => altsyncram_vi31:fifo_ram.data_a[21]
data[22] => altsyncram_vi31:fifo_ram.data_a[22]
data[23] => altsyncram_vi31:fifo_ram.data_a[23]
data[24] => altsyncram_vi31:fifo_ram.data_a[24]
data[25] => altsyncram_vi31:fifo_ram.data_a[25]
data[26] => altsyncram_vi31:fifo_ram.data_a[26]
data[27] => altsyncram_vi31:fifo_ram.data_a[27]
data[28] => altsyncram_vi31:fifo_ram.data_a[28]
data[29] => altsyncram_vi31:fifo_ram.data_a[29]
data[30] => altsyncram_vi31:fifo_ram.data_a[30]
data[31] => altsyncram_vi31:fifo_ram.data_a[31]
data[32] => altsyncram_vi31:fifo_ram.data_a[32]
data[33] => altsyncram_vi31:fifo_ram.data_a[33]
data[34] => altsyncram_vi31:fifo_ram.data_a[34]
data[35] => altsyncram_vi31:fifo_ram.data_a[35]
data[36] => altsyncram_vi31:fifo_ram.data_a[36]
data[37] => altsyncram_vi31:fifo_ram.data_a[37]
data[38] => altsyncram_vi31:fifo_ram.data_a[38]
data[39] => altsyncram_vi31:fifo_ram.data_a[39]
data[40] => altsyncram_vi31:fifo_ram.data_a[40]
data[41] => altsyncram_vi31:fifo_ram.data_a[41]
data[42] => altsyncram_vi31:fifo_ram.data_a[42]
data[43] => altsyncram_vi31:fifo_ram.data_a[43]
data[44] => altsyncram_vi31:fifo_ram.data_a[44]
data[45] => altsyncram_vi31:fifo_ram.data_a[45]
data[46] => altsyncram_vi31:fifo_ram.data_a[46]
data[47] => altsyncram_vi31:fifo_ram.data_a[47]
q[0] <= altsyncram_vi31:fifo_ram.q_b[0]
q[1] <= altsyncram_vi31:fifo_ram.q_b[1]
q[2] <= altsyncram_vi31:fifo_ram.q_b[2]
q[3] <= altsyncram_vi31:fifo_ram.q_b[3]
q[4] <= altsyncram_vi31:fifo_ram.q_b[4]
q[5] <= altsyncram_vi31:fifo_ram.q_b[5]
q[6] <= altsyncram_vi31:fifo_ram.q_b[6]
q[7] <= altsyncram_vi31:fifo_ram.q_b[7]
q[8] <= altsyncram_vi31:fifo_ram.q_b[8]
q[9] <= altsyncram_vi31:fifo_ram.q_b[9]
q[10] <= altsyncram_vi31:fifo_ram.q_b[10]
q[11] <= altsyncram_vi31:fifo_ram.q_b[11]
q[12] <= altsyncram_vi31:fifo_ram.q_b[12]
q[13] <= altsyncram_vi31:fifo_ram.q_b[13]
q[14] <= altsyncram_vi31:fifo_ram.q_b[14]
q[15] <= altsyncram_vi31:fifo_ram.q_b[15]
q[16] <= altsyncram_vi31:fifo_ram.q_b[16]
q[17] <= altsyncram_vi31:fifo_ram.q_b[17]
q[18] <= altsyncram_vi31:fifo_ram.q_b[18]
q[19] <= altsyncram_vi31:fifo_ram.q_b[19]
q[20] <= altsyncram_vi31:fifo_ram.q_b[20]
q[21] <= altsyncram_vi31:fifo_ram.q_b[21]
q[22] <= altsyncram_vi31:fifo_ram.q_b[22]
q[23] <= altsyncram_vi31:fifo_ram.q_b[23]
q[24] <= altsyncram_vi31:fifo_ram.q_b[24]
q[25] <= altsyncram_vi31:fifo_ram.q_b[25]
q[26] <= altsyncram_vi31:fifo_ram.q_b[26]
q[27] <= altsyncram_vi31:fifo_ram.q_b[27]
q[28] <= altsyncram_vi31:fifo_ram.q_b[28]
q[29] <= altsyncram_vi31:fifo_ram.q_b[29]
q[30] <= altsyncram_vi31:fifo_ram.q_b[30]
q[31] <= altsyncram_vi31:fifo_ram.q_b[31]
q[32] <= altsyncram_vi31:fifo_ram.q_b[32]
q[33] <= altsyncram_vi31:fifo_ram.q_b[33]
q[34] <= altsyncram_vi31:fifo_ram.q_b[34]
q[35] <= altsyncram_vi31:fifo_ram.q_b[35]
q[36] <= altsyncram_vi31:fifo_ram.q_b[36]
q[37] <= altsyncram_vi31:fifo_ram.q_b[37]
q[38] <= altsyncram_vi31:fifo_ram.q_b[38]
q[39] <= altsyncram_vi31:fifo_ram.q_b[39]
q[40] <= altsyncram_vi31:fifo_ram.q_b[40]
q[41] <= altsyncram_vi31:fifo_ram.q_b[41]
q[42] <= altsyncram_vi31:fifo_ram.q_b[42]
q[43] <= altsyncram_vi31:fifo_ram.q_b[43]
q[44] <= altsyncram_vi31:fifo_ram.q_b[44]
q[45] <= altsyncram_vi31:fifo_ram.q_b[45]
q[46] <= altsyncram_vi31:fifo_ram.q_b[46]
q[47] <= altsyncram_vi31:fifo_ram.q_b[47]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_vi31:fifo_ram.clock1
rdclk => alt_synch_pipe_0md:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => a_graycounter_s57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_vi31:fifo_ram.clocken1
rdreq => mux_a18:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_a18:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_vi31:fifo_ram.clock0
wrclk => alt_synch_pipe_0md:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrempty <= cmpr_e66:wrempty_eq_comp.aeb
wrreq => a_graycounter_ojc:wrptr_g1p.cnt_en
wrreq => altsyncram_vi31:fifo_ram.wren_a
wrreq => mux_a18:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_a18:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[9].ENA
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter1a1.IN0
aclr => counter1a0.IN0
aclr => parity2.IN0
aclr => sub_parity3a[2].IN0
aclr => sub_parity3a[1].IN0
aclr => sub_parity3a[0].IN0
clock => counter1a0.CLK
clock => counter1a1.CLK
clock => counter1a2.CLK
clock => counter1a3.CLK
clock => counter1a4.CLK
clock => counter1a5.CLK
clock => counter1a6.CLK
clock => counter1a7.CLK
clock => counter1a8.CLK
clock => counter1a9.CLK
clock => parity2.CLK
clock => sub_parity3a[2].CLK
clock => sub_parity3a[1].CLK
clock => sub_parity3a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter1a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter1a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter1a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter1a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter1a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter1a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter1a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter1a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter1a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter1a9.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter4a1.IN0
aclr => counter4a0.IN0
aclr => parity5.IN0
aclr => sub_parity6a[2].IN0
aclr => sub_parity6a[1].IN0
aclr => sub_parity6a[0].IN0
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => counter4a8.CLK
clock => counter4a9.CLK
clock => parity5.CLK
clock => sub_parity6a[2].CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter4a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter4a9.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram
aclr1 => ram_block7a0.CLR1
aclr1 => ram_block7a1.CLR1
aclr1 => ram_block7a2.CLR1
aclr1 => ram_block7a3.CLR1
aclr1 => ram_block7a4.CLR1
aclr1 => ram_block7a5.CLR1
aclr1 => ram_block7a6.CLR1
aclr1 => ram_block7a7.CLR1
aclr1 => ram_block7a8.CLR1
aclr1 => ram_block7a9.CLR1
aclr1 => ram_block7a10.CLR1
aclr1 => ram_block7a11.CLR1
aclr1 => ram_block7a12.CLR1
aclr1 => ram_block7a13.CLR1
aclr1 => ram_block7a14.CLR1
aclr1 => ram_block7a15.CLR1
aclr1 => ram_block7a16.CLR1
aclr1 => ram_block7a17.CLR1
aclr1 => ram_block7a18.CLR1
aclr1 => ram_block7a19.CLR1
aclr1 => ram_block7a20.CLR1
aclr1 => ram_block7a21.CLR1
aclr1 => ram_block7a22.CLR1
aclr1 => ram_block7a23.CLR1
aclr1 => ram_block7a24.CLR1
aclr1 => ram_block7a25.CLR1
aclr1 => ram_block7a26.CLR1
aclr1 => ram_block7a27.CLR1
aclr1 => ram_block7a28.CLR1
aclr1 => ram_block7a29.CLR1
aclr1 => ram_block7a30.CLR1
aclr1 => ram_block7a31.CLR1
aclr1 => ram_block7a32.CLR1
aclr1 => ram_block7a33.CLR1
aclr1 => ram_block7a34.CLR1
aclr1 => ram_block7a35.CLR1
aclr1 => ram_block7a36.CLR1
aclr1 => ram_block7a37.CLR1
aclr1 => ram_block7a38.CLR1
aclr1 => ram_block7a39.CLR1
aclr1 => ram_block7a40.CLR1
aclr1 => ram_block7a41.CLR1
aclr1 => ram_block7a42.CLR1
aclr1 => ram_block7a43.CLR1
aclr1 => ram_block7a44.CLR1
aclr1 => ram_block7a45.CLR1
aclr1 => ram_block7a46.CLR1
aclr1 => ram_block7a47.CLR1
address_a[0] => ram_block7a0.PORTAADDR
address_a[0] => ram_block7a1.PORTAADDR
address_a[0] => ram_block7a2.PORTAADDR
address_a[0] => ram_block7a3.PORTAADDR
address_a[0] => ram_block7a4.PORTAADDR
address_a[0] => ram_block7a5.PORTAADDR
address_a[0] => ram_block7a6.PORTAADDR
address_a[0] => ram_block7a7.PORTAADDR
address_a[0] => ram_block7a8.PORTAADDR
address_a[0] => ram_block7a9.PORTAADDR
address_a[0] => ram_block7a10.PORTAADDR
address_a[0] => ram_block7a11.PORTAADDR
address_a[0] => ram_block7a12.PORTAADDR
address_a[0] => ram_block7a13.PORTAADDR
address_a[0] => ram_block7a14.PORTAADDR
address_a[0] => ram_block7a15.PORTAADDR
address_a[0] => ram_block7a16.PORTAADDR
address_a[0] => ram_block7a17.PORTAADDR
address_a[0] => ram_block7a18.PORTAADDR
address_a[0] => ram_block7a19.PORTAADDR
address_a[0] => ram_block7a20.PORTAADDR
address_a[0] => ram_block7a21.PORTAADDR
address_a[0] => ram_block7a22.PORTAADDR
address_a[0] => ram_block7a23.PORTAADDR
address_a[0] => ram_block7a24.PORTAADDR
address_a[0] => ram_block7a25.PORTAADDR
address_a[0] => ram_block7a26.PORTAADDR
address_a[0] => ram_block7a27.PORTAADDR
address_a[0] => ram_block7a28.PORTAADDR
address_a[0] => ram_block7a29.PORTAADDR
address_a[0] => ram_block7a30.PORTAADDR
address_a[0] => ram_block7a31.PORTAADDR
address_a[0] => ram_block7a32.PORTAADDR
address_a[0] => ram_block7a33.PORTAADDR
address_a[0] => ram_block7a34.PORTAADDR
address_a[0] => ram_block7a35.PORTAADDR
address_a[0] => ram_block7a36.PORTAADDR
address_a[0] => ram_block7a37.PORTAADDR
address_a[0] => ram_block7a38.PORTAADDR
address_a[0] => ram_block7a39.PORTAADDR
address_a[0] => ram_block7a40.PORTAADDR
address_a[0] => ram_block7a41.PORTAADDR
address_a[0] => ram_block7a42.PORTAADDR
address_a[0] => ram_block7a43.PORTAADDR
address_a[0] => ram_block7a44.PORTAADDR
address_a[0] => ram_block7a45.PORTAADDR
address_a[0] => ram_block7a46.PORTAADDR
address_a[0] => ram_block7a47.PORTAADDR
address_a[1] => ram_block7a0.PORTAADDR1
address_a[1] => ram_block7a1.PORTAADDR1
address_a[1] => ram_block7a2.PORTAADDR1
address_a[1] => ram_block7a3.PORTAADDR1
address_a[1] => ram_block7a4.PORTAADDR1
address_a[1] => ram_block7a5.PORTAADDR1
address_a[1] => ram_block7a6.PORTAADDR1
address_a[1] => ram_block7a7.PORTAADDR1
address_a[1] => ram_block7a8.PORTAADDR1
address_a[1] => ram_block7a9.PORTAADDR1
address_a[1] => ram_block7a10.PORTAADDR1
address_a[1] => ram_block7a11.PORTAADDR1
address_a[1] => ram_block7a12.PORTAADDR1
address_a[1] => ram_block7a13.PORTAADDR1
address_a[1] => ram_block7a14.PORTAADDR1
address_a[1] => ram_block7a15.PORTAADDR1
address_a[1] => ram_block7a16.PORTAADDR1
address_a[1] => ram_block7a17.PORTAADDR1
address_a[1] => ram_block7a18.PORTAADDR1
address_a[1] => ram_block7a19.PORTAADDR1
address_a[1] => ram_block7a20.PORTAADDR1
address_a[1] => ram_block7a21.PORTAADDR1
address_a[1] => ram_block7a22.PORTAADDR1
address_a[1] => ram_block7a23.PORTAADDR1
address_a[1] => ram_block7a24.PORTAADDR1
address_a[1] => ram_block7a25.PORTAADDR1
address_a[1] => ram_block7a26.PORTAADDR1
address_a[1] => ram_block7a27.PORTAADDR1
address_a[1] => ram_block7a28.PORTAADDR1
address_a[1] => ram_block7a29.PORTAADDR1
address_a[1] => ram_block7a30.PORTAADDR1
address_a[1] => ram_block7a31.PORTAADDR1
address_a[1] => ram_block7a32.PORTAADDR1
address_a[1] => ram_block7a33.PORTAADDR1
address_a[1] => ram_block7a34.PORTAADDR1
address_a[1] => ram_block7a35.PORTAADDR1
address_a[1] => ram_block7a36.PORTAADDR1
address_a[1] => ram_block7a37.PORTAADDR1
address_a[1] => ram_block7a38.PORTAADDR1
address_a[1] => ram_block7a39.PORTAADDR1
address_a[1] => ram_block7a40.PORTAADDR1
address_a[1] => ram_block7a41.PORTAADDR1
address_a[1] => ram_block7a42.PORTAADDR1
address_a[1] => ram_block7a43.PORTAADDR1
address_a[1] => ram_block7a44.PORTAADDR1
address_a[1] => ram_block7a45.PORTAADDR1
address_a[1] => ram_block7a46.PORTAADDR1
address_a[1] => ram_block7a47.PORTAADDR1
address_a[2] => ram_block7a0.PORTAADDR2
address_a[2] => ram_block7a1.PORTAADDR2
address_a[2] => ram_block7a2.PORTAADDR2
address_a[2] => ram_block7a3.PORTAADDR2
address_a[2] => ram_block7a4.PORTAADDR2
address_a[2] => ram_block7a5.PORTAADDR2
address_a[2] => ram_block7a6.PORTAADDR2
address_a[2] => ram_block7a7.PORTAADDR2
address_a[2] => ram_block7a8.PORTAADDR2
address_a[2] => ram_block7a9.PORTAADDR2
address_a[2] => ram_block7a10.PORTAADDR2
address_a[2] => ram_block7a11.PORTAADDR2
address_a[2] => ram_block7a12.PORTAADDR2
address_a[2] => ram_block7a13.PORTAADDR2
address_a[2] => ram_block7a14.PORTAADDR2
address_a[2] => ram_block7a15.PORTAADDR2
address_a[2] => ram_block7a16.PORTAADDR2
address_a[2] => ram_block7a17.PORTAADDR2
address_a[2] => ram_block7a18.PORTAADDR2
address_a[2] => ram_block7a19.PORTAADDR2
address_a[2] => ram_block7a20.PORTAADDR2
address_a[2] => ram_block7a21.PORTAADDR2
address_a[2] => ram_block7a22.PORTAADDR2
address_a[2] => ram_block7a23.PORTAADDR2
address_a[2] => ram_block7a24.PORTAADDR2
address_a[2] => ram_block7a25.PORTAADDR2
address_a[2] => ram_block7a26.PORTAADDR2
address_a[2] => ram_block7a27.PORTAADDR2
address_a[2] => ram_block7a28.PORTAADDR2
address_a[2] => ram_block7a29.PORTAADDR2
address_a[2] => ram_block7a30.PORTAADDR2
address_a[2] => ram_block7a31.PORTAADDR2
address_a[2] => ram_block7a32.PORTAADDR2
address_a[2] => ram_block7a33.PORTAADDR2
address_a[2] => ram_block7a34.PORTAADDR2
address_a[2] => ram_block7a35.PORTAADDR2
address_a[2] => ram_block7a36.PORTAADDR2
address_a[2] => ram_block7a37.PORTAADDR2
address_a[2] => ram_block7a38.PORTAADDR2
address_a[2] => ram_block7a39.PORTAADDR2
address_a[2] => ram_block7a40.PORTAADDR2
address_a[2] => ram_block7a41.PORTAADDR2
address_a[2] => ram_block7a42.PORTAADDR2
address_a[2] => ram_block7a43.PORTAADDR2
address_a[2] => ram_block7a44.PORTAADDR2
address_a[2] => ram_block7a45.PORTAADDR2
address_a[2] => ram_block7a46.PORTAADDR2
address_a[2] => ram_block7a47.PORTAADDR2
address_a[3] => ram_block7a0.PORTAADDR3
address_a[3] => ram_block7a1.PORTAADDR3
address_a[3] => ram_block7a2.PORTAADDR3
address_a[3] => ram_block7a3.PORTAADDR3
address_a[3] => ram_block7a4.PORTAADDR3
address_a[3] => ram_block7a5.PORTAADDR3
address_a[3] => ram_block7a6.PORTAADDR3
address_a[3] => ram_block7a7.PORTAADDR3
address_a[3] => ram_block7a8.PORTAADDR3
address_a[3] => ram_block7a9.PORTAADDR3
address_a[3] => ram_block7a10.PORTAADDR3
address_a[3] => ram_block7a11.PORTAADDR3
address_a[3] => ram_block7a12.PORTAADDR3
address_a[3] => ram_block7a13.PORTAADDR3
address_a[3] => ram_block7a14.PORTAADDR3
address_a[3] => ram_block7a15.PORTAADDR3
address_a[3] => ram_block7a16.PORTAADDR3
address_a[3] => ram_block7a17.PORTAADDR3
address_a[3] => ram_block7a18.PORTAADDR3
address_a[3] => ram_block7a19.PORTAADDR3
address_a[3] => ram_block7a20.PORTAADDR3
address_a[3] => ram_block7a21.PORTAADDR3
address_a[3] => ram_block7a22.PORTAADDR3
address_a[3] => ram_block7a23.PORTAADDR3
address_a[3] => ram_block7a24.PORTAADDR3
address_a[3] => ram_block7a25.PORTAADDR3
address_a[3] => ram_block7a26.PORTAADDR3
address_a[3] => ram_block7a27.PORTAADDR3
address_a[3] => ram_block7a28.PORTAADDR3
address_a[3] => ram_block7a29.PORTAADDR3
address_a[3] => ram_block7a30.PORTAADDR3
address_a[3] => ram_block7a31.PORTAADDR3
address_a[3] => ram_block7a32.PORTAADDR3
address_a[3] => ram_block7a33.PORTAADDR3
address_a[3] => ram_block7a34.PORTAADDR3
address_a[3] => ram_block7a35.PORTAADDR3
address_a[3] => ram_block7a36.PORTAADDR3
address_a[3] => ram_block7a37.PORTAADDR3
address_a[3] => ram_block7a38.PORTAADDR3
address_a[3] => ram_block7a39.PORTAADDR3
address_a[3] => ram_block7a40.PORTAADDR3
address_a[3] => ram_block7a41.PORTAADDR3
address_a[3] => ram_block7a42.PORTAADDR3
address_a[3] => ram_block7a43.PORTAADDR3
address_a[3] => ram_block7a44.PORTAADDR3
address_a[3] => ram_block7a45.PORTAADDR3
address_a[3] => ram_block7a46.PORTAADDR3
address_a[3] => ram_block7a47.PORTAADDR3
address_a[4] => ram_block7a0.PORTAADDR4
address_a[4] => ram_block7a1.PORTAADDR4
address_a[4] => ram_block7a2.PORTAADDR4
address_a[4] => ram_block7a3.PORTAADDR4
address_a[4] => ram_block7a4.PORTAADDR4
address_a[4] => ram_block7a5.PORTAADDR4
address_a[4] => ram_block7a6.PORTAADDR4
address_a[4] => ram_block7a7.PORTAADDR4
address_a[4] => ram_block7a8.PORTAADDR4
address_a[4] => ram_block7a9.PORTAADDR4
address_a[4] => ram_block7a10.PORTAADDR4
address_a[4] => ram_block7a11.PORTAADDR4
address_a[4] => ram_block7a12.PORTAADDR4
address_a[4] => ram_block7a13.PORTAADDR4
address_a[4] => ram_block7a14.PORTAADDR4
address_a[4] => ram_block7a15.PORTAADDR4
address_a[4] => ram_block7a16.PORTAADDR4
address_a[4] => ram_block7a17.PORTAADDR4
address_a[4] => ram_block7a18.PORTAADDR4
address_a[4] => ram_block7a19.PORTAADDR4
address_a[4] => ram_block7a20.PORTAADDR4
address_a[4] => ram_block7a21.PORTAADDR4
address_a[4] => ram_block7a22.PORTAADDR4
address_a[4] => ram_block7a23.PORTAADDR4
address_a[4] => ram_block7a24.PORTAADDR4
address_a[4] => ram_block7a25.PORTAADDR4
address_a[4] => ram_block7a26.PORTAADDR4
address_a[4] => ram_block7a27.PORTAADDR4
address_a[4] => ram_block7a28.PORTAADDR4
address_a[4] => ram_block7a29.PORTAADDR4
address_a[4] => ram_block7a30.PORTAADDR4
address_a[4] => ram_block7a31.PORTAADDR4
address_a[4] => ram_block7a32.PORTAADDR4
address_a[4] => ram_block7a33.PORTAADDR4
address_a[4] => ram_block7a34.PORTAADDR4
address_a[4] => ram_block7a35.PORTAADDR4
address_a[4] => ram_block7a36.PORTAADDR4
address_a[4] => ram_block7a37.PORTAADDR4
address_a[4] => ram_block7a38.PORTAADDR4
address_a[4] => ram_block7a39.PORTAADDR4
address_a[4] => ram_block7a40.PORTAADDR4
address_a[4] => ram_block7a41.PORTAADDR4
address_a[4] => ram_block7a42.PORTAADDR4
address_a[4] => ram_block7a43.PORTAADDR4
address_a[4] => ram_block7a44.PORTAADDR4
address_a[4] => ram_block7a45.PORTAADDR4
address_a[4] => ram_block7a46.PORTAADDR4
address_a[4] => ram_block7a47.PORTAADDR4
address_a[5] => ram_block7a0.PORTAADDR5
address_a[5] => ram_block7a1.PORTAADDR5
address_a[5] => ram_block7a2.PORTAADDR5
address_a[5] => ram_block7a3.PORTAADDR5
address_a[5] => ram_block7a4.PORTAADDR5
address_a[5] => ram_block7a5.PORTAADDR5
address_a[5] => ram_block7a6.PORTAADDR5
address_a[5] => ram_block7a7.PORTAADDR5
address_a[5] => ram_block7a8.PORTAADDR5
address_a[5] => ram_block7a9.PORTAADDR5
address_a[5] => ram_block7a10.PORTAADDR5
address_a[5] => ram_block7a11.PORTAADDR5
address_a[5] => ram_block7a12.PORTAADDR5
address_a[5] => ram_block7a13.PORTAADDR5
address_a[5] => ram_block7a14.PORTAADDR5
address_a[5] => ram_block7a15.PORTAADDR5
address_a[5] => ram_block7a16.PORTAADDR5
address_a[5] => ram_block7a17.PORTAADDR5
address_a[5] => ram_block7a18.PORTAADDR5
address_a[5] => ram_block7a19.PORTAADDR5
address_a[5] => ram_block7a20.PORTAADDR5
address_a[5] => ram_block7a21.PORTAADDR5
address_a[5] => ram_block7a22.PORTAADDR5
address_a[5] => ram_block7a23.PORTAADDR5
address_a[5] => ram_block7a24.PORTAADDR5
address_a[5] => ram_block7a25.PORTAADDR5
address_a[5] => ram_block7a26.PORTAADDR5
address_a[5] => ram_block7a27.PORTAADDR5
address_a[5] => ram_block7a28.PORTAADDR5
address_a[5] => ram_block7a29.PORTAADDR5
address_a[5] => ram_block7a30.PORTAADDR5
address_a[5] => ram_block7a31.PORTAADDR5
address_a[5] => ram_block7a32.PORTAADDR5
address_a[5] => ram_block7a33.PORTAADDR5
address_a[5] => ram_block7a34.PORTAADDR5
address_a[5] => ram_block7a35.PORTAADDR5
address_a[5] => ram_block7a36.PORTAADDR5
address_a[5] => ram_block7a37.PORTAADDR5
address_a[5] => ram_block7a38.PORTAADDR5
address_a[5] => ram_block7a39.PORTAADDR5
address_a[5] => ram_block7a40.PORTAADDR5
address_a[5] => ram_block7a41.PORTAADDR5
address_a[5] => ram_block7a42.PORTAADDR5
address_a[5] => ram_block7a43.PORTAADDR5
address_a[5] => ram_block7a44.PORTAADDR5
address_a[5] => ram_block7a45.PORTAADDR5
address_a[5] => ram_block7a46.PORTAADDR5
address_a[5] => ram_block7a47.PORTAADDR5
address_a[6] => ram_block7a0.PORTAADDR6
address_a[6] => ram_block7a1.PORTAADDR6
address_a[6] => ram_block7a2.PORTAADDR6
address_a[6] => ram_block7a3.PORTAADDR6
address_a[6] => ram_block7a4.PORTAADDR6
address_a[6] => ram_block7a5.PORTAADDR6
address_a[6] => ram_block7a6.PORTAADDR6
address_a[6] => ram_block7a7.PORTAADDR6
address_a[6] => ram_block7a8.PORTAADDR6
address_a[6] => ram_block7a9.PORTAADDR6
address_a[6] => ram_block7a10.PORTAADDR6
address_a[6] => ram_block7a11.PORTAADDR6
address_a[6] => ram_block7a12.PORTAADDR6
address_a[6] => ram_block7a13.PORTAADDR6
address_a[6] => ram_block7a14.PORTAADDR6
address_a[6] => ram_block7a15.PORTAADDR6
address_a[6] => ram_block7a16.PORTAADDR6
address_a[6] => ram_block7a17.PORTAADDR6
address_a[6] => ram_block7a18.PORTAADDR6
address_a[6] => ram_block7a19.PORTAADDR6
address_a[6] => ram_block7a20.PORTAADDR6
address_a[6] => ram_block7a21.PORTAADDR6
address_a[6] => ram_block7a22.PORTAADDR6
address_a[6] => ram_block7a23.PORTAADDR6
address_a[6] => ram_block7a24.PORTAADDR6
address_a[6] => ram_block7a25.PORTAADDR6
address_a[6] => ram_block7a26.PORTAADDR6
address_a[6] => ram_block7a27.PORTAADDR6
address_a[6] => ram_block7a28.PORTAADDR6
address_a[6] => ram_block7a29.PORTAADDR6
address_a[6] => ram_block7a30.PORTAADDR6
address_a[6] => ram_block7a31.PORTAADDR6
address_a[6] => ram_block7a32.PORTAADDR6
address_a[6] => ram_block7a33.PORTAADDR6
address_a[6] => ram_block7a34.PORTAADDR6
address_a[6] => ram_block7a35.PORTAADDR6
address_a[6] => ram_block7a36.PORTAADDR6
address_a[6] => ram_block7a37.PORTAADDR6
address_a[6] => ram_block7a38.PORTAADDR6
address_a[6] => ram_block7a39.PORTAADDR6
address_a[6] => ram_block7a40.PORTAADDR6
address_a[6] => ram_block7a41.PORTAADDR6
address_a[6] => ram_block7a42.PORTAADDR6
address_a[6] => ram_block7a43.PORTAADDR6
address_a[6] => ram_block7a44.PORTAADDR6
address_a[6] => ram_block7a45.PORTAADDR6
address_a[6] => ram_block7a46.PORTAADDR6
address_a[6] => ram_block7a47.PORTAADDR6
address_a[7] => ram_block7a0.PORTAADDR7
address_a[7] => ram_block7a1.PORTAADDR7
address_a[7] => ram_block7a2.PORTAADDR7
address_a[7] => ram_block7a3.PORTAADDR7
address_a[7] => ram_block7a4.PORTAADDR7
address_a[7] => ram_block7a5.PORTAADDR7
address_a[7] => ram_block7a6.PORTAADDR7
address_a[7] => ram_block7a7.PORTAADDR7
address_a[7] => ram_block7a8.PORTAADDR7
address_a[7] => ram_block7a9.PORTAADDR7
address_a[7] => ram_block7a10.PORTAADDR7
address_a[7] => ram_block7a11.PORTAADDR7
address_a[7] => ram_block7a12.PORTAADDR7
address_a[7] => ram_block7a13.PORTAADDR7
address_a[7] => ram_block7a14.PORTAADDR7
address_a[7] => ram_block7a15.PORTAADDR7
address_a[7] => ram_block7a16.PORTAADDR7
address_a[7] => ram_block7a17.PORTAADDR7
address_a[7] => ram_block7a18.PORTAADDR7
address_a[7] => ram_block7a19.PORTAADDR7
address_a[7] => ram_block7a20.PORTAADDR7
address_a[7] => ram_block7a21.PORTAADDR7
address_a[7] => ram_block7a22.PORTAADDR7
address_a[7] => ram_block7a23.PORTAADDR7
address_a[7] => ram_block7a24.PORTAADDR7
address_a[7] => ram_block7a25.PORTAADDR7
address_a[7] => ram_block7a26.PORTAADDR7
address_a[7] => ram_block7a27.PORTAADDR7
address_a[7] => ram_block7a28.PORTAADDR7
address_a[7] => ram_block7a29.PORTAADDR7
address_a[7] => ram_block7a30.PORTAADDR7
address_a[7] => ram_block7a31.PORTAADDR7
address_a[7] => ram_block7a32.PORTAADDR7
address_a[7] => ram_block7a33.PORTAADDR7
address_a[7] => ram_block7a34.PORTAADDR7
address_a[7] => ram_block7a35.PORTAADDR7
address_a[7] => ram_block7a36.PORTAADDR7
address_a[7] => ram_block7a37.PORTAADDR7
address_a[7] => ram_block7a38.PORTAADDR7
address_a[7] => ram_block7a39.PORTAADDR7
address_a[7] => ram_block7a40.PORTAADDR7
address_a[7] => ram_block7a41.PORTAADDR7
address_a[7] => ram_block7a42.PORTAADDR7
address_a[7] => ram_block7a43.PORTAADDR7
address_a[7] => ram_block7a44.PORTAADDR7
address_a[7] => ram_block7a45.PORTAADDR7
address_a[7] => ram_block7a46.PORTAADDR7
address_a[7] => ram_block7a47.PORTAADDR7
address_a[8] => ram_block7a0.PORTAADDR8
address_a[8] => ram_block7a1.PORTAADDR8
address_a[8] => ram_block7a2.PORTAADDR8
address_a[8] => ram_block7a3.PORTAADDR8
address_a[8] => ram_block7a4.PORTAADDR8
address_a[8] => ram_block7a5.PORTAADDR8
address_a[8] => ram_block7a6.PORTAADDR8
address_a[8] => ram_block7a7.PORTAADDR8
address_a[8] => ram_block7a8.PORTAADDR8
address_a[8] => ram_block7a9.PORTAADDR8
address_a[8] => ram_block7a10.PORTAADDR8
address_a[8] => ram_block7a11.PORTAADDR8
address_a[8] => ram_block7a12.PORTAADDR8
address_a[8] => ram_block7a13.PORTAADDR8
address_a[8] => ram_block7a14.PORTAADDR8
address_a[8] => ram_block7a15.PORTAADDR8
address_a[8] => ram_block7a16.PORTAADDR8
address_a[8] => ram_block7a17.PORTAADDR8
address_a[8] => ram_block7a18.PORTAADDR8
address_a[8] => ram_block7a19.PORTAADDR8
address_a[8] => ram_block7a20.PORTAADDR8
address_a[8] => ram_block7a21.PORTAADDR8
address_a[8] => ram_block7a22.PORTAADDR8
address_a[8] => ram_block7a23.PORTAADDR8
address_a[8] => ram_block7a24.PORTAADDR8
address_a[8] => ram_block7a25.PORTAADDR8
address_a[8] => ram_block7a26.PORTAADDR8
address_a[8] => ram_block7a27.PORTAADDR8
address_a[8] => ram_block7a28.PORTAADDR8
address_a[8] => ram_block7a29.PORTAADDR8
address_a[8] => ram_block7a30.PORTAADDR8
address_a[8] => ram_block7a31.PORTAADDR8
address_a[8] => ram_block7a32.PORTAADDR8
address_a[8] => ram_block7a33.PORTAADDR8
address_a[8] => ram_block7a34.PORTAADDR8
address_a[8] => ram_block7a35.PORTAADDR8
address_a[8] => ram_block7a36.PORTAADDR8
address_a[8] => ram_block7a37.PORTAADDR8
address_a[8] => ram_block7a38.PORTAADDR8
address_a[8] => ram_block7a39.PORTAADDR8
address_a[8] => ram_block7a40.PORTAADDR8
address_a[8] => ram_block7a41.PORTAADDR8
address_a[8] => ram_block7a42.PORTAADDR8
address_a[8] => ram_block7a43.PORTAADDR8
address_a[8] => ram_block7a44.PORTAADDR8
address_a[8] => ram_block7a45.PORTAADDR8
address_a[8] => ram_block7a46.PORTAADDR8
address_a[8] => ram_block7a47.PORTAADDR8
address_b[0] => ram_block7a0.PORTBADDR
address_b[0] => ram_block7a1.PORTBADDR
address_b[0] => ram_block7a2.PORTBADDR
address_b[0] => ram_block7a3.PORTBADDR
address_b[0] => ram_block7a4.PORTBADDR
address_b[0] => ram_block7a5.PORTBADDR
address_b[0] => ram_block7a6.PORTBADDR
address_b[0] => ram_block7a7.PORTBADDR
address_b[0] => ram_block7a8.PORTBADDR
address_b[0] => ram_block7a9.PORTBADDR
address_b[0] => ram_block7a10.PORTBADDR
address_b[0] => ram_block7a11.PORTBADDR
address_b[0] => ram_block7a12.PORTBADDR
address_b[0] => ram_block7a13.PORTBADDR
address_b[0] => ram_block7a14.PORTBADDR
address_b[0] => ram_block7a15.PORTBADDR
address_b[0] => ram_block7a16.PORTBADDR
address_b[0] => ram_block7a17.PORTBADDR
address_b[0] => ram_block7a18.PORTBADDR
address_b[0] => ram_block7a19.PORTBADDR
address_b[0] => ram_block7a20.PORTBADDR
address_b[0] => ram_block7a21.PORTBADDR
address_b[0] => ram_block7a22.PORTBADDR
address_b[0] => ram_block7a23.PORTBADDR
address_b[0] => ram_block7a24.PORTBADDR
address_b[0] => ram_block7a25.PORTBADDR
address_b[0] => ram_block7a26.PORTBADDR
address_b[0] => ram_block7a27.PORTBADDR
address_b[0] => ram_block7a28.PORTBADDR
address_b[0] => ram_block7a29.PORTBADDR
address_b[0] => ram_block7a30.PORTBADDR
address_b[0] => ram_block7a31.PORTBADDR
address_b[0] => ram_block7a32.PORTBADDR
address_b[0] => ram_block7a33.PORTBADDR
address_b[0] => ram_block7a34.PORTBADDR
address_b[0] => ram_block7a35.PORTBADDR
address_b[0] => ram_block7a36.PORTBADDR
address_b[0] => ram_block7a37.PORTBADDR
address_b[0] => ram_block7a38.PORTBADDR
address_b[0] => ram_block7a39.PORTBADDR
address_b[0] => ram_block7a40.PORTBADDR
address_b[0] => ram_block7a41.PORTBADDR
address_b[0] => ram_block7a42.PORTBADDR
address_b[0] => ram_block7a43.PORTBADDR
address_b[0] => ram_block7a44.PORTBADDR
address_b[0] => ram_block7a45.PORTBADDR
address_b[0] => ram_block7a46.PORTBADDR
address_b[0] => ram_block7a47.PORTBADDR
address_b[1] => ram_block7a0.PORTBADDR1
address_b[1] => ram_block7a1.PORTBADDR1
address_b[1] => ram_block7a2.PORTBADDR1
address_b[1] => ram_block7a3.PORTBADDR1
address_b[1] => ram_block7a4.PORTBADDR1
address_b[1] => ram_block7a5.PORTBADDR1
address_b[1] => ram_block7a6.PORTBADDR1
address_b[1] => ram_block7a7.PORTBADDR1
address_b[1] => ram_block7a8.PORTBADDR1
address_b[1] => ram_block7a9.PORTBADDR1
address_b[1] => ram_block7a10.PORTBADDR1
address_b[1] => ram_block7a11.PORTBADDR1
address_b[1] => ram_block7a12.PORTBADDR1
address_b[1] => ram_block7a13.PORTBADDR1
address_b[1] => ram_block7a14.PORTBADDR1
address_b[1] => ram_block7a15.PORTBADDR1
address_b[1] => ram_block7a16.PORTBADDR1
address_b[1] => ram_block7a17.PORTBADDR1
address_b[1] => ram_block7a18.PORTBADDR1
address_b[1] => ram_block7a19.PORTBADDR1
address_b[1] => ram_block7a20.PORTBADDR1
address_b[1] => ram_block7a21.PORTBADDR1
address_b[1] => ram_block7a22.PORTBADDR1
address_b[1] => ram_block7a23.PORTBADDR1
address_b[1] => ram_block7a24.PORTBADDR1
address_b[1] => ram_block7a25.PORTBADDR1
address_b[1] => ram_block7a26.PORTBADDR1
address_b[1] => ram_block7a27.PORTBADDR1
address_b[1] => ram_block7a28.PORTBADDR1
address_b[1] => ram_block7a29.PORTBADDR1
address_b[1] => ram_block7a30.PORTBADDR1
address_b[1] => ram_block7a31.PORTBADDR1
address_b[1] => ram_block7a32.PORTBADDR1
address_b[1] => ram_block7a33.PORTBADDR1
address_b[1] => ram_block7a34.PORTBADDR1
address_b[1] => ram_block7a35.PORTBADDR1
address_b[1] => ram_block7a36.PORTBADDR1
address_b[1] => ram_block7a37.PORTBADDR1
address_b[1] => ram_block7a38.PORTBADDR1
address_b[1] => ram_block7a39.PORTBADDR1
address_b[1] => ram_block7a40.PORTBADDR1
address_b[1] => ram_block7a41.PORTBADDR1
address_b[1] => ram_block7a42.PORTBADDR1
address_b[1] => ram_block7a43.PORTBADDR1
address_b[1] => ram_block7a44.PORTBADDR1
address_b[1] => ram_block7a45.PORTBADDR1
address_b[1] => ram_block7a46.PORTBADDR1
address_b[1] => ram_block7a47.PORTBADDR1
address_b[2] => ram_block7a0.PORTBADDR2
address_b[2] => ram_block7a1.PORTBADDR2
address_b[2] => ram_block7a2.PORTBADDR2
address_b[2] => ram_block7a3.PORTBADDR2
address_b[2] => ram_block7a4.PORTBADDR2
address_b[2] => ram_block7a5.PORTBADDR2
address_b[2] => ram_block7a6.PORTBADDR2
address_b[2] => ram_block7a7.PORTBADDR2
address_b[2] => ram_block7a8.PORTBADDR2
address_b[2] => ram_block7a9.PORTBADDR2
address_b[2] => ram_block7a10.PORTBADDR2
address_b[2] => ram_block7a11.PORTBADDR2
address_b[2] => ram_block7a12.PORTBADDR2
address_b[2] => ram_block7a13.PORTBADDR2
address_b[2] => ram_block7a14.PORTBADDR2
address_b[2] => ram_block7a15.PORTBADDR2
address_b[2] => ram_block7a16.PORTBADDR2
address_b[2] => ram_block7a17.PORTBADDR2
address_b[2] => ram_block7a18.PORTBADDR2
address_b[2] => ram_block7a19.PORTBADDR2
address_b[2] => ram_block7a20.PORTBADDR2
address_b[2] => ram_block7a21.PORTBADDR2
address_b[2] => ram_block7a22.PORTBADDR2
address_b[2] => ram_block7a23.PORTBADDR2
address_b[2] => ram_block7a24.PORTBADDR2
address_b[2] => ram_block7a25.PORTBADDR2
address_b[2] => ram_block7a26.PORTBADDR2
address_b[2] => ram_block7a27.PORTBADDR2
address_b[2] => ram_block7a28.PORTBADDR2
address_b[2] => ram_block7a29.PORTBADDR2
address_b[2] => ram_block7a30.PORTBADDR2
address_b[2] => ram_block7a31.PORTBADDR2
address_b[2] => ram_block7a32.PORTBADDR2
address_b[2] => ram_block7a33.PORTBADDR2
address_b[2] => ram_block7a34.PORTBADDR2
address_b[2] => ram_block7a35.PORTBADDR2
address_b[2] => ram_block7a36.PORTBADDR2
address_b[2] => ram_block7a37.PORTBADDR2
address_b[2] => ram_block7a38.PORTBADDR2
address_b[2] => ram_block7a39.PORTBADDR2
address_b[2] => ram_block7a40.PORTBADDR2
address_b[2] => ram_block7a41.PORTBADDR2
address_b[2] => ram_block7a42.PORTBADDR2
address_b[2] => ram_block7a43.PORTBADDR2
address_b[2] => ram_block7a44.PORTBADDR2
address_b[2] => ram_block7a45.PORTBADDR2
address_b[2] => ram_block7a46.PORTBADDR2
address_b[2] => ram_block7a47.PORTBADDR2
address_b[3] => ram_block7a0.PORTBADDR3
address_b[3] => ram_block7a1.PORTBADDR3
address_b[3] => ram_block7a2.PORTBADDR3
address_b[3] => ram_block7a3.PORTBADDR3
address_b[3] => ram_block7a4.PORTBADDR3
address_b[3] => ram_block7a5.PORTBADDR3
address_b[3] => ram_block7a6.PORTBADDR3
address_b[3] => ram_block7a7.PORTBADDR3
address_b[3] => ram_block7a8.PORTBADDR3
address_b[3] => ram_block7a9.PORTBADDR3
address_b[3] => ram_block7a10.PORTBADDR3
address_b[3] => ram_block7a11.PORTBADDR3
address_b[3] => ram_block7a12.PORTBADDR3
address_b[3] => ram_block7a13.PORTBADDR3
address_b[3] => ram_block7a14.PORTBADDR3
address_b[3] => ram_block7a15.PORTBADDR3
address_b[3] => ram_block7a16.PORTBADDR3
address_b[3] => ram_block7a17.PORTBADDR3
address_b[3] => ram_block7a18.PORTBADDR3
address_b[3] => ram_block7a19.PORTBADDR3
address_b[3] => ram_block7a20.PORTBADDR3
address_b[3] => ram_block7a21.PORTBADDR3
address_b[3] => ram_block7a22.PORTBADDR3
address_b[3] => ram_block7a23.PORTBADDR3
address_b[3] => ram_block7a24.PORTBADDR3
address_b[3] => ram_block7a25.PORTBADDR3
address_b[3] => ram_block7a26.PORTBADDR3
address_b[3] => ram_block7a27.PORTBADDR3
address_b[3] => ram_block7a28.PORTBADDR3
address_b[3] => ram_block7a29.PORTBADDR3
address_b[3] => ram_block7a30.PORTBADDR3
address_b[3] => ram_block7a31.PORTBADDR3
address_b[3] => ram_block7a32.PORTBADDR3
address_b[3] => ram_block7a33.PORTBADDR3
address_b[3] => ram_block7a34.PORTBADDR3
address_b[3] => ram_block7a35.PORTBADDR3
address_b[3] => ram_block7a36.PORTBADDR3
address_b[3] => ram_block7a37.PORTBADDR3
address_b[3] => ram_block7a38.PORTBADDR3
address_b[3] => ram_block7a39.PORTBADDR3
address_b[3] => ram_block7a40.PORTBADDR3
address_b[3] => ram_block7a41.PORTBADDR3
address_b[3] => ram_block7a42.PORTBADDR3
address_b[3] => ram_block7a43.PORTBADDR3
address_b[3] => ram_block7a44.PORTBADDR3
address_b[3] => ram_block7a45.PORTBADDR3
address_b[3] => ram_block7a46.PORTBADDR3
address_b[3] => ram_block7a47.PORTBADDR3
address_b[4] => ram_block7a0.PORTBADDR4
address_b[4] => ram_block7a1.PORTBADDR4
address_b[4] => ram_block7a2.PORTBADDR4
address_b[4] => ram_block7a3.PORTBADDR4
address_b[4] => ram_block7a4.PORTBADDR4
address_b[4] => ram_block7a5.PORTBADDR4
address_b[4] => ram_block7a6.PORTBADDR4
address_b[4] => ram_block7a7.PORTBADDR4
address_b[4] => ram_block7a8.PORTBADDR4
address_b[4] => ram_block7a9.PORTBADDR4
address_b[4] => ram_block7a10.PORTBADDR4
address_b[4] => ram_block7a11.PORTBADDR4
address_b[4] => ram_block7a12.PORTBADDR4
address_b[4] => ram_block7a13.PORTBADDR4
address_b[4] => ram_block7a14.PORTBADDR4
address_b[4] => ram_block7a15.PORTBADDR4
address_b[4] => ram_block7a16.PORTBADDR4
address_b[4] => ram_block7a17.PORTBADDR4
address_b[4] => ram_block7a18.PORTBADDR4
address_b[4] => ram_block7a19.PORTBADDR4
address_b[4] => ram_block7a20.PORTBADDR4
address_b[4] => ram_block7a21.PORTBADDR4
address_b[4] => ram_block7a22.PORTBADDR4
address_b[4] => ram_block7a23.PORTBADDR4
address_b[4] => ram_block7a24.PORTBADDR4
address_b[4] => ram_block7a25.PORTBADDR4
address_b[4] => ram_block7a26.PORTBADDR4
address_b[4] => ram_block7a27.PORTBADDR4
address_b[4] => ram_block7a28.PORTBADDR4
address_b[4] => ram_block7a29.PORTBADDR4
address_b[4] => ram_block7a30.PORTBADDR4
address_b[4] => ram_block7a31.PORTBADDR4
address_b[4] => ram_block7a32.PORTBADDR4
address_b[4] => ram_block7a33.PORTBADDR4
address_b[4] => ram_block7a34.PORTBADDR4
address_b[4] => ram_block7a35.PORTBADDR4
address_b[4] => ram_block7a36.PORTBADDR4
address_b[4] => ram_block7a37.PORTBADDR4
address_b[4] => ram_block7a38.PORTBADDR4
address_b[4] => ram_block7a39.PORTBADDR4
address_b[4] => ram_block7a40.PORTBADDR4
address_b[4] => ram_block7a41.PORTBADDR4
address_b[4] => ram_block7a42.PORTBADDR4
address_b[4] => ram_block7a43.PORTBADDR4
address_b[4] => ram_block7a44.PORTBADDR4
address_b[4] => ram_block7a45.PORTBADDR4
address_b[4] => ram_block7a46.PORTBADDR4
address_b[4] => ram_block7a47.PORTBADDR4
address_b[5] => ram_block7a0.PORTBADDR5
address_b[5] => ram_block7a1.PORTBADDR5
address_b[5] => ram_block7a2.PORTBADDR5
address_b[5] => ram_block7a3.PORTBADDR5
address_b[5] => ram_block7a4.PORTBADDR5
address_b[5] => ram_block7a5.PORTBADDR5
address_b[5] => ram_block7a6.PORTBADDR5
address_b[5] => ram_block7a7.PORTBADDR5
address_b[5] => ram_block7a8.PORTBADDR5
address_b[5] => ram_block7a9.PORTBADDR5
address_b[5] => ram_block7a10.PORTBADDR5
address_b[5] => ram_block7a11.PORTBADDR5
address_b[5] => ram_block7a12.PORTBADDR5
address_b[5] => ram_block7a13.PORTBADDR5
address_b[5] => ram_block7a14.PORTBADDR5
address_b[5] => ram_block7a15.PORTBADDR5
address_b[5] => ram_block7a16.PORTBADDR5
address_b[5] => ram_block7a17.PORTBADDR5
address_b[5] => ram_block7a18.PORTBADDR5
address_b[5] => ram_block7a19.PORTBADDR5
address_b[5] => ram_block7a20.PORTBADDR5
address_b[5] => ram_block7a21.PORTBADDR5
address_b[5] => ram_block7a22.PORTBADDR5
address_b[5] => ram_block7a23.PORTBADDR5
address_b[5] => ram_block7a24.PORTBADDR5
address_b[5] => ram_block7a25.PORTBADDR5
address_b[5] => ram_block7a26.PORTBADDR5
address_b[5] => ram_block7a27.PORTBADDR5
address_b[5] => ram_block7a28.PORTBADDR5
address_b[5] => ram_block7a29.PORTBADDR5
address_b[5] => ram_block7a30.PORTBADDR5
address_b[5] => ram_block7a31.PORTBADDR5
address_b[5] => ram_block7a32.PORTBADDR5
address_b[5] => ram_block7a33.PORTBADDR5
address_b[5] => ram_block7a34.PORTBADDR5
address_b[5] => ram_block7a35.PORTBADDR5
address_b[5] => ram_block7a36.PORTBADDR5
address_b[5] => ram_block7a37.PORTBADDR5
address_b[5] => ram_block7a38.PORTBADDR5
address_b[5] => ram_block7a39.PORTBADDR5
address_b[5] => ram_block7a40.PORTBADDR5
address_b[5] => ram_block7a41.PORTBADDR5
address_b[5] => ram_block7a42.PORTBADDR5
address_b[5] => ram_block7a43.PORTBADDR5
address_b[5] => ram_block7a44.PORTBADDR5
address_b[5] => ram_block7a45.PORTBADDR5
address_b[5] => ram_block7a46.PORTBADDR5
address_b[5] => ram_block7a47.PORTBADDR5
address_b[6] => ram_block7a0.PORTBADDR6
address_b[6] => ram_block7a1.PORTBADDR6
address_b[6] => ram_block7a2.PORTBADDR6
address_b[6] => ram_block7a3.PORTBADDR6
address_b[6] => ram_block7a4.PORTBADDR6
address_b[6] => ram_block7a5.PORTBADDR6
address_b[6] => ram_block7a6.PORTBADDR6
address_b[6] => ram_block7a7.PORTBADDR6
address_b[6] => ram_block7a8.PORTBADDR6
address_b[6] => ram_block7a9.PORTBADDR6
address_b[6] => ram_block7a10.PORTBADDR6
address_b[6] => ram_block7a11.PORTBADDR6
address_b[6] => ram_block7a12.PORTBADDR6
address_b[6] => ram_block7a13.PORTBADDR6
address_b[6] => ram_block7a14.PORTBADDR6
address_b[6] => ram_block7a15.PORTBADDR6
address_b[6] => ram_block7a16.PORTBADDR6
address_b[6] => ram_block7a17.PORTBADDR6
address_b[6] => ram_block7a18.PORTBADDR6
address_b[6] => ram_block7a19.PORTBADDR6
address_b[6] => ram_block7a20.PORTBADDR6
address_b[6] => ram_block7a21.PORTBADDR6
address_b[6] => ram_block7a22.PORTBADDR6
address_b[6] => ram_block7a23.PORTBADDR6
address_b[6] => ram_block7a24.PORTBADDR6
address_b[6] => ram_block7a25.PORTBADDR6
address_b[6] => ram_block7a26.PORTBADDR6
address_b[6] => ram_block7a27.PORTBADDR6
address_b[6] => ram_block7a28.PORTBADDR6
address_b[6] => ram_block7a29.PORTBADDR6
address_b[6] => ram_block7a30.PORTBADDR6
address_b[6] => ram_block7a31.PORTBADDR6
address_b[6] => ram_block7a32.PORTBADDR6
address_b[6] => ram_block7a33.PORTBADDR6
address_b[6] => ram_block7a34.PORTBADDR6
address_b[6] => ram_block7a35.PORTBADDR6
address_b[6] => ram_block7a36.PORTBADDR6
address_b[6] => ram_block7a37.PORTBADDR6
address_b[6] => ram_block7a38.PORTBADDR6
address_b[6] => ram_block7a39.PORTBADDR6
address_b[6] => ram_block7a40.PORTBADDR6
address_b[6] => ram_block7a41.PORTBADDR6
address_b[6] => ram_block7a42.PORTBADDR6
address_b[6] => ram_block7a43.PORTBADDR6
address_b[6] => ram_block7a44.PORTBADDR6
address_b[6] => ram_block7a45.PORTBADDR6
address_b[6] => ram_block7a46.PORTBADDR6
address_b[6] => ram_block7a47.PORTBADDR6
address_b[7] => ram_block7a0.PORTBADDR7
address_b[7] => ram_block7a1.PORTBADDR7
address_b[7] => ram_block7a2.PORTBADDR7
address_b[7] => ram_block7a3.PORTBADDR7
address_b[7] => ram_block7a4.PORTBADDR7
address_b[7] => ram_block7a5.PORTBADDR7
address_b[7] => ram_block7a6.PORTBADDR7
address_b[7] => ram_block7a7.PORTBADDR7
address_b[7] => ram_block7a8.PORTBADDR7
address_b[7] => ram_block7a9.PORTBADDR7
address_b[7] => ram_block7a10.PORTBADDR7
address_b[7] => ram_block7a11.PORTBADDR7
address_b[7] => ram_block7a12.PORTBADDR7
address_b[7] => ram_block7a13.PORTBADDR7
address_b[7] => ram_block7a14.PORTBADDR7
address_b[7] => ram_block7a15.PORTBADDR7
address_b[7] => ram_block7a16.PORTBADDR7
address_b[7] => ram_block7a17.PORTBADDR7
address_b[7] => ram_block7a18.PORTBADDR7
address_b[7] => ram_block7a19.PORTBADDR7
address_b[7] => ram_block7a20.PORTBADDR7
address_b[7] => ram_block7a21.PORTBADDR7
address_b[7] => ram_block7a22.PORTBADDR7
address_b[7] => ram_block7a23.PORTBADDR7
address_b[7] => ram_block7a24.PORTBADDR7
address_b[7] => ram_block7a25.PORTBADDR7
address_b[7] => ram_block7a26.PORTBADDR7
address_b[7] => ram_block7a27.PORTBADDR7
address_b[7] => ram_block7a28.PORTBADDR7
address_b[7] => ram_block7a29.PORTBADDR7
address_b[7] => ram_block7a30.PORTBADDR7
address_b[7] => ram_block7a31.PORTBADDR7
address_b[7] => ram_block7a32.PORTBADDR7
address_b[7] => ram_block7a33.PORTBADDR7
address_b[7] => ram_block7a34.PORTBADDR7
address_b[7] => ram_block7a35.PORTBADDR7
address_b[7] => ram_block7a36.PORTBADDR7
address_b[7] => ram_block7a37.PORTBADDR7
address_b[7] => ram_block7a38.PORTBADDR7
address_b[7] => ram_block7a39.PORTBADDR7
address_b[7] => ram_block7a40.PORTBADDR7
address_b[7] => ram_block7a41.PORTBADDR7
address_b[7] => ram_block7a42.PORTBADDR7
address_b[7] => ram_block7a43.PORTBADDR7
address_b[7] => ram_block7a44.PORTBADDR7
address_b[7] => ram_block7a45.PORTBADDR7
address_b[7] => ram_block7a46.PORTBADDR7
address_b[7] => ram_block7a47.PORTBADDR7
address_b[8] => ram_block7a0.PORTBADDR8
address_b[8] => ram_block7a1.PORTBADDR8
address_b[8] => ram_block7a2.PORTBADDR8
address_b[8] => ram_block7a3.PORTBADDR8
address_b[8] => ram_block7a4.PORTBADDR8
address_b[8] => ram_block7a5.PORTBADDR8
address_b[8] => ram_block7a6.PORTBADDR8
address_b[8] => ram_block7a7.PORTBADDR8
address_b[8] => ram_block7a8.PORTBADDR8
address_b[8] => ram_block7a9.PORTBADDR8
address_b[8] => ram_block7a10.PORTBADDR8
address_b[8] => ram_block7a11.PORTBADDR8
address_b[8] => ram_block7a12.PORTBADDR8
address_b[8] => ram_block7a13.PORTBADDR8
address_b[8] => ram_block7a14.PORTBADDR8
address_b[8] => ram_block7a15.PORTBADDR8
address_b[8] => ram_block7a16.PORTBADDR8
address_b[8] => ram_block7a17.PORTBADDR8
address_b[8] => ram_block7a18.PORTBADDR8
address_b[8] => ram_block7a19.PORTBADDR8
address_b[8] => ram_block7a20.PORTBADDR8
address_b[8] => ram_block7a21.PORTBADDR8
address_b[8] => ram_block7a22.PORTBADDR8
address_b[8] => ram_block7a23.PORTBADDR8
address_b[8] => ram_block7a24.PORTBADDR8
address_b[8] => ram_block7a25.PORTBADDR8
address_b[8] => ram_block7a26.PORTBADDR8
address_b[8] => ram_block7a27.PORTBADDR8
address_b[8] => ram_block7a28.PORTBADDR8
address_b[8] => ram_block7a29.PORTBADDR8
address_b[8] => ram_block7a30.PORTBADDR8
address_b[8] => ram_block7a31.PORTBADDR8
address_b[8] => ram_block7a32.PORTBADDR8
address_b[8] => ram_block7a33.PORTBADDR8
address_b[8] => ram_block7a34.PORTBADDR8
address_b[8] => ram_block7a35.PORTBADDR8
address_b[8] => ram_block7a36.PORTBADDR8
address_b[8] => ram_block7a37.PORTBADDR8
address_b[8] => ram_block7a38.PORTBADDR8
address_b[8] => ram_block7a39.PORTBADDR8
address_b[8] => ram_block7a40.PORTBADDR8
address_b[8] => ram_block7a41.PORTBADDR8
address_b[8] => ram_block7a42.PORTBADDR8
address_b[8] => ram_block7a43.PORTBADDR8
address_b[8] => ram_block7a44.PORTBADDR8
address_b[8] => ram_block7a45.PORTBADDR8
address_b[8] => ram_block7a46.PORTBADDR8
address_b[8] => ram_block7a47.PORTBADDR8
addressstall_b => ram_block7a0.PORTBADDRSTALL
addressstall_b => ram_block7a1.PORTBADDRSTALL
addressstall_b => ram_block7a2.PORTBADDRSTALL
addressstall_b => ram_block7a3.PORTBADDRSTALL
addressstall_b => ram_block7a4.PORTBADDRSTALL
addressstall_b => ram_block7a5.PORTBADDRSTALL
addressstall_b => ram_block7a6.PORTBADDRSTALL
addressstall_b => ram_block7a7.PORTBADDRSTALL
addressstall_b => ram_block7a8.PORTBADDRSTALL
addressstall_b => ram_block7a9.PORTBADDRSTALL
addressstall_b => ram_block7a10.PORTBADDRSTALL
addressstall_b => ram_block7a11.PORTBADDRSTALL
addressstall_b => ram_block7a12.PORTBADDRSTALL
addressstall_b => ram_block7a13.PORTBADDRSTALL
addressstall_b => ram_block7a14.PORTBADDRSTALL
addressstall_b => ram_block7a15.PORTBADDRSTALL
addressstall_b => ram_block7a16.PORTBADDRSTALL
addressstall_b => ram_block7a17.PORTBADDRSTALL
addressstall_b => ram_block7a18.PORTBADDRSTALL
addressstall_b => ram_block7a19.PORTBADDRSTALL
addressstall_b => ram_block7a20.PORTBADDRSTALL
addressstall_b => ram_block7a21.PORTBADDRSTALL
addressstall_b => ram_block7a22.PORTBADDRSTALL
addressstall_b => ram_block7a23.PORTBADDRSTALL
addressstall_b => ram_block7a24.PORTBADDRSTALL
addressstall_b => ram_block7a25.PORTBADDRSTALL
addressstall_b => ram_block7a26.PORTBADDRSTALL
addressstall_b => ram_block7a27.PORTBADDRSTALL
addressstall_b => ram_block7a28.PORTBADDRSTALL
addressstall_b => ram_block7a29.PORTBADDRSTALL
addressstall_b => ram_block7a30.PORTBADDRSTALL
addressstall_b => ram_block7a31.PORTBADDRSTALL
addressstall_b => ram_block7a32.PORTBADDRSTALL
addressstall_b => ram_block7a33.PORTBADDRSTALL
addressstall_b => ram_block7a34.PORTBADDRSTALL
addressstall_b => ram_block7a35.PORTBADDRSTALL
addressstall_b => ram_block7a36.PORTBADDRSTALL
addressstall_b => ram_block7a37.PORTBADDRSTALL
addressstall_b => ram_block7a38.PORTBADDRSTALL
addressstall_b => ram_block7a39.PORTBADDRSTALL
addressstall_b => ram_block7a40.PORTBADDRSTALL
addressstall_b => ram_block7a41.PORTBADDRSTALL
addressstall_b => ram_block7a42.PORTBADDRSTALL
addressstall_b => ram_block7a43.PORTBADDRSTALL
addressstall_b => ram_block7a44.PORTBADDRSTALL
addressstall_b => ram_block7a45.PORTBADDRSTALL
addressstall_b => ram_block7a46.PORTBADDRSTALL
addressstall_b => ram_block7a47.PORTBADDRSTALL
clock0 => ram_block7a0.CLK0
clock0 => ram_block7a1.CLK0
clock0 => ram_block7a2.CLK0
clock0 => ram_block7a3.CLK0
clock0 => ram_block7a4.CLK0
clock0 => ram_block7a5.CLK0
clock0 => ram_block7a6.CLK0
clock0 => ram_block7a7.CLK0
clock0 => ram_block7a8.CLK0
clock0 => ram_block7a9.CLK0
clock0 => ram_block7a10.CLK0
clock0 => ram_block7a11.CLK0
clock0 => ram_block7a12.CLK0
clock0 => ram_block7a13.CLK0
clock0 => ram_block7a14.CLK0
clock0 => ram_block7a15.CLK0
clock0 => ram_block7a16.CLK0
clock0 => ram_block7a17.CLK0
clock0 => ram_block7a18.CLK0
clock0 => ram_block7a19.CLK0
clock0 => ram_block7a20.CLK0
clock0 => ram_block7a21.CLK0
clock0 => ram_block7a22.CLK0
clock0 => ram_block7a23.CLK0
clock0 => ram_block7a24.CLK0
clock0 => ram_block7a25.CLK0
clock0 => ram_block7a26.CLK0
clock0 => ram_block7a27.CLK0
clock0 => ram_block7a28.CLK0
clock0 => ram_block7a29.CLK0
clock0 => ram_block7a30.CLK0
clock0 => ram_block7a31.CLK0
clock0 => ram_block7a32.CLK0
clock0 => ram_block7a33.CLK0
clock0 => ram_block7a34.CLK0
clock0 => ram_block7a35.CLK0
clock0 => ram_block7a36.CLK0
clock0 => ram_block7a37.CLK0
clock0 => ram_block7a38.CLK0
clock0 => ram_block7a39.CLK0
clock0 => ram_block7a40.CLK0
clock0 => ram_block7a41.CLK0
clock0 => ram_block7a42.CLK0
clock0 => ram_block7a43.CLK0
clock0 => ram_block7a44.CLK0
clock0 => ram_block7a45.CLK0
clock0 => ram_block7a46.CLK0
clock0 => ram_block7a47.CLK0
clock1 => ram_block7a0.CLK1
clock1 => ram_block7a1.CLK1
clock1 => ram_block7a2.CLK1
clock1 => ram_block7a3.CLK1
clock1 => ram_block7a4.CLK1
clock1 => ram_block7a5.CLK1
clock1 => ram_block7a6.CLK1
clock1 => ram_block7a7.CLK1
clock1 => ram_block7a8.CLK1
clock1 => ram_block7a9.CLK1
clock1 => ram_block7a10.CLK1
clock1 => ram_block7a11.CLK1
clock1 => ram_block7a12.CLK1
clock1 => ram_block7a13.CLK1
clock1 => ram_block7a14.CLK1
clock1 => ram_block7a15.CLK1
clock1 => ram_block7a16.CLK1
clock1 => ram_block7a17.CLK1
clock1 => ram_block7a18.CLK1
clock1 => ram_block7a19.CLK1
clock1 => ram_block7a20.CLK1
clock1 => ram_block7a21.CLK1
clock1 => ram_block7a22.CLK1
clock1 => ram_block7a23.CLK1
clock1 => ram_block7a24.CLK1
clock1 => ram_block7a25.CLK1
clock1 => ram_block7a26.CLK1
clock1 => ram_block7a27.CLK1
clock1 => ram_block7a28.CLK1
clock1 => ram_block7a29.CLK1
clock1 => ram_block7a30.CLK1
clock1 => ram_block7a31.CLK1
clock1 => ram_block7a32.CLK1
clock1 => ram_block7a33.CLK1
clock1 => ram_block7a34.CLK1
clock1 => ram_block7a35.CLK1
clock1 => ram_block7a36.CLK1
clock1 => ram_block7a37.CLK1
clock1 => ram_block7a38.CLK1
clock1 => ram_block7a39.CLK1
clock1 => ram_block7a40.CLK1
clock1 => ram_block7a41.CLK1
clock1 => ram_block7a42.CLK1
clock1 => ram_block7a43.CLK1
clock1 => ram_block7a44.CLK1
clock1 => ram_block7a45.CLK1
clock1 => ram_block7a46.CLK1
clock1 => ram_block7a47.CLK1
clocken1 => ram_block7a0.ENA1
clocken1 => ram_block7a1.ENA1
clocken1 => ram_block7a2.ENA1
clocken1 => ram_block7a3.ENA1
clocken1 => ram_block7a4.ENA1
clocken1 => ram_block7a5.ENA1
clocken1 => ram_block7a6.ENA1
clocken1 => ram_block7a7.ENA1
clocken1 => ram_block7a8.ENA1
clocken1 => ram_block7a9.ENA1
clocken1 => ram_block7a10.ENA1
clocken1 => ram_block7a11.ENA1
clocken1 => ram_block7a12.ENA1
clocken1 => ram_block7a13.ENA1
clocken1 => ram_block7a14.ENA1
clocken1 => ram_block7a15.ENA1
clocken1 => ram_block7a16.ENA1
clocken1 => ram_block7a17.ENA1
clocken1 => ram_block7a18.ENA1
clocken1 => ram_block7a19.ENA1
clocken1 => ram_block7a20.ENA1
clocken1 => ram_block7a21.ENA1
clocken1 => ram_block7a22.ENA1
clocken1 => ram_block7a23.ENA1
clocken1 => ram_block7a24.ENA1
clocken1 => ram_block7a25.ENA1
clocken1 => ram_block7a26.ENA1
clocken1 => ram_block7a27.ENA1
clocken1 => ram_block7a28.ENA1
clocken1 => ram_block7a29.ENA1
clocken1 => ram_block7a30.ENA1
clocken1 => ram_block7a31.ENA1
clocken1 => ram_block7a32.ENA1
clocken1 => ram_block7a33.ENA1
clocken1 => ram_block7a34.ENA1
clocken1 => ram_block7a35.ENA1
clocken1 => ram_block7a36.ENA1
clocken1 => ram_block7a37.ENA1
clocken1 => ram_block7a38.ENA1
clocken1 => ram_block7a39.ENA1
clocken1 => ram_block7a40.ENA1
clocken1 => ram_block7a41.ENA1
clocken1 => ram_block7a42.ENA1
clocken1 => ram_block7a43.ENA1
clocken1 => ram_block7a44.ENA1
clocken1 => ram_block7a45.ENA1
clocken1 => ram_block7a46.ENA1
clocken1 => ram_block7a47.ENA1
data_a[0] => ram_block7a0.PORTADATAIN
data_a[1] => ram_block7a1.PORTADATAIN
data_a[2] => ram_block7a2.PORTADATAIN
data_a[3] => ram_block7a3.PORTADATAIN
data_a[4] => ram_block7a4.PORTADATAIN
data_a[5] => ram_block7a5.PORTADATAIN
data_a[6] => ram_block7a6.PORTADATAIN
data_a[7] => ram_block7a7.PORTADATAIN
data_a[8] => ram_block7a8.PORTADATAIN
data_a[9] => ram_block7a9.PORTADATAIN
data_a[10] => ram_block7a10.PORTADATAIN
data_a[11] => ram_block7a11.PORTADATAIN
data_a[12] => ram_block7a12.PORTADATAIN
data_a[13] => ram_block7a13.PORTADATAIN
data_a[14] => ram_block7a14.PORTADATAIN
data_a[15] => ram_block7a15.PORTADATAIN
data_a[16] => ram_block7a16.PORTADATAIN
data_a[17] => ram_block7a17.PORTADATAIN
data_a[18] => ram_block7a18.PORTADATAIN
data_a[19] => ram_block7a19.PORTADATAIN
data_a[20] => ram_block7a20.PORTADATAIN
data_a[21] => ram_block7a21.PORTADATAIN
data_a[22] => ram_block7a22.PORTADATAIN
data_a[23] => ram_block7a23.PORTADATAIN
data_a[24] => ram_block7a24.PORTADATAIN
data_a[25] => ram_block7a25.PORTADATAIN
data_a[26] => ram_block7a26.PORTADATAIN
data_a[27] => ram_block7a27.PORTADATAIN
data_a[28] => ram_block7a28.PORTADATAIN
data_a[29] => ram_block7a29.PORTADATAIN
data_a[30] => ram_block7a30.PORTADATAIN
data_a[31] => ram_block7a31.PORTADATAIN
data_a[32] => ram_block7a32.PORTADATAIN
data_a[33] => ram_block7a33.PORTADATAIN
data_a[34] => ram_block7a34.PORTADATAIN
data_a[35] => ram_block7a35.PORTADATAIN
data_a[36] => ram_block7a36.PORTADATAIN
data_a[37] => ram_block7a37.PORTADATAIN
data_a[38] => ram_block7a38.PORTADATAIN
data_a[39] => ram_block7a39.PORTADATAIN
data_a[40] => ram_block7a40.PORTADATAIN
data_a[41] => ram_block7a41.PORTADATAIN
data_a[42] => ram_block7a42.PORTADATAIN
data_a[43] => ram_block7a43.PORTADATAIN
data_a[44] => ram_block7a44.PORTADATAIN
data_a[45] => ram_block7a45.PORTADATAIN
data_a[46] => ram_block7a46.PORTADATAIN
data_a[47] => ram_block7a47.PORTADATAIN
q_b[0] <= ram_block7a0.PORTBDATAOUT
q_b[1] <= ram_block7a1.PORTBDATAOUT
q_b[2] <= ram_block7a2.PORTBDATAOUT
q_b[3] <= ram_block7a3.PORTBDATAOUT
q_b[4] <= ram_block7a4.PORTBDATAOUT
q_b[5] <= ram_block7a5.PORTBDATAOUT
q_b[6] <= ram_block7a6.PORTBDATAOUT
q_b[7] <= ram_block7a7.PORTBDATAOUT
q_b[8] <= ram_block7a8.PORTBDATAOUT
q_b[9] <= ram_block7a9.PORTBDATAOUT
q_b[10] <= ram_block7a10.PORTBDATAOUT
q_b[11] <= ram_block7a11.PORTBDATAOUT
q_b[12] <= ram_block7a12.PORTBDATAOUT
q_b[13] <= ram_block7a13.PORTBDATAOUT
q_b[14] <= ram_block7a14.PORTBDATAOUT
q_b[15] <= ram_block7a15.PORTBDATAOUT
q_b[16] <= ram_block7a16.PORTBDATAOUT
q_b[17] <= ram_block7a17.PORTBDATAOUT
q_b[18] <= ram_block7a18.PORTBDATAOUT
q_b[19] <= ram_block7a19.PORTBDATAOUT
q_b[20] <= ram_block7a20.PORTBDATAOUT
q_b[21] <= ram_block7a21.PORTBDATAOUT
q_b[22] <= ram_block7a22.PORTBDATAOUT
q_b[23] <= ram_block7a23.PORTBDATAOUT
q_b[24] <= ram_block7a24.PORTBDATAOUT
q_b[25] <= ram_block7a25.PORTBDATAOUT
q_b[26] <= ram_block7a26.PORTBDATAOUT
q_b[27] <= ram_block7a27.PORTBDATAOUT
q_b[28] <= ram_block7a28.PORTBDATAOUT
q_b[29] <= ram_block7a29.PORTBDATAOUT
q_b[30] <= ram_block7a30.PORTBDATAOUT
q_b[31] <= ram_block7a31.PORTBDATAOUT
q_b[32] <= ram_block7a32.PORTBDATAOUT
q_b[33] <= ram_block7a33.PORTBDATAOUT
q_b[34] <= ram_block7a34.PORTBDATAOUT
q_b[35] <= ram_block7a35.PORTBDATAOUT
q_b[36] <= ram_block7a36.PORTBDATAOUT
q_b[37] <= ram_block7a37.PORTBDATAOUT
q_b[38] <= ram_block7a38.PORTBDATAOUT
q_b[39] <= ram_block7a39.PORTBDATAOUT
q_b[40] <= ram_block7a40.PORTBDATAOUT
q_b[41] <= ram_block7a41.PORTBDATAOUT
q_b[42] <= ram_block7a42.PORTBDATAOUT
q_b[43] <= ram_block7a43.PORTBDATAOUT
q_b[44] <= ram_block7a44.PORTBDATAOUT
q_b[45] <= ram_block7a45.PORTBDATAOUT
q_b[46] <= ram_block7a46.PORTBDATAOUT
q_b[47] <= ram_block7a47.PORTBDATAOUT
wren_a => ram_block7a0.PORTAWE
wren_a => ram_block7a0.ENA0
wren_a => ram_block7a1.PORTAWE
wren_a => ram_block7a1.ENA0
wren_a => ram_block7a2.PORTAWE
wren_a => ram_block7a2.ENA0
wren_a => ram_block7a3.PORTAWE
wren_a => ram_block7a3.ENA0
wren_a => ram_block7a4.PORTAWE
wren_a => ram_block7a4.ENA0
wren_a => ram_block7a5.PORTAWE
wren_a => ram_block7a5.ENA0
wren_a => ram_block7a6.PORTAWE
wren_a => ram_block7a6.ENA0
wren_a => ram_block7a7.PORTAWE
wren_a => ram_block7a7.ENA0
wren_a => ram_block7a8.PORTAWE
wren_a => ram_block7a8.ENA0
wren_a => ram_block7a9.PORTAWE
wren_a => ram_block7a9.ENA0
wren_a => ram_block7a10.PORTAWE
wren_a => ram_block7a10.ENA0
wren_a => ram_block7a11.PORTAWE
wren_a => ram_block7a11.ENA0
wren_a => ram_block7a12.PORTAWE
wren_a => ram_block7a12.ENA0
wren_a => ram_block7a13.PORTAWE
wren_a => ram_block7a13.ENA0
wren_a => ram_block7a14.PORTAWE
wren_a => ram_block7a14.ENA0
wren_a => ram_block7a15.PORTAWE
wren_a => ram_block7a15.ENA0
wren_a => ram_block7a16.PORTAWE
wren_a => ram_block7a16.ENA0
wren_a => ram_block7a17.PORTAWE
wren_a => ram_block7a17.ENA0
wren_a => ram_block7a18.PORTAWE
wren_a => ram_block7a18.ENA0
wren_a => ram_block7a19.PORTAWE
wren_a => ram_block7a19.ENA0
wren_a => ram_block7a20.PORTAWE
wren_a => ram_block7a20.ENA0
wren_a => ram_block7a21.PORTAWE
wren_a => ram_block7a21.ENA0
wren_a => ram_block7a22.PORTAWE
wren_a => ram_block7a22.ENA0
wren_a => ram_block7a23.PORTAWE
wren_a => ram_block7a23.ENA0
wren_a => ram_block7a24.PORTAWE
wren_a => ram_block7a24.ENA0
wren_a => ram_block7a25.PORTAWE
wren_a => ram_block7a25.ENA0
wren_a => ram_block7a26.PORTAWE
wren_a => ram_block7a26.ENA0
wren_a => ram_block7a27.PORTAWE
wren_a => ram_block7a27.ENA0
wren_a => ram_block7a28.PORTAWE
wren_a => ram_block7a28.ENA0
wren_a => ram_block7a29.PORTAWE
wren_a => ram_block7a29.ENA0
wren_a => ram_block7a30.PORTAWE
wren_a => ram_block7a30.ENA0
wren_a => ram_block7a31.PORTAWE
wren_a => ram_block7a31.ENA0
wren_a => ram_block7a32.PORTAWE
wren_a => ram_block7a32.ENA0
wren_a => ram_block7a33.PORTAWE
wren_a => ram_block7a33.ENA0
wren_a => ram_block7a34.PORTAWE
wren_a => ram_block7a34.ENA0
wren_a => ram_block7a35.PORTAWE
wren_a => ram_block7a35.ENA0
wren_a => ram_block7a36.PORTAWE
wren_a => ram_block7a36.ENA0
wren_a => ram_block7a37.PORTAWE
wren_a => ram_block7a37.ENA0
wren_a => ram_block7a38.PORTAWE
wren_a => ram_block7a38.ENA0
wren_a => ram_block7a39.PORTAWE
wren_a => ram_block7a39.ENA0
wren_a => ram_block7a40.PORTAWE
wren_a => ram_block7a40.ENA0
wren_a => ram_block7a41.PORTAWE
wren_a => ram_block7a41.ENA0
wren_a => ram_block7a42.PORTAWE
wren_a => ram_block7a42.ENA0
wren_a => ram_block7a43.PORTAWE
wren_a => ram_block7a43.ENA0
wren_a => ram_block7a44.PORTAWE
wren_a => ram_block7a44.ENA0
wren_a => ram_block7a45.PORTAWE
wren_a => ram_block7a45.ENA0
wren_a => ram_block7a46.PORTAWE
wren_a => ram_block7a46.ENA0
wren_a => ram_block7a47.PORTAWE
wren_a => ram_block7a47.ENA0


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:rs_dgwp
clock => dffpipe_ve9:dffpipe8.clock
clrn => dffpipe_ve9:dffpipe8.clrn
d[0] => dffpipe_ve9:dffpipe8.d[0]
d[1] => dffpipe_ve9:dffpipe8.d[1]
d[2] => dffpipe_ve9:dffpipe8.d[2]
d[3] => dffpipe_ve9:dffpipe8.d[3]
d[4] => dffpipe_ve9:dffpipe8.d[4]
d[5] => dffpipe_ve9:dffpipe8.d[5]
d[6] => dffpipe_ve9:dffpipe8.d[6]
d[7] => dffpipe_ve9:dffpipe8.d[7]
d[8] => dffpipe_ve9:dffpipe8.d[8]
d[9] => dffpipe_ve9:dffpipe8.d[9]
q[0] <= dffpipe_ve9:dffpipe8.q[0]
q[1] <= dffpipe_ve9:dffpipe8.q[1]
q[2] <= dffpipe_ve9:dffpipe8.q[2]
q[3] <= dffpipe_ve9:dffpipe8.q[3]
q[4] <= dffpipe_ve9:dffpipe8.q[4]
q[5] <= dffpipe_ve9:dffpipe8.q[5]
q[6] <= dffpipe_ve9:dffpipe8.q[6]
q[7] <= dffpipe_ve9:dffpipe8.q[7]
q[8] <= dffpipe_ve9:dffpipe8.q[8]
q[9] <= dffpipe_ve9:dffpipe8.q[9]


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp
clock => dffpipe_ve9:dffpipe8.clock
clrn => dffpipe_ve9:dffpipe8.clrn
d[0] => dffpipe_ve9:dffpipe8.d[0]
d[1] => dffpipe_ve9:dffpipe8.d[1]
d[2] => dffpipe_ve9:dffpipe8.d[2]
d[3] => dffpipe_ve9:dffpipe8.d[3]
d[4] => dffpipe_ve9:dffpipe8.d[4]
d[5] => dffpipe_ve9:dffpipe8.d[5]
d[6] => dffpipe_ve9:dffpipe8.d[6]
d[7] => dffpipe_ve9:dffpipe8.d[7]
d[8] => dffpipe_ve9:dffpipe8.d[8]
d[9] => dffpipe_ve9:dffpipe8.d[9]
q[0] <= dffpipe_ve9:dffpipe8.q[0]
q[1] <= dffpipe_ve9:dffpipe8.q[1]
q[2] <= dffpipe_ve9:dffpipe8.q[2]
q[3] <= dffpipe_ve9:dffpipe8.q[3]
q[4] <= dffpipe_ve9:dffpipe8.q[4]
q[5] <= dffpipe_ve9:dffpipe8.q[5]
q[6] <= dffpipe_ve9:dffpipe8.q[6]
q[7] <= dffpipe_ve9:dffpipe8.q[7]
q[8] <= dffpipe_ve9:dffpipe8.q[8]
q[9] <= dffpipe_ve9:dffpipe8.q[9]


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_e66:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|receiver:NRX[1].receiver_inst
clock => clock.IN6
rate[0] => rate[0].IN2
rate[1] => rate[1].IN2
rate[2] => rate[2].IN2
rate[3] => rate[3].IN2
rate[4] => rate[4].IN2
rate[5] => rate[5].IN2
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
frequency[9] => frequency[9].IN1
frequency[10] => frequency[10].IN1
frequency[11] => frequency[11].IN1
frequency[12] => frequency[12].IN1
frequency[13] => frequency[13].IN1
frequency[14] => frequency[14].IN1
frequency[15] => frequency[15].IN1
frequency[16] => frequency[16].IN1
frequency[17] => frequency[17].IN1
frequency[18] => frequency[18].IN1
frequency[19] => frequency[19].IN1
frequency[20] => frequency[20].IN1
frequency[21] => frequency[21].IN1
frequency[22] => frequency[22].IN1
frequency[23] => frequency[23].IN1
frequency[24] => frequency[24].IN1
frequency[25] => frequency[25].IN1
frequency[26] => frequency[26].IN1
frequency[27] => frequency[27].IN1
frequency[28] => frequency[28].IN1
frequency[29] => frequency[29].IN1
frequency[30] => frequency[30].IN1
frequency[31] => frequency[31].IN1
out_strobe <= firX8R8:fir2.port4
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_data[10] => in_data[10].IN1
in_data[11] => in_data[11].IN1
out_data_I[0] <= firX8R8:fir2.port5
out_data_I[1] <= firX8R8:fir2.port5
out_data_I[2] <= firX8R8:fir2.port5
out_data_I[3] <= firX8R8:fir2.port5
out_data_I[4] <= firX8R8:fir2.port5
out_data_I[5] <= firX8R8:fir2.port5
out_data_I[6] <= firX8R8:fir2.port5
out_data_I[7] <= firX8R8:fir2.port5
out_data_I[8] <= firX8R8:fir2.port5
out_data_I[9] <= firX8R8:fir2.port5
out_data_I[10] <= firX8R8:fir2.port5
out_data_I[11] <= firX8R8:fir2.port5
out_data_I[12] <= firX8R8:fir2.port5
out_data_I[13] <= firX8R8:fir2.port5
out_data_I[14] <= firX8R8:fir2.port5
out_data_I[15] <= firX8R8:fir2.port5
out_data_I[16] <= firX8R8:fir2.port5
out_data_I[17] <= firX8R8:fir2.port5
out_data_I[18] <= firX8R8:fir2.port5
out_data_I[19] <= firX8R8:fir2.port5
out_data_I[20] <= firX8R8:fir2.port5
out_data_I[21] <= firX8R8:fir2.port5
out_data_I[22] <= firX8R8:fir2.port5
out_data_I[23] <= firX8R8:fir2.port5
out_data_Q[0] <= firX8R8:fir2.port6
out_data_Q[1] <= firX8R8:fir2.port6
out_data_Q[2] <= firX8R8:fir2.port6
out_data_Q[3] <= firX8R8:fir2.port6
out_data_Q[4] <= firX8R8:fir2.port6
out_data_Q[5] <= firX8R8:fir2.port6
out_data_Q[6] <= firX8R8:fir2.port6
out_data_Q[7] <= firX8R8:fir2.port6
out_data_Q[8] <= firX8R8:fir2.port6
out_data_Q[9] <= firX8R8:fir2.port6
out_data_Q[10] <= firX8R8:fir2.port6
out_data_Q[11] <= firX8R8:fir2.port6
out_data_Q[12] <= firX8R8:fir2.port6
out_data_Q[13] <= firX8R8:fir2.port6
out_data_Q[14] <= firX8R8:fir2.port6
out_data_Q[15] <= firX8R8:fir2.port6
out_data_Q[16] <= firX8R8:fir2.port6
out_data_Q[17] <= firX8R8:fir2.port6
out_data_Q[18] <= firX8R8:fir2.port6
out_data_Q[19] <= firX8R8:fir2.port6
out_data_Q[20] <= firX8R8:fir2.port6
out_data_Q[21] <= firX8R8:fir2.port6
out_data_Q[22] <= firX8R8:fir2.port6
out_data_Q[23] <= firX8R8:fir2.port6


|radioberry|receiver:NRX[1].receiver_inst|cordic:cordic_inst
clock => Y[14][0].CLK
clock => Y[14][1].CLK
clock => Y[14][2].CLK
clock => Y[14][3].CLK
clock => Y[14][4].CLK
clock => Y[14][5].CLK
clock => Y[14][6].CLK
clock => Y[14][7].CLK
clock => Y[14][8].CLK
clock => Y[14][9].CLK
clock => Y[14][10].CLK
clock => Y[14][11].CLK
clock => Y[14][12].CLK
clock => Y[14][13].CLK
clock => Y[14][14].CLK
clock => Y[14][15].CLK
clock => Y[14][16].CLK
clock => Y[14][17].CLK
clock => X[14][0].CLK
clock => X[14][1].CLK
clock => X[14][2].CLK
clock => X[14][3].CLK
clock => X[14][4].CLK
clock => X[14][5].CLK
clock => X[14][6].CLK
clock => X[14][7].CLK
clock => X[14][8].CLK
clock => X[14][9].CLK
clock => X[14][10].CLK
clock => X[14][11].CLK
clock => X[14][12].CLK
clock => X[14][13].CLK
clock => X[14][14].CLK
clock => X[14][15].CLK
clock => X[14][16].CLK
clock => X[14][17].CLK
clock => Z[13][2].CLK
clock => Y[13][0].CLK
clock => Y[13][1].CLK
clock => Y[13][2].CLK
clock => Y[13][3].CLK
clock => Y[13][4].CLK
clock => Y[13][5].CLK
clock => Y[13][6].CLK
clock => Y[13][7].CLK
clock => Y[13][8].CLK
clock => Y[13][9].CLK
clock => Y[13][10].CLK
clock => Y[13][11].CLK
clock => Y[13][12].CLK
clock => Y[13][13].CLK
clock => Y[13][14].CLK
clock => Y[13][15].CLK
clock => Y[13][16].CLK
clock => Y[13][17].CLK
clock => X[13][0].CLK
clock => X[13][1].CLK
clock => X[13][2].CLK
clock => X[13][3].CLK
clock => X[13][4].CLK
clock => X[13][5].CLK
clock => X[13][6].CLK
clock => X[13][7].CLK
clock => X[13][8].CLK
clock => X[13][9].CLK
clock => X[13][10].CLK
clock => X[13][11].CLK
clock => X[13][12].CLK
clock => X[13][13].CLK
clock => X[13][14].CLK
clock => X[13][15].CLK
clock => X[13][16].CLK
clock => X[13][17].CLK
clock => Z[12][0].CLK
clock => Z[12][1].CLK
clock => Z[12][2].CLK
clock => Z[12][3].CLK
clock => Y[12][0].CLK
clock => Y[12][1].CLK
clock => Y[12][2].CLK
clock => Y[12][3].CLK
clock => Y[12][4].CLK
clock => Y[12][5].CLK
clock => Y[12][6].CLK
clock => Y[12][7].CLK
clock => Y[12][8].CLK
clock => Y[12][9].CLK
clock => Y[12][10].CLK
clock => Y[12][11].CLK
clock => Y[12][12].CLK
clock => Y[12][13].CLK
clock => Y[12][14].CLK
clock => Y[12][15].CLK
clock => Y[12][16].CLK
clock => Y[12][17].CLK
clock => X[12][0].CLK
clock => X[12][1].CLK
clock => X[12][2].CLK
clock => X[12][3].CLK
clock => X[12][4].CLK
clock => X[12][5].CLK
clock => X[12][6].CLK
clock => X[12][7].CLK
clock => X[12][8].CLK
clock => X[12][9].CLK
clock => X[12][10].CLK
clock => X[12][11].CLK
clock => X[12][12].CLK
clock => X[12][13].CLK
clock => X[12][14].CLK
clock => X[12][15].CLK
clock => X[12][16].CLK
clock => X[12][17].CLK
clock => Z[11][0].CLK
clock => Z[11][1].CLK
clock => Z[11][2].CLK
clock => Z[11][3].CLK
clock => Z[11][4].CLK
clock => Y[11][0].CLK
clock => Y[11][1].CLK
clock => Y[11][2].CLK
clock => Y[11][3].CLK
clock => Y[11][4].CLK
clock => Y[11][5].CLK
clock => Y[11][6].CLK
clock => Y[11][7].CLK
clock => Y[11][8].CLK
clock => Y[11][9].CLK
clock => Y[11][10].CLK
clock => Y[11][11].CLK
clock => Y[11][12].CLK
clock => Y[11][13].CLK
clock => Y[11][14].CLK
clock => Y[11][15].CLK
clock => Y[11][16].CLK
clock => Y[11][17].CLK
clock => X[11][0].CLK
clock => X[11][1].CLK
clock => X[11][2].CLK
clock => X[11][3].CLK
clock => X[11][4].CLK
clock => X[11][5].CLK
clock => X[11][6].CLK
clock => X[11][7].CLK
clock => X[11][8].CLK
clock => X[11][9].CLK
clock => X[11][10].CLK
clock => X[11][11].CLK
clock => X[11][12].CLK
clock => X[11][13].CLK
clock => X[11][14].CLK
clock => X[11][15].CLK
clock => X[11][16].CLK
clock => X[11][17].CLK
clock => Z[10][0].CLK
clock => Z[10][1].CLK
clock => Z[10][2].CLK
clock => Z[10][3].CLK
clock => Z[10][4].CLK
clock => Z[10][5].CLK
clock => Y[10][0].CLK
clock => Y[10][1].CLK
clock => Y[10][2].CLK
clock => Y[10][3].CLK
clock => Y[10][4].CLK
clock => Y[10][5].CLK
clock => Y[10][6].CLK
clock => Y[10][7].CLK
clock => Y[10][8].CLK
clock => Y[10][9].CLK
clock => Y[10][10].CLK
clock => Y[10][11].CLK
clock => Y[10][12].CLK
clock => Y[10][13].CLK
clock => Y[10][14].CLK
clock => Y[10][15].CLK
clock => Y[10][16].CLK
clock => Y[10][17].CLK
clock => X[10][0].CLK
clock => X[10][1].CLK
clock => X[10][2].CLK
clock => X[10][3].CLK
clock => X[10][4].CLK
clock => X[10][5].CLK
clock => X[10][6].CLK
clock => X[10][7].CLK
clock => X[10][8].CLK
clock => X[10][9].CLK
clock => X[10][10].CLK
clock => X[10][11].CLK
clock => X[10][12].CLK
clock => X[10][13].CLK
clock => X[10][14].CLK
clock => X[10][15].CLK
clock => X[10][16].CLK
clock => X[10][17].CLK
clock => Z[9][0].CLK
clock => Z[9][1].CLK
clock => Z[9][2].CLK
clock => Z[9][3].CLK
clock => Z[9][4].CLK
clock => Z[9][5].CLK
clock => Z[9][6].CLK
clock => Y[9][0].CLK
clock => Y[9][1].CLK
clock => Y[9][2].CLK
clock => Y[9][3].CLK
clock => Y[9][4].CLK
clock => Y[9][5].CLK
clock => Y[9][6].CLK
clock => Y[9][7].CLK
clock => Y[9][8].CLK
clock => Y[9][9].CLK
clock => Y[9][10].CLK
clock => Y[9][11].CLK
clock => Y[9][12].CLK
clock => Y[9][13].CLK
clock => Y[9][14].CLK
clock => Y[9][15].CLK
clock => Y[9][16].CLK
clock => Y[9][17].CLK
clock => X[9][0].CLK
clock => X[9][1].CLK
clock => X[9][2].CLK
clock => X[9][3].CLK
clock => X[9][4].CLK
clock => X[9][5].CLK
clock => X[9][6].CLK
clock => X[9][7].CLK
clock => X[9][8].CLK
clock => X[9][9].CLK
clock => X[9][10].CLK
clock => X[9][11].CLK
clock => X[9][12].CLK
clock => X[9][13].CLK
clock => X[9][14].CLK
clock => X[9][15].CLK
clock => X[9][16].CLK
clock => X[9][17].CLK
clock => Z[8][0].CLK
clock => Z[8][1].CLK
clock => Z[8][2].CLK
clock => Z[8][3].CLK
clock => Z[8][4].CLK
clock => Z[8][5].CLK
clock => Z[8][6].CLK
clock => Z[8][7].CLK
clock => Y[8][0].CLK
clock => Y[8][1].CLK
clock => Y[8][2].CLK
clock => Y[8][3].CLK
clock => Y[8][4].CLK
clock => Y[8][5].CLK
clock => Y[8][6].CLK
clock => Y[8][7].CLK
clock => Y[8][8].CLK
clock => Y[8][9].CLK
clock => Y[8][10].CLK
clock => Y[8][11].CLK
clock => Y[8][12].CLK
clock => Y[8][13].CLK
clock => Y[8][14].CLK
clock => Y[8][15].CLK
clock => Y[8][16].CLK
clock => Y[8][17].CLK
clock => X[8][0].CLK
clock => X[8][1].CLK
clock => X[8][2].CLK
clock => X[8][3].CLK
clock => X[8][4].CLK
clock => X[8][5].CLK
clock => X[8][6].CLK
clock => X[8][7].CLK
clock => X[8][8].CLK
clock => X[8][9].CLK
clock => X[8][10].CLK
clock => X[8][11].CLK
clock => X[8][12].CLK
clock => X[8][13].CLK
clock => X[8][14].CLK
clock => X[8][15].CLK
clock => X[8][16].CLK
clock => X[8][17].CLK
clock => Z[7][0].CLK
clock => Z[7][1].CLK
clock => Z[7][2].CLK
clock => Z[7][3].CLK
clock => Z[7][4].CLK
clock => Z[7][5].CLK
clock => Z[7][6].CLK
clock => Z[7][7].CLK
clock => Z[7][8].CLK
clock => Y[7][0].CLK
clock => Y[7][1].CLK
clock => Y[7][2].CLK
clock => Y[7][3].CLK
clock => Y[7][4].CLK
clock => Y[7][5].CLK
clock => Y[7][6].CLK
clock => Y[7][7].CLK
clock => Y[7][8].CLK
clock => Y[7][9].CLK
clock => Y[7][10].CLK
clock => Y[7][11].CLK
clock => Y[7][12].CLK
clock => Y[7][13].CLK
clock => Y[7][14].CLK
clock => Y[7][15].CLK
clock => Y[7][16].CLK
clock => Y[7][17].CLK
clock => X[7][0].CLK
clock => X[7][1].CLK
clock => X[7][2].CLK
clock => X[7][3].CLK
clock => X[7][4].CLK
clock => X[7][5].CLK
clock => X[7][6].CLK
clock => X[7][7].CLK
clock => X[7][8].CLK
clock => X[7][9].CLK
clock => X[7][10].CLK
clock => X[7][11].CLK
clock => X[7][12].CLK
clock => X[7][13].CLK
clock => X[7][14].CLK
clock => X[7][15].CLK
clock => X[7][16].CLK
clock => X[7][17].CLK
clock => Z[6][0].CLK
clock => Z[6][1].CLK
clock => Z[6][2].CLK
clock => Z[6][3].CLK
clock => Z[6][4].CLK
clock => Z[6][5].CLK
clock => Z[6][6].CLK
clock => Z[6][7].CLK
clock => Z[6][8].CLK
clock => Z[6][9].CLK
clock => Y[6][0].CLK
clock => Y[6][1].CLK
clock => Y[6][2].CLK
clock => Y[6][3].CLK
clock => Y[6][4].CLK
clock => Y[6][5].CLK
clock => Y[6][6].CLK
clock => Y[6][7].CLK
clock => Y[6][8].CLK
clock => Y[6][9].CLK
clock => Y[6][10].CLK
clock => Y[6][11].CLK
clock => Y[6][12].CLK
clock => Y[6][13].CLK
clock => Y[6][14].CLK
clock => Y[6][15].CLK
clock => Y[6][16].CLK
clock => Y[6][17].CLK
clock => X[6][0].CLK
clock => X[6][1].CLK
clock => X[6][2].CLK
clock => X[6][3].CLK
clock => X[6][4].CLK
clock => X[6][5].CLK
clock => X[6][6].CLK
clock => X[6][7].CLK
clock => X[6][8].CLK
clock => X[6][9].CLK
clock => X[6][10].CLK
clock => X[6][11].CLK
clock => X[6][12].CLK
clock => X[6][13].CLK
clock => X[6][14].CLK
clock => X[6][15].CLK
clock => X[6][16].CLK
clock => X[6][17].CLK
clock => Z[5][0].CLK
clock => Z[5][1].CLK
clock => Z[5][2].CLK
clock => Z[5][3].CLK
clock => Z[5][4].CLK
clock => Z[5][5].CLK
clock => Z[5][6].CLK
clock => Z[5][7].CLK
clock => Z[5][8].CLK
clock => Z[5][9].CLK
clock => Z[5][10].CLK
clock => Y[5][0].CLK
clock => Y[5][1].CLK
clock => Y[5][2].CLK
clock => Y[5][3].CLK
clock => Y[5][4].CLK
clock => Y[5][5].CLK
clock => Y[5][6].CLK
clock => Y[5][7].CLK
clock => Y[5][8].CLK
clock => Y[5][9].CLK
clock => Y[5][10].CLK
clock => Y[5][11].CLK
clock => Y[5][12].CLK
clock => Y[5][13].CLK
clock => Y[5][14].CLK
clock => Y[5][15].CLK
clock => Y[5][16].CLK
clock => Y[5][17].CLK
clock => X[5][0].CLK
clock => X[5][1].CLK
clock => X[5][2].CLK
clock => X[5][3].CLK
clock => X[5][4].CLK
clock => X[5][5].CLK
clock => X[5][6].CLK
clock => X[5][7].CLK
clock => X[5][8].CLK
clock => X[5][9].CLK
clock => X[5][10].CLK
clock => X[5][11].CLK
clock => X[5][12].CLK
clock => X[5][13].CLK
clock => X[5][14].CLK
clock => X[5][15].CLK
clock => X[5][16].CLK
clock => X[5][17].CLK
clock => Z[4][0].CLK
clock => Z[4][1].CLK
clock => Z[4][2].CLK
clock => Z[4][3].CLK
clock => Z[4][4].CLK
clock => Z[4][5].CLK
clock => Z[4][6].CLK
clock => Z[4][7].CLK
clock => Z[4][8].CLK
clock => Z[4][9].CLK
clock => Z[4][10].CLK
clock => Z[4][11].CLK
clock => Y[4][0].CLK
clock => Y[4][1].CLK
clock => Y[4][2].CLK
clock => Y[4][3].CLK
clock => Y[4][4].CLK
clock => Y[4][5].CLK
clock => Y[4][6].CLK
clock => Y[4][7].CLK
clock => Y[4][8].CLK
clock => Y[4][9].CLK
clock => Y[4][10].CLK
clock => Y[4][11].CLK
clock => Y[4][12].CLK
clock => Y[4][13].CLK
clock => Y[4][14].CLK
clock => Y[4][15].CLK
clock => Y[4][16].CLK
clock => Y[4][17].CLK
clock => X[4][0].CLK
clock => X[4][1].CLK
clock => X[4][2].CLK
clock => X[4][3].CLK
clock => X[4][4].CLK
clock => X[4][5].CLK
clock => X[4][6].CLK
clock => X[4][7].CLK
clock => X[4][8].CLK
clock => X[4][9].CLK
clock => X[4][10].CLK
clock => X[4][11].CLK
clock => X[4][12].CLK
clock => X[4][13].CLK
clock => X[4][14].CLK
clock => X[4][15].CLK
clock => X[4][16].CLK
clock => X[4][17].CLK
clock => Z[3][0].CLK
clock => Z[3][1].CLK
clock => Z[3][2].CLK
clock => Z[3][3].CLK
clock => Z[3][4].CLK
clock => Z[3][5].CLK
clock => Z[3][6].CLK
clock => Z[3][7].CLK
clock => Z[3][8].CLK
clock => Z[3][9].CLK
clock => Z[3][10].CLK
clock => Z[3][11].CLK
clock => Z[3][12].CLK
clock => Y[3][0].CLK
clock => Y[3][1].CLK
clock => Y[3][2].CLK
clock => Y[3][3].CLK
clock => Y[3][4].CLK
clock => Y[3][5].CLK
clock => Y[3][6].CLK
clock => Y[3][7].CLK
clock => Y[3][8].CLK
clock => Y[3][9].CLK
clock => Y[3][10].CLK
clock => Y[3][11].CLK
clock => Y[3][12].CLK
clock => Y[3][13].CLK
clock => Y[3][14].CLK
clock => Y[3][15].CLK
clock => Y[3][16].CLK
clock => Y[3][17].CLK
clock => X[3][0].CLK
clock => X[3][1].CLK
clock => X[3][2].CLK
clock => X[3][3].CLK
clock => X[3][4].CLK
clock => X[3][5].CLK
clock => X[3][6].CLK
clock => X[3][7].CLK
clock => X[3][8].CLK
clock => X[3][9].CLK
clock => X[3][10].CLK
clock => X[3][11].CLK
clock => X[3][12].CLK
clock => X[3][13].CLK
clock => X[3][14].CLK
clock => X[3][15].CLK
clock => X[3][16].CLK
clock => X[3][17].CLK
clock => Z[2][0].CLK
clock => Z[2][1].CLK
clock => Z[2][2].CLK
clock => Z[2][3].CLK
clock => Z[2][4].CLK
clock => Z[2][5].CLK
clock => Z[2][6].CLK
clock => Z[2][7].CLK
clock => Z[2][8].CLK
clock => Z[2][9].CLK
clock => Z[2][10].CLK
clock => Z[2][11].CLK
clock => Z[2][12].CLK
clock => Z[2][13].CLK
clock => Y[2][0].CLK
clock => Y[2][1].CLK
clock => Y[2][2].CLK
clock => Y[2][3].CLK
clock => Y[2][4].CLK
clock => Y[2][5].CLK
clock => Y[2][6].CLK
clock => Y[2][7].CLK
clock => Y[2][8].CLK
clock => Y[2][9].CLK
clock => Y[2][10].CLK
clock => Y[2][11].CLK
clock => Y[2][12].CLK
clock => Y[2][13].CLK
clock => Y[2][14].CLK
clock => Y[2][15].CLK
clock => Y[2][16].CLK
clock => Y[2][17].CLK
clock => X[2][0].CLK
clock => X[2][1].CLK
clock => X[2][2].CLK
clock => X[2][3].CLK
clock => X[2][4].CLK
clock => X[2][5].CLK
clock => X[2][6].CLK
clock => X[2][7].CLK
clock => X[2][8].CLK
clock => X[2][9].CLK
clock => X[2][10].CLK
clock => X[2][11].CLK
clock => X[2][12].CLK
clock => X[2][13].CLK
clock => X[2][14].CLK
clock => X[2][15].CLK
clock => X[2][16].CLK
clock => X[2][17].CLK
clock => Z[1][0].CLK
clock => Z[1][1].CLK
clock => Z[1][2].CLK
clock => Z[1][3].CLK
clock => Z[1][4].CLK
clock => Z[1][5].CLK
clock => Z[1][6].CLK
clock => Z[1][7].CLK
clock => Z[1][8].CLK
clock => Z[1][9].CLK
clock => Z[1][10].CLK
clock => Z[1][11].CLK
clock => Z[1][12].CLK
clock => Z[1][13].CLK
clock => Z[1][14].CLK
clock => Y[1][0].CLK
clock => Y[1][1].CLK
clock => Y[1][2].CLK
clock => Y[1][3].CLK
clock => Y[1][4].CLK
clock => Y[1][5].CLK
clock => Y[1][6].CLK
clock => Y[1][7].CLK
clock => Y[1][8].CLK
clock => Y[1][9].CLK
clock => Y[1][10].CLK
clock => Y[1][11].CLK
clock => Y[1][12].CLK
clock => Y[1][13].CLK
clock => Y[1][14].CLK
clock => Y[1][15].CLK
clock => Y[1][16].CLK
clock => Y[1][17].CLK
clock => X[1][0].CLK
clock => X[1][1].CLK
clock => X[1][2].CLK
clock => X[1][3].CLK
clock => X[1][4].CLK
clock => X[1][5].CLK
clock => X[1][6].CLK
clock => X[1][7].CLK
clock => X[1][8].CLK
clock => X[1][9].CLK
clock => X[1][10].CLK
clock => X[1][11].CLK
clock => X[1][12].CLK
clock => X[1][13].CLK
clock => X[1][14].CLK
clock => X[1][15].CLK
clock => X[1][16].CLK
clock => X[1][17].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => phase[2].CLK
clock => phase[3].CLK
clock => phase[4].CLK
clock => phase[5].CLK
clock => phase[6].CLK
clock => phase[7].CLK
clock => phase[8].CLK
clock => phase[9].CLK
clock => phase[10].CLK
clock => phase[11].CLK
clock => phase[12].CLK
clock => phase[13].CLK
clock => phase[14].CLK
clock => phase[15].CLK
clock => phase[16].CLK
clock => phase[17].CLK
clock => phase[18].CLK
clock => phase[19].CLK
clock => phase[20].CLK
clock => phase[21].CLK
clock => phase[22].CLK
clock => phase[23].CLK
clock => phase[24].CLK
clock => phase[25].CLK
clock => phase[26].CLK
clock => phase[27].CLK
clock => phase[28].CLK
clock => phase[29].CLK
clock => phase[30].CLK
clock => phase[31].CLK
clock => Z[0][0].CLK
clock => Z[0][1].CLK
clock => Z[0][2].CLK
clock => Z[0][3].CLK
clock => Z[0][4].CLK
clock => Z[0][5].CLK
clock => Z[0][6].CLK
clock => Z[0][7].CLK
clock => Z[0][8].CLK
clock => Z[0][9].CLK
clock => Z[0][10].CLK
clock => Z[0][11].CLK
clock => Z[0][12].CLK
clock => Z[0][13].CLK
clock => Z[0][14].CLK
clock => Z[0][15].CLK
clock => Y[0][0].CLK
clock => Y[0][1].CLK
clock => Y[0][2].CLK
clock => Y[0][3].CLK
clock => Y[0][4].CLK
clock => Y[0][5].CLK
clock => Y[0][6].CLK
clock => Y[0][7].CLK
clock => Y[0][8].CLK
clock => Y[0][9].CLK
clock => Y[0][10].CLK
clock => Y[0][11].CLK
clock => Y[0][12].CLK
clock => Y[0][13].CLK
clock => Y[0][14].CLK
clock => Y[0][15].CLK
clock => Y[0][16].CLK
clock => Y[0][17].CLK
clock => X[0][0].CLK
clock => X[0][1].CLK
clock => X[0][2].CLK
clock => X[0][3].CLK
clock => X[0][4].CLK
clock => X[0][5].CLK
clock => X[0][6].CLK
clock => X[0][7].CLK
clock => X[0][8].CLK
clock => X[0][9].CLK
clock => X[0][10].CLK
clock => X[0][11].CLK
clock => X[0][12].CLK
clock => X[0][13].CLK
clock => X[0][14].CLK
clock => X[0][15].CLK
clock => X[0][16].CLK
clock => X[0][17].CLK
frequency[0] => Add1.IN32
frequency[1] => Add1.IN31
frequency[2] => Add1.IN30
frequency[3] => Add1.IN29
frequency[4] => Add1.IN28
frequency[5] => Add1.IN27
frequency[6] => Add1.IN26
frequency[7] => Add1.IN25
frequency[8] => Add1.IN24
frequency[9] => Add1.IN23
frequency[10] => Add1.IN22
frequency[11] => Add1.IN21
frequency[12] => Add1.IN20
frequency[13] => Add1.IN19
frequency[14] => Add1.IN18
frequency[15] => Add1.IN17
frequency[16] => Add1.IN16
frequency[17] => Add1.IN15
frequency[18] => Add1.IN14
frequency[19] => Add1.IN13
frequency[20] => Add1.IN12
frequency[21] => Add1.IN11
frequency[22] => Add1.IN10
frequency[23] => Add1.IN9
frequency[24] => Add1.IN8
frequency[25] => Add1.IN7
frequency[26] => Add1.IN6
frequency[27] => Add1.IN5
frequency[28] => Add1.IN4
frequency[29] => Add1.IN3
frequency[30] => Add1.IN2
frequency[31] => Add1.IN1
in_data[0] => Mux12.IN2
in_data[0] => Mux12.IN3
in_data[0] => Mux30.IN2
in_data[0] => Mux30.IN3
in_data[0] => Add0.IN19
in_data[1] => Mux11.IN2
in_data[1] => Mux11.IN3
in_data[1] => Mux29.IN2
in_data[1] => Mux29.IN3
in_data[1] => Add0.IN18
in_data[2] => Mux10.IN2
in_data[2] => Mux10.IN3
in_data[2] => Mux28.IN2
in_data[2] => Mux28.IN3
in_data[2] => Add0.IN17
in_data[3] => Mux9.IN2
in_data[3] => Mux9.IN3
in_data[3] => Mux27.IN2
in_data[3] => Mux27.IN3
in_data[3] => Add0.IN16
in_data[4] => Mux8.IN2
in_data[4] => Mux8.IN3
in_data[4] => Mux26.IN2
in_data[4] => Mux26.IN3
in_data[4] => Add0.IN15
in_data[5] => Mux7.IN2
in_data[5] => Mux7.IN3
in_data[5] => Mux25.IN2
in_data[5] => Mux25.IN3
in_data[5] => Add0.IN14
in_data[6] => Mux6.IN2
in_data[6] => Mux6.IN3
in_data[6] => Mux24.IN2
in_data[6] => Mux24.IN3
in_data[6] => Add0.IN13
in_data[7] => Mux5.IN2
in_data[7] => Mux5.IN3
in_data[7] => Mux23.IN2
in_data[7] => Mux23.IN3
in_data[7] => Add0.IN12
in_data[8] => Mux4.IN2
in_data[8] => Mux4.IN3
in_data[8] => Mux22.IN2
in_data[8] => Mux22.IN3
in_data[8] => Add0.IN11
in_data[9] => Mux3.IN2
in_data[9] => Mux3.IN3
in_data[9] => Mux21.IN2
in_data[9] => Mux21.IN3
in_data[9] => Add0.IN10
in_data[10] => Mux2.IN2
in_data[10] => Mux2.IN3
in_data[10] => Mux20.IN2
in_data[10] => Mux20.IN3
in_data[10] => Add0.IN9
in_data[11] => Mux1.IN2
in_data[11] => Mux1.IN3
in_data[11] => Mux19.IN2
in_data[11] => Mux19.IN3
in_data[11] => Mux0.IN2
in_data[11] => Mux0.IN3
in_data[11] => Mux18.IN2
in_data[11] => Mux18.IN3
in_data[11] => Add0.IN7
in_data[11] => Add0.IN8
out_data_I[0] <= X[14][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[1] <= X[14][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[2] <= X[14][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[3] <= X[14][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[4] <= X[14][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[5] <= X[14][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[6] <= X[14][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[7] <= X[14][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[8] <= X[14][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[9] <= X[14][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[10] <= X[14][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[11] <= X[14][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[12] <= X[14][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[13] <= X[14][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[14] <= X[14][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[15] <= X[14][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[16] <= X[14][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[17] <= X[14][17].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[0] <= Y[14][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[1] <= Y[14][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[2] <= Y[14][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[3] <= Y[14][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[4] <= Y[14][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[5] <= Y[14][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[6] <= Y[14][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[7] <= Y[14][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[8] <= Y[14][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[9] <= Y[14][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[10] <= Y[14][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[11] <= Y[14][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[12] <= Y[14][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[13] <= Y[14][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[14] <= Y[14][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[15] <= Y[14][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[16] <= Y[14][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[17] <= Y[14][17].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_I2
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN10
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_Q2
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN10
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1
decimation[0] => Add0.IN12
decimation[0] => Decoder0.IN5
decimation[1] => Add0.IN11
decimation[1] => Decoder0.IN4
decimation[2] => Add0.IN10
decimation[2] => Decoder0.IN3
decimation[3] => Add0.IN9
decimation[3] => Decoder0.IN2
decimation[4] => Add0.IN8
decimation[4] => Decoder0.IN1
decimation[5] => Add0.IN7
decimation[5] => Decoder0.IN0
clock => clock.IN10
in_strobe => in_strobe.IN5
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN24
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1
decimation[0] => Add0.IN12
decimation[0] => Decoder0.IN5
decimation[1] => Add0.IN11
decimation[1] => Decoder0.IN4
decimation[2] => Add0.IN10
decimation[2] => Decoder0.IN3
decimation[3] => Add0.IN9
decimation[3] => Decoder0.IN2
decimation[4] => Add0.IN8
decimation[4] => Decoder0.IN1
decimation[5] => Add0.IN7
decimation[5] => Decoder0.IN0
clock => clock.IN10
in_strobe => in_strobe.IN5
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN24
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2
clock => clock.IN8
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => weA.IN1
x_avail => weB.IN1
x_avail => weC.IN1
x_avail => weD.IN1
x_avail => weE.IN1
x_avail => weF.IN1
x_avail => weG.IN1
x_avail => weH.IN1
x_avail => Iacc[2].ENA
x_avail => Iacc[1].ENA
x_avail => Iacc[0].ENA
x_avail => Iacc[3].ENA
x_avail => Iacc[4].ENA
x_avail => Iacc[5].ENA
x_avail => Iacc[6].ENA
x_avail => Iacc[7].ENA
x_avail => Iacc[8].ENA
x_avail => Iacc[9].ENA
x_avail => Iacc[10].ENA
x_avail => Iacc[11].ENA
x_avail => Iacc[12].ENA
x_avail => Iacc[13].ENA
x_avail => Iacc[14].ENA
x_avail => Iacc[15].ENA
x_avail => Iacc[16].ENA
x_avail => Iacc[17].ENA
x_avail => Iacc[18].ENA
x_avail => Iacc[19].ENA
x_avail => Iacc[20].ENA
x_avail => Iacc[21].ENA
x_avail => Iacc[22].ENA
x_avail => Iacc[23].ENA
x_avail => Racc[0].ENA
x_avail => Racc[1].ENA
x_avail => Racc[2].ENA
x_avail => Racc[3].ENA
x_avail => Racc[4].ENA
x_avail => Racc[5].ENA
x_avail => Racc[6].ENA
x_avail => Racc[7].ENA
x_avail => Racc[8].ENA
x_avail => Racc[9].ENA
x_avail => Racc[10].ENA
x_avail => Racc[11].ENA
x_avail => Racc[12].ENA
x_avail => Racc[13].ENA
x_avail => Racc[14].ENA
x_avail => Racc[15].ENA
x_avail => Racc[16].ENA
x_avail => Racc[17].ENA
x_avail => Racc[18].ENA
x_avail => Racc[19].ENA
x_avail => Racc[20].ENA
x_avail => Racc[21].ENA
x_avail => Racc[22].ENA
x_avail => Racc[23].ENA
x_real[0] => x_real[0].IN8
x_real[1] => x_real[1].IN8
x_real[2] => x_real[2].IN8
x_real[3] => x_real[3].IN8
x_real[4] => x_real[4].IN8
x_real[5] => x_real[5].IN8
x_real[6] => x_real[6].IN8
x_real[7] => x_real[7].IN8
x_real[8] => x_real[8].IN8
x_real[9] => x_real[9].IN8
x_real[10] => x_real[10].IN8
x_real[11] => x_real[11].IN8
x_real[12] => x_real[12].IN8
x_real[13] => x_real[13].IN8
x_real[14] => x_real[14].IN8
x_real[15] => x_real[15].IN8
x_real[16] => x_real[16].IN8
x_real[17] => x_real[17].IN8
x_imag[0] => x_imag[0].IN8
x_imag[1] => x_imag[1].IN8
x_imag[2] => x_imag[2].IN8
x_imag[3] => x_imag[3].IN8
x_imag[4] => x_imag[4].IN8
x_imag[5] => x_imag[5].IN8
x_imag[6] => x_imag[6].IN8
x_imag[7] => x_imag[7].IN8
x_imag[8] => x_imag[8].IN8
x_imag[9] => x_imag[9].IN8
x_imag[10] => x_imag[10].IN8
x_imag[11] => x_imag[11].IN8
x_imag[12] => x_imag[12].IN8
x_imag[13] => x_imag[13].IN8
x_imag[14] => x_imag[14].IN8
x_imag[15] => x_imag[15].IN8
x_imag[16] => x_imag[16].IN8
x_imag[17] => x_imag[17].IN8
y_avail <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
y_real[0] <= Racc[0].DB_MAX_OUTPUT_PORT_TYPE
y_real[1] <= Racc[1].DB_MAX_OUTPUT_PORT_TYPE
y_real[2] <= Racc[2].DB_MAX_OUTPUT_PORT_TYPE
y_real[3] <= Racc[3].DB_MAX_OUTPUT_PORT_TYPE
y_real[4] <= Racc[4].DB_MAX_OUTPUT_PORT_TYPE
y_real[5] <= Racc[5].DB_MAX_OUTPUT_PORT_TYPE
y_real[6] <= Racc[6].DB_MAX_OUTPUT_PORT_TYPE
y_real[7] <= Racc[7].DB_MAX_OUTPUT_PORT_TYPE
y_real[8] <= Racc[8].DB_MAX_OUTPUT_PORT_TYPE
y_real[9] <= Racc[9].DB_MAX_OUTPUT_PORT_TYPE
y_real[10] <= Racc[10].DB_MAX_OUTPUT_PORT_TYPE
y_real[11] <= Racc[11].DB_MAX_OUTPUT_PORT_TYPE
y_real[12] <= Racc[12].DB_MAX_OUTPUT_PORT_TYPE
y_real[13] <= Racc[13].DB_MAX_OUTPUT_PORT_TYPE
y_real[14] <= Racc[14].DB_MAX_OUTPUT_PORT_TYPE
y_real[15] <= Racc[15].DB_MAX_OUTPUT_PORT_TYPE
y_real[16] <= Racc[16].DB_MAX_OUTPUT_PORT_TYPE
y_real[17] <= Racc[17].DB_MAX_OUTPUT_PORT_TYPE
y_real[18] <= Racc[18].DB_MAX_OUTPUT_PORT_TYPE
y_real[19] <= Racc[19].DB_MAX_OUTPUT_PORT_TYPE
y_real[20] <= Racc[20].DB_MAX_OUTPUT_PORT_TYPE
y_real[21] <= Racc[21].DB_MAX_OUTPUT_PORT_TYPE
y_real[22] <= Racc[22].DB_MAX_OUTPUT_PORT_TYPE
y_real[23] <= Racc[23].DB_MAX_OUTPUT_PORT_TYPE
y_imag[0] <= Iacc[0].DB_MAX_OUTPUT_PORT_TYPE
y_imag[1] <= Iacc[1].DB_MAX_OUTPUT_PORT_TYPE
y_imag[2] <= Iacc[2].DB_MAX_OUTPUT_PORT_TYPE
y_imag[3] <= Iacc[3].DB_MAX_OUTPUT_PORT_TYPE
y_imag[4] <= Iacc[4].DB_MAX_OUTPUT_PORT_TYPE
y_imag[5] <= Iacc[5].DB_MAX_OUTPUT_PORT_TYPE
y_imag[6] <= Iacc[6].DB_MAX_OUTPUT_PORT_TYPE
y_imag[7] <= Iacc[7].DB_MAX_OUTPUT_PORT_TYPE
y_imag[8] <= Iacc[8].DB_MAX_OUTPUT_PORT_TYPE
y_imag[9] <= Iacc[9].DB_MAX_OUTPUT_PORT_TYPE
y_imag[10] <= Iacc[10].DB_MAX_OUTPUT_PORT_TYPE
y_imag[11] <= Iacc[11].DB_MAX_OUTPUT_PORT_TYPE
y_imag[12] <= Iacc[12].DB_MAX_OUTPUT_PORT_TYPE
y_imag[13] <= Iacc[13].DB_MAX_OUTPUT_PORT_TYPE
y_imag[14] <= Iacc[14].DB_MAX_OUTPUT_PORT_TYPE
y_imag[15] <= Iacc[15].DB_MAX_OUTPUT_PORT_TYPE
y_imag[16] <= Iacc[16].DB_MAX_OUTPUT_PORT_TYPE
y_imag[17] <= Iacc[17].DB_MAX_OUTPUT_PORT_TYPE
y_imag[18] <= Iacc[18].DB_MAX_OUTPUT_PORT_TYPE
y_imag[19] <= Iacc[19].DB_MAX_OUTPUT_PORT_TYPE
y_imag[20] <= Iacc[20].DB_MAX_OUTPUT_PORT_TYPE
y_imag[21] <= Iacc[21].DB_MAX_OUTPUT_PORT_TYPE
y_imag[22] <= Iacc[22].DB_MAX_OUTPUT_PORT_TYPE
y_imag[23] <= Iacc[23].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a991:auto_generated.address_a[0]
address_a[1] => altsyncram_a991:auto_generated.address_a[1]
address_a[2] => altsyncram_a991:auto_generated.address_a[2]
address_a[3] => altsyncram_a991:auto_generated.address_a[3]
address_a[4] => altsyncram_a991:auto_generated.address_a[4]
address_a[5] => altsyncram_a991:auto_generated.address_a[5]
address_a[6] => altsyncram_a991:auto_generated.address_a[6]
address_a[7] => altsyncram_a991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a991:auto_generated.q_a[0]
q_a[1] <= altsyncram_a991:auto_generated.q_a[1]
q_a[2] <= altsyncram_a991:auto_generated.q_a[2]
q_a[3] <= altsyncram_a991:auto_generated.q_a[3]
q_a[4] <= altsyncram_a991:auto_generated.q_a[4]
q_a[5] <= altsyncram_a991:auto_generated.q_a[5]
q_a[6] <= altsyncram_a991:auto_generated.q_a[6]
q_a[7] <= altsyncram_a991:auto_generated.q_a[7]
q_a[8] <= altsyncram_a991:auto_generated.q_a[8]
q_a[9] <= altsyncram_a991:auto_generated.q_a[9]
q_a[10] <= altsyncram_a991:auto_generated.q_a[10]
q_a[11] <= altsyncram_a991:auto_generated.q_a[11]
q_a[12] <= altsyncram_a991:auto_generated.q_a[12]
q_a[13] <= altsyncram_a991:auto_generated.q_a[13]
q_a[14] <= altsyncram_a991:auto_generated.q_a[14]
q_a[15] <= altsyncram_a991:auto_generated.q_a[15]
q_a[16] <= altsyncram_a991:auto_generated.q_a[16]
q_a[17] <= altsyncram_a991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b991:auto_generated.address_a[0]
address_a[1] => altsyncram_b991:auto_generated.address_a[1]
address_a[2] => altsyncram_b991:auto_generated.address_a[2]
address_a[3] => altsyncram_b991:auto_generated.address_a[3]
address_a[4] => altsyncram_b991:auto_generated.address_a[4]
address_a[5] => altsyncram_b991:auto_generated.address_a[5]
address_a[6] => altsyncram_b991:auto_generated.address_a[6]
address_a[7] => altsyncram_b991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b991:auto_generated.q_a[0]
q_a[1] <= altsyncram_b991:auto_generated.q_a[1]
q_a[2] <= altsyncram_b991:auto_generated.q_a[2]
q_a[3] <= altsyncram_b991:auto_generated.q_a[3]
q_a[4] <= altsyncram_b991:auto_generated.q_a[4]
q_a[5] <= altsyncram_b991:auto_generated.q_a[5]
q_a[6] <= altsyncram_b991:auto_generated.q_a[6]
q_a[7] <= altsyncram_b991:auto_generated.q_a[7]
q_a[8] <= altsyncram_b991:auto_generated.q_a[8]
q_a[9] <= altsyncram_b991:auto_generated.q_a[9]
q_a[10] <= altsyncram_b991:auto_generated.q_a[10]
q_a[11] <= altsyncram_b991:auto_generated.q_a[11]
q_a[12] <= altsyncram_b991:auto_generated.q_a[12]
q_a[13] <= altsyncram_b991:auto_generated.q_a[13]
q_a[14] <= altsyncram_b991:auto_generated.q_a[14]
q_a[15] <= altsyncram_b991:auto_generated.q_a[15]
q_a[16] <= altsyncram_b991:auto_generated.q_a[16]
q_a[17] <= altsyncram_b991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c991:auto_generated.address_a[0]
address_a[1] => altsyncram_c991:auto_generated.address_a[1]
address_a[2] => altsyncram_c991:auto_generated.address_a[2]
address_a[3] => altsyncram_c991:auto_generated.address_a[3]
address_a[4] => altsyncram_c991:auto_generated.address_a[4]
address_a[5] => altsyncram_c991:auto_generated.address_a[5]
address_a[6] => altsyncram_c991:auto_generated.address_a[6]
address_a[7] => altsyncram_c991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c991:auto_generated.q_a[0]
q_a[1] <= altsyncram_c991:auto_generated.q_a[1]
q_a[2] <= altsyncram_c991:auto_generated.q_a[2]
q_a[3] <= altsyncram_c991:auto_generated.q_a[3]
q_a[4] <= altsyncram_c991:auto_generated.q_a[4]
q_a[5] <= altsyncram_c991:auto_generated.q_a[5]
q_a[6] <= altsyncram_c991:auto_generated.q_a[6]
q_a[7] <= altsyncram_c991:auto_generated.q_a[7]
q_a[8] <= altsyncram_c991:auto_generated.q_a[8]
q_a[9] <= altsyncram_c991:auto_generated.q_a[9]
q_a[10] <= altsyncram_c991:auto_generated.q_a[10]
q_a[11] <= altsyncram_c991:auto_generated.q_a[11]
q_a[12] <= altsyncram_c991:auto_generated.q_a[12]
q_a[13] <= altsyncram_c991:auto_generated.q_a[13]
q_a[14] <= altsyncram_c991:auto_generated.q_a[14]
q_a[15] <= altsyncram_c991:auto_generated.q_a[15]
q_a[16] <= altsyncram_c991:auto_generated.q_a[16]
q_a[17] <= altsyncram_c991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d991:auto_generated.address_a[0]
address_a[1] => altsyncram_d991:auto_generated.address_a[1]
address_a[2] => altsyncram_d991:auto_generated.address_a[2]
address_a[3] => altsyncram_d991:auto_generated.address_a[3]
address_a[4] => altsyncram_d991:auto_generated.address_a[4]
address_a[5] => altsyncram_d991:auto_generated.address_a[5]
address_a[6] => altsyncram_d991:auto_generated.address_a[6]
address_a[7] => altsyncram_d991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d991:auto_generated.q_a[0]
q_a[1] <= altsyncram_d991:auto_generated.q_a[1]
q_a[2] <= altsyncram_d991:auto_generated.q_a[2]
q_a[3] <= altsyncram_d991:auto_generated.q_a[3]
q_a[4] <= altsyncram_d991:auto_generated.q_a[4]
q_a[5] <= altsyncram_d991:auto_generated.q_a[5]
q_a[6] <= altsyncram_d991:auto_generated.q_a[6]
q_a[7] <= altsyncram_d991:auto_generated.q_a[7]
q_a[8] <= altsyncram_d991:auto_generated.q_a[8]
q_a[9] <= altsyncram_d991:auto_generated.q_a[9]
q_a[10] <= altsyncram_d991:auto_generated.q_a[10]
q_a[11] <= altsyncram_d991:auto_generated.q_a[11]
q_a[12] <= altsyncram_d991:auto_generated.q_a[12]
q_a[13] <= altsyncram_d991:auto_generated.q_a[13]
q_a[14] <= altsyncram_d991:auto_generated.q_a[14]
q_a[15] <= altsyncram_d991:auto_generated.q_a[15]
q_a[16] <= altsyncram_d991:auto_generated.q_a[16]
q_a[17] <= altsyncram_d991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e991:auto_generated.address_a[0]
address_a[1] => altsyncram_e991:auto_generated.address_a[1]
address_a[2] => altsyncram_e991:auto_generated.address_a[2]
address_a[3] => altsyncram_e991:auto_generated.address_a[3]
address_a[4] => altsyncram_e991:auto_generated.address_a[4]
address_a[5] => altsyncram_e991:auto_generated.address_a[5]
address_a[6] => altsyncram_e991:auto_generated.address_a[6]
address_a[7] => altsyncram_e991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e991:auto_generated.q_a[0]
q_a[1] <= altsyncram_e991:auto_generated.q_a[1]
q_a[2] <= altsyncram_e991:auto_generated.q_a[2]
q_a[3] <= altsyncram_e991:auto_generated.q_a[3]
q_a[4] <= altsyncram_e991:auto_generated.q_a[4]
q_a[5] <= altsyncram_e991:auto_generated.q_a[5]
q_a[6] <= altsyncram_e991:auto_generated.q_a[6]
q_a[7] <= altsyncram_e991:auto_generated.q_a[7]
q_a[8] <= altsyncram_e991:auto_generated.q_a[8]
q_a[9] <= altsyncram_e991:auto_generated.q_a[9]
q_a[10] <= altsyncram_e991:auto_generated.q_a[10]
q_a[11] <= altsyncram_e991:auto_generated.q_a[11]
q_a[12] <= altsyncram_e991:auto_generated.q_a[12]
q_a[13] <= altsyncram_e991:auto_generated.q_a[13]
q_a[14] <= altsyncram_e991:auto_generated.q_a[14]
q_a[15] <= altsyncram_e991:auto_generated.q_a[15]
q_a[16] <= altsyncram_e991:auto_generated.q_a[16]
q_a[17] <= altsyncram_e991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f991:auto_generated.address_a[0]
address_a[1] => altsyncram_f991:auto_generated.address_a[1]
address_a[2] => altsyncram_f991:auto_generated.address_a[2]
address_a[3] => altsyncram_f991:auto_generated.address_a[3]
address_a[4] => altsyncram_f991:auto_generated.address_a[4]
address_a[5] => altsyncram_f991:auto_generated.address_a[5]
address_a[6] => altsyncram_f991:auto_generated.address_a[6]
address_a[7] => altsyncram_f991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f991:auto_generated.q_a[0]
q_a[1] <= altsyncram_f991:auto_generated.q_a[1]
q_a[2] <= altsyncram_f991:auto_generated.q_a[2]
q_a[3] <= altsyncram_f991:auto_generated.q_a[3]
q_a[4] <= altsyncram_f991:auto_generated.q_a[4]
q_a[5] <= altsyncram_f991:auto_generated.q_a[5]
q_a[6] <= altsyncram_f991:auto_generated.q_a[6]
q_a[7] <= altsyncram_f991:auto_generated.q_a[7]
q_a[8] <= altsyncram_f991:auto_generated.q_a[8]
q_a[9] <= altsyncram_f991:auto_generated.q_a[9]
q_a[10] <= altsyncram_f991:auto_generated.q_a[10]
q_a[11] <= altsyncram_f991:auto_generated.q_a[11]
q_a[12] <= altsyncram_f991:auto_generated.q_a[12]
q_a[13] <= altsyncram_f991:auto_generated.q_a[13]
q_a[14] <= altsyncram_f991:auto_generated.q_a[14]
q_a[15] <= altsyncram_f991:auto_generated.q_a[15]
q_a[16] <= altsyncram_f991:auto_generated.q_a[16]
q_a[17] <= altsyncram_f991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:G
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:G|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g991:auto_generated.address_a[0]
address_a[1] => altsyncram_g991:auto_generated.address_a[1]
address_a[2] => altsyncram_g991:auto_generated.address_a[2]
address_a[3] => altsyncram_g991:auto_generated.address_a[3]
address_a[4] => altsyncram_g991:auto_generated.address_a[4]
address_a[5] => altsyncram_g991:auto_generated.address_a[5]
address_a[6] => altsyncram_g991:auto_generated.address_a[6]
address_a[7] => altsyncram_g991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g991:auto_generated.q_a[0]
q_a[1] <= altsyncram_g991:auto_generated.q_a[1]
q_a[2] <= altsyncram_g991:auto_generated.q_a[2]
q_a[3] <= altsyncram_g991:auto_generated.q_a[3]
q_a[4] <= altsyncram_g991:auto_generated.q_a[4]
q_a[5] <= altsyncram_g991:auto_generated.q_a[5]
q_a[6] <= altsyncram_g991:auto_generated.q_a[6]
q_a[7] <= altsyncram_g991:auto_generated.q_a[7]
q_a[8] <= altsyncram_g991:auto_generated.q_a[8]
q_a[9] <= altsyncram_g991:auto_generated.q_a[9]
q_a[10] <= altsyncram_g991:auto_generated.q_a[10]
q_a[11] <= altsyncram_g991:auto_generated.q_a[11]
q_a[12] <= altsyncram_g991:auto_generated.q_a[12]
q_a[13] <= altsyncram_g991:auto_generated.q_a[13]
q_a[14] <= altsyncram_g991:auto_generated.q_a[14]
q_a[15] <= altsyncram_g991:auto_generated.q_a[15]
q_a[16] <= altsyncram_g991:auto_generated.q_a[16]
q_a[17] <= altsyncram_g991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:G|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h991:auto_generated.address_a[0]
address_a[1] => altsyncram_h991:auto_generated.address_a[1]
address_a[2] => altsyncram_h991:auto_generated.address_a[2]
address_a[3] => altsyncram_h991:auto_generated.address_a[3]
address_a[4] => altsyncram_h991:auto_generated.address_a[4]
address_a[5] => altsyncram_h991:auto_generated.address_a[5]
address_a[6] => altsyncram_h991:auto_generated.address_a[6]
address_a[7] => altsyncram_h991:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h991:auto_generated.q_a[0]
q_a[1] <= altsyncram_h991:auto_generated.q_a[1]
q_a[2] <= altsyncram_h991:auto_generated.q_a[2]
q_a[3] <= altsyncram_h991:auto_generated.q_a[3]
q_a[4] <= altsyncram_h991:auto_generated.q_a[4]
q_a[5] <= altsyncram_h991:auto_generated.q_a[5]
q_a[6] <= altsyncram_h991:auto_generated.q_a[6]
q_a[7] <= altsyncram_h991:auto_generated.q_a[7]
q_a[8] <= altsyncram_h991:auto_generated.q_a[8]
q_a[9] <= altsyncram_h991:auto_generated.q_a[9]
q_a[10] <= altsyncram_h991:auto_generated.q_a[10]
q_a[11] <= altsyncram_h991:auto_generated.q_a[11]
q_a[12] <= altsyncram_h991:auto_generated.q_a[12]
q_a[13] <= altsyncram_h991:auto_generated.q_a[13]
q_a[14] <= altsyncram_h991:auto_generated.q_a[14]
q_a[15] <= altsyncram_h991:auto_generated.q_a[15]
q_a[16] <= altsyncram_h991:auto_generated.q_a[16]
q_a[17] <= altsyncram_h991:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_nhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_nhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_nhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_nhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_nhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_nhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_nhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_nhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_nhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_nhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_nhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_nhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_nhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_nhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_nhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_nhn1:auto_generated.data_a[15]
data_a[16] => altsyncram_nhn1:auto_generated.data_a[16]
data_a[17] => altsyncram_nhn1:auto_generated.data_a[17]
data_a[18] => altsyncram_nhn1:auto_generated.data_a[18]
data_a[19] => altsyncram_nhn1:auto_generated.data_a[19]
data_a[20] => altsyncram_nhn1:auto_generated.data_a[20]
data_a[21] => altsyncram_nhn1:auto_generated.data_a[21]
data_a[22] => altsyncram_nhn1:auto_generated.data_a[22]
data_a[23] => altsyncram_nhn1:auto_generated.data_a[23]
data_a[24] => altsyncram_nhn1:auto_generated.data_a[24]
data_a[25] => altsyncram_nhn1:auto_generated.data_a[25]
data_a[26] => altsyncram_nhn1:auto_generated.data_a[26]
data_a[27] => altsyncram_nhn1:auto_generated.data_a[27]
data_a[28] => altsyncram_nhn1:auto_generated.data_a[28]
data_a[29] => altsyncram_nhn1:auto_generated.data_a[29]
data_a[30] => altsyncram_nhn1:auto_generated.data_a[30]
data_a[31] => altsyncram_nhn1:auto_generated.data_a[31]
data_a[32] => altsyncram_nhn1:auto_generated.data_a[32]
data_a[33] => altsyncram_nhn1:auto_generated.data_a[33]
data_a[34] => altsyncram_nhn1:auto_generated.data_a[34]
data_a[35] => altsyncram_nhn1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_nhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_nhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_nhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_nhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_nhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_nhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_nhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_nhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_nhn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_nhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nhn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nhn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nhn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nhn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nhn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nhn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nhn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nhn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nhn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nhn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nhn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nhn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nhn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nhn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nhn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nhn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nhn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nhn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nhn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nhn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nhn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nhn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nhn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nhn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nhn1:auto_generated.q_b[31]
q_b[32] <= altsyncram_nhn1:auto_generated.q_b[32]
q_b[33] <= altsyncram_nhn1:auto_generated.q_b[33]
q_b[34] <= altsyncram_nhn1:auto_generated.q_b[34]
q_b[35] <= altsyncram_nhn1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|rxFIFO:NRX[1].rxFIFO_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
q[36] <= dcfifo:dcfifo_component.q
q[37] <= dcfifo:dcfifo_component.q
q[38] <= dcfifo:dcfifo_component.q
q[39] <= dcfifo:dcfifo_component.q
q[40] <= dcfifo:dcfifo_component.q
q[41] <= dcfifo:dcfifo_component.q
q[42] <= dcfifo:dcfifo_component.q
q[43] <= dcfifo:dcfifo_component.q
q[44] <= dcfifo:dcfifo_component.q
q[45] <= dcfifo:dcfifo_component.q
q[46] <= dcfifo:dcfifo_component.q
q[47] <= dcfifo:dcfifo_component.q
wrempty <= dcfifo:dcfifo_component.wrempty


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component
data[0] => dcfifo_voj1:auto_generated.data[0]
data[1] => dcfifo_voj1:auto_generated.data[1]
data[2] => dcfifo_voj1:auto_generated.data[2]
data[3] => dcfifo_voj1:auto_generated.data[3]
data[4] => dcfifo_voj1:auto_generated.data[4]
data[5] => dcfifo_voj1:auto_generated.data[5]
data[6] => dcfifo_voj1:auto_generated.data[6]
data[7] => dcfifo_voj1:auto_generated.data[7]
data[8] => dcfifo_voj1:auto_generated.data[8]
data[9] => dcfifo_voj1:auto_generated.data[9]
data[10] => dcfifo_voj1:auto_generated.data[10]
data[11] => dcfifo_voj1:auto_generated.data[11]
data[12] => dcfifo_voj1:auto_generated.data[12]
data[13] => dcfifo_voj1:auto_generated.data[13]
data[14] => dcfifo_voj1:auto_generated.data[14]
data[15] => dcfifo_voj1:auto_generated.data[15]
data[16] => dcfifo_voj1:auto_generated.data[16]
data[17] => dcfifo_voj1:auto_generated.data[17]
data[18] => dcfifo_voj1:auto_generated.data[18]
data[19] => dcfifo_voj1:auto_generated.data[19]
data[20] => dcfifo_voj1:auto_generated.data[20]
data[21] => dcfifo_voj1:auto_generated.data[21]
data[22] => dcfifo_voj1:auto_generated.data[22]
data[23] => dcfifo_voj1:auto_generated.data[23]
data[24] => dcfifo_voj1:auto_generated.data[24]
data[25] => dcfifo_voj1:auto_generated.data[25]
data[26] => dcfifo_voj1:auto_generated.data[26]
data[27] => dcfifo_voj1:auto_generated.data[27]
data[28] => dcfifo_voj1:auto_generated.data[28]
data[29] => dcfifo_voj1:auto_generated.data[29]
data[30] => dcfifo_voj1:auto_generated.data[30]
data[31] => dcfifo_voj1:auto_generated.data[31]
data[32] => dcfifo_voj1:auto_generated.data[32]
data[33] => dcfifo_voj1:auto_generated.data[33]
data[34] => dcfifo_voj1:auto_generated.data[34]
data[35] => dcfifo_voj1:auto_generated.data[35]
data[36] => dcfifo_voj1:auto_generated.data[36]
data[37] => dcfifo_voj1:auto_generated.data[37]
data[38] => dcfifo_voj1:auto_generated.data[38]
data[39] => dcfifo_voj1:auto_generated.data[39]
data[40] => dcfifo_voj1:auto_generated.data[40]
data[41] => dcfifo_voj1:auto_generated.data[41]
data[42] => dcfifo_voj1:auto_generated.data[42]
data[43] => dcfifo_voj1:auto_generated.data[43]
data[44] => dcfifo_voj1:auto_generated.data[44]
data[45] => dcfifo_voj1:auto_generated.data[45]
data[46] => dcfifo_voj1:auto_generated.data[46]
data[47] => dcfifo_voj1:auto_generated.data[47]
q[0] <= dcfifo_voj1:auto_generated.q[0]
q[1] <= dcfifo_voj1:auto_generated.q[1]
q[2] <= dcfifo_voj1:auto_generated.q[2]
q[3] <= dcfifo_voj1:auto_generated.q[3]
q[4] <= dcfifo_voj1:auto_generated.q[4]
q[5] <= dcfifo_voj1:auto_generated.q[5]
q[6] <= dcfifo_voj1:auto_generated.q[6]
q[7] <= dcfifo_voj1:auto_generated.q[7]
q[8] <= dcfifo_voj1:auto_generated.q[8]
q[9] <= dcfifo_voj1:auto_generated.q[9]
q[10] <= dcfifo_voj1:auto_generated.q[10]
q[11] <= dcfifo_voj1:auto_generated.q[11]
q[12] <= dcfifo_voj1:auto_generated.q[12]
q[13] <= dcfifo_voj1:auto_generated.q[13]
q[14] <= dcfifo_voj1:auto_generated.q[14]
q[15] <= dcfifo_voj1:auto_generated.q[15]
q[16] <= dcfifo_voj1:auto_generated.q[16]
q[17] <= dcfifo_voj1:auto_generated.q[17]
q[18] <= dcfifo_voj1:auto_generated.q[18]
q[19] <= dcfifo_voj1:auto_generated.q[19]
q[20] <= dcfifo_voj1:auto_generated.q[20]
q[21] <= dcfifo_voj1:auto_generated.q[21]
q[22] <= dcfifo_voj1:auto_generated.q[22]
q[23] <= dcfifo_voj1:auto_generated.q[23]
q[24] <= dcfifo_voj1:auto_generated.q[24]
q[25] <= dcfifo_voj1:auto_generated.q[25]
q[26] <= dcfifo_voj1:auto_generated.q[26]
q[27] <= dcfifo_voj1:auto_generated.q[27]
q[28] <= dcfifo_voj1:auto_generated.q[28]
q[29] <= dcfifo_voj1:auto_generated.q[29]
q[30] <= dcfifo_voj1:auto_generated.q[30]
q[31] <= dcfifo_voj1:auto_generated.q[31]
q[32] <= dcfifo_voj1:auto_generated.q[32]
q[33] <= dcfifo_voj1:auto_generated.q[33]
q[34] <= dcfifo_voj1:auto_generated.q[34]
q[35] <= dcfifo_voj1:auto_generated.q[35]
q[36] <= dcfifo_voj1:auto_generated.q[36]
q[37] <= dcfifo_voj1:auto_generated.q[37]
q[38] <= dcfifo_voj1:auto_generated.q[38]
q[39] <= dcfifo_voj1:auto_generated.q[39]
q[40] <= dcfifo_voj1:auto_generated.q[40]
q[41] <= dcfifo_voj1:auto_generated.q[41]
q[42] <= dcfifo_voj1:auto_generated.q[42]
q[43] <= dcfifo_voj1:auto_generated.q[43]
q[44] <= dcfifo_voj1:auto_generated.q[44]
q[45] <= dcfifo_voj1:auto_generated.q[45]
q[46] <= dcfifo_voj1:auto_generated.q[46]
q[47] <= dcfifo_voj1:auto_generated.q[47]
rdclk => dcfifo_voj1:auto_generated.rdclk
rdreq => dcfifo_voj1:auto_generated.rdreq
wrclk => dcfifo_voj1:auto_generated.wrclk
wrreq => dcfifo_voj1:auto_generated.wrreq
aclr => dcfifo_voj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= dcfifo_voj1:auto_generated.wrempty
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_vi31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => rs_dgwp_reg[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => ws_dgrp_reg[9].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vi31:fifo_ram.data_a[0]
data[1] => altsyncram_vi31:fifo_ram.data_a[1]
data[2] => altsyncram_vi31:fifo_ram.data_a[2]
data[3] => altsyncram_vi31:fifo_ram.data_a[3]
data[4] => altsyncram_vi31:fifo_ram.data_a[4]
data[5] => altsyncram_vi31:fifo_ram.data_a[5]
data[6] => altsyncram_vi31:fifo_ram.data_a[6]
data[7] => altsyncram_vi31:fifo_ram.data_a[7]
data[8] => altsyncram_vi31:fifo_ram.data_a[8]
data[9] => altsyncram_vi31:fifo_ram.data_a[9]
data[10] => altsyncram_vi31:fifo_ram.data_a[10]
data[11] => altsyncram_vi31:fifo_ram.data_a[11]
data[12] => altsyncram_vi31:fifo_ram.data_a[12]
data[13] => altsyncram_vi31:fifo_ram.data_a[13]
data[14] => altsyncram_vi31:fifo_ram.data_a[14]
data[15] => altsyncram_vi31:fifo_ram.data_a[15]
data[16] => altsyncram_vi31:fifo_ram.data_a[16]
data[17] => altsyncram_vi31:fifo_ram.data_a[17]
data[18] => altsyncram_vi31:fifo_ram.data_a[18]
data[19] => altsyncram_vi31:fifo_ram.data_a[19]
data[20] => altsyncram_vi31:fifo_ram.data_a[20]
data[21] => altsyncram_vi31:fifo_ram.data_a[21]
data[22] => altsyncram_vi31:fifo_ram.data_a[22]
data[23] => altsyncram_vi31:fifo_ram.data_a[23]
data[24] => altsyncram_vi31:fifo_ram.data_a[24]
data[25] => altsyncram_vi31:fifo_ram.data_a[25]
data[26] => altsyncram_vi31:fifo_ram.data_a[26]
data[27] => altsyncram_vi31:fifo_ram.data_a[27]
data[28] => altsyncram_vi31:fifo_ram.data_a[28]
data[29] => altsyncram_vi31:fifo_ram.data_a[29]
data[30] => altsyncram_vi31:fifo_ram.data_a[30]
data[31] => altsyncram_vi31:fifo_ram.data_a[31]
data[32] => altsyncram_vi31:fifo_ram.data_a[32]
data[33] => altsyncram_vi31:fifo_ram.data_a[33]
data[34] => altsyncram_vi31:fifo_ram.data_a[34]
data[35] => altsyncram_vi31:fifo_ram.data_a[35]
data[36] => altsyncram_vi31:fifo_ram.data_a[36]
data[37] => altsyncram_vi31:fifo_ram.data_a[37]
data[38] => altsyncram_vi31:fifo_ram.data_a[38]
data[39] => altsyncram_vi31:fifo_ram.data_a[39]
data[40] => altsyncram_vi31:fifo_ram.data_a[40]
data[41] => altsyncram_vi31:fifo_ram.data_a[41]
data[42] => altsyncram_vi31:fifo_ram.data_a[42]
data[43] => altsyncram_vi31:fifo_ram.data_a[43]
data[44] => altsyncram_vi31:fifo_ram.data_a[44]
data[45] => altsyncram_vi31:fifo_ram.data_a[45]
data[46] => altsyncram_vi31:fifo_ram.data_a[46]
data[47] => altsyncram_vi31:fifo_ram.data_a[47]
q[0] <= altsyncram_vi31:fifo_ram.q_b[0]
q[1] <= altsyncram_vi31:fifo_ram.q_b[1]
q[2] <= altsyncram_vi31:fifo_ram.q_b[2]
q[3] <= altsyncram_vi31:fifo_ram.q_b[3]
q[4] <= altsyncram_vi31:fifo_ram.q_b[4]
q[5] <= altsyncram_vi31:fifo_ram.q_b[5]
q[6] <= altsyncram_vi31:fifo_ram.q_b[6]
q[7] <= altsyncram_vi31:fifo_ram.q_b[7]
q[8] <= altsyncram_vi31:fifo_ram.q_b[8]
q[9] <= altsyncram_vi31:fifo_ram.q_b[9]
q[10] <= altsyncram_vi31:fifo_ram.q_b[10]
q[11] <= altsyncram_vi31:fifo_ram.q_b[11]
q[12] <= altsyncram_vi31:fifo_ram.q_b[12]
q[13] <= altsyncram_vi31:fifo_ram.q_b[13]
q[14] <= altsyncram_vi31:fifo_ram.q_b[14]
q[15] <= altsyncram_vi31:fifo_ram.q_b[15]
q[16] <= altsyncram_vi31:fifo_ram.q_b[16]
q[17] <= altsyncram_vi31:fifo_ram.q_b[17]
q[18] <= altsyncram_vi31:fifo_ram.q_b[18]
q[19] <= altsyncram_vi31:fifo_ram.q_b[19]
q[20] <= altsyncram_vi31:fifo_ram.q_b[20]
q[21] <= altsyncram_vi31:fifo_ram.q_b[21]
q[22] <= altsyncram_vi31:fifo_ram.q_b[22]
q[23] <= altsyncram_vi31:fifo_ram.q_b[23]
q[24] <= altsyncram_vi31:fifo_ram.q_b[24]
q[25] <= altsyncram_vi31:fifo_ram.q_b[25]
q[26] <= altsyncram_vi31:fifo_ram.q_b[26]
q[27] <= altsyncram_vi31:fifo_ram.q_b[27]
q[28] <= altsyncram_vi31:fifo_ram.q_b[28]
q[29] <= altsyncram_vi31:fifo_ram.q_b[29]
q[30] <= altsyncram_vi31:fifo_ram.q_b[30]
q[31] <= altsyncram_vi31:fifo_ram.q_b[31]
q[32] <= altsyncram_vi31:fifo_ram.q_b[32]
q[33] <= altsyncram_vi31:fifo_ram.q_b[33]
q[34] <= altsyncram_vi31:fifo_ram.q_b[34]
q[35] <= altsyncram_vi31:fifo_ram.q_b[35]
q[36] <= altsyncram_vi31:fifo_ram.q_b[36]
q[37] <= altsyncram_vi31:fifo_ram.q_b[37]
q[38] <= altsyncram_vi31:fifo_ram.q_b[38]
q[39] <= altsyncram_vi31:fifo_ram.q_b[39]
q[40] <= altsyncram_vi31:fifo_ram.q_b[40]
q[41] <= altsyncram_vi31:fifo_ram.q_b[41]
q[42] <= altsyncram_vi31:fifo_ram.q_b[42]
q[43] <= altsyncram_vi31:fifo_ram.q_b[43]
q[44] <= altsyncram_vi31:fifo_ram.q_b[44]
q[45] <= altsyncram_vi31:fifo_ram.q_b[45]
q[46] <= altsyncram_vi31:fifo_ram.q_b[46]
q[47] <= altsyncram_vi31:fifo_ram.q_b[47]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_vi31:fifo_ram.clock1
rdclk => alt_synch_pipe_0md:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => a_graycounter_s57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_vi31:fifo_ram.clocken1
rdreq => mux_a18:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_a18:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_vi31:fifo_ram.clock0
wrclk => alt_synch_pipe_0md:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrempty <= cmpr_e66:wrempty_eq_comp.aeb
wrreq => a_graycounter_ojc:wrptr_g1p.cnt_en
wrreq => altsyncram_vi31:fifo_ram.wren_a
wrreq => mux_a18:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_a18:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[9].ENA
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter1a1.IN0
aclr => counter1a0.IN0
aclr => parity2.IN0
aclr => sub_parity3a[2].IN0
aclr => sub_parity3a[1].IN0
aclr => sub_parity3a[0].IN0
clock => counter1a0.CLK
clock => counter1a1.CLK
clock => counter1a2.CLK
clock => counter1a3.CLK
clock => counter1a4.CLK
clock => counter1a5.CLK
clock => counter1a6.CLK
clock => counter1a7.CLK
clock => counter1a8.CLK
clock => counter1a9.CLK
clock => parity2.CLK
clock => sub_parity3a[2].CLK
clock => sub_parity3a[1].CLK
clock => sub_parity3a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter1a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter1a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter1a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter1a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter1a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter1a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter1a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter1a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter1a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter1a9.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter4a1.IN0
aclr => counter4a0.IN0
aclr => parity5.IN0
aclr => sub_parity6a[2].IN0
aclr => sub_parity6a[1].IN0
aclr => sub_parity6a[0].IN0
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => counter4a8.CLK
clock => counter4a9.CLK
clock => parity5.CLK
clock => sub_parity6a[2].CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter4a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter4a9.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram
aclr1 => ram_block7a0.CLR1
aclr1 => ram_block7a1.CLR1
aclr1 => ram_block7a2.CLR1
aclr1 => ram_block7a3.CLR1
aclr1 => ram_block7a4.CLR1
aclr1 => ram_block7a5.CLR1
aclr1 => ram_block7a6.CLR1
aclr1 => ram_block7a7.CLR1
aclr1 => ram_block7a8.CLR1
aclr1 => ram_block7a9.CLR1
aclr1 => ram_block7a10.CLR1
aclr1 => ram_block7a11.CLR1
aclr1 => ram_block7a12.CLR1
aclr1 => ram_block7a13.CLR1
aclr1 => ram_block7a14.CLR1
aclr1 => ram_block7a15.CLR1
aclr1 => ram_block7a16.CLR1
aclr1 => ram_block7a17.CLR1
aclr1 => ram_block7a18.CLR1
aclr1 => ram_block7a19.CLR1
aclr1 => ram_block7a20.CLR1
aclr1 => ram_block7a21.CLR1
aclr1 => ram_block7a22.CLR1
aclr1 => ram_block7a23.CLR1
aclr1 => ram_block7a24.CLR1
aclr1 => ram_block7a25.CLR1
aclr1 => ram_block7a26.CLR1
aclr1 => ram_block7a27.CLR1
aclr1 => ram_block7a28.CLR1
aclr1 => ram_block7a29.CLR1
aclr1 => ram_block7a30.CLR1
aclr1 => ram_block7a31.CLR1
aclr1 => ram_block7a32.CLR1
aclr1 => ram_block7a33.CLR1
aclr1 => ram_block7a34.CLR1
aclr1 => ram_block7a35.CLR1
aclr1 => ram_block7a36.CLR1
aclr1 => ram_block7a37.CLR1
aclr1 => ram_block7a38.CLR1
aclr1 => ram_block7a39.CLR1
aclr1 => ram_block7a40.CLR1
aclr1 => ram_block7a41.CLR1
aclr1 => ram_block7a42.CLR1
aclr1 => ram_block7a43.CLR1
aclr1 => ram_block7a44.CLR1
aclr1 => ram_block7a45.CLR1
aclr1 => ram_block7a46.CLR1
aclr1 => ram_block7a47.CLR1
address_a[0] => ram_block7a0.PORTAADDR
address_a[0] => ram_block7a1.PORTAADDR
address_a[0] => ram_block7a2.PORTAADDR
address_a[0] => ram_block7a3.PORTAADDR
address_a[0] => ram_block7a4.PORTAADDR
address_a[0] => ram_block7a5.PORTAADDR
address_a[0] => ram_block7a6.PORTAADDR
address_a[0] => ram_block7a7.PORTAADDR
address_a[0] => ram_block7a8.PORTAADDR
address_a[0] => ram_block7a9.PORTAADDR
address_a[0] => ram_block7a10.PORTAADDR
address_a[0] => ram_block7a11.PORTAADDR
address_a[0] => ram_block7a12.PORTAADDR
address_a[0] => ram_block7a13.PORTAADDR
address_a[0] => ram_block7a14.PORTAADDR
address_a[0] => ram_block7a15.PORTAADDR
address_a[0] => ram_block7a16.PORTAADDR
address_a[0] => ram_block7a17.PORTAADDR
address_a[0] => ram_block7a18.PORTAADDR
address_a[0] => ram_block7a19.PORTAADDR
address_a[0] => ram_block7a20.PORTAADDR
address_a[0] => ram_block7a21.PORTAADDR
address_a[0] => ram_block7a22.PORTAADDR
address_a[0] => ram_block7a23.PORTAADDR
address_a[0] => ram_block7a24.PORTAADDR
address_a[0] => ram_block7a25.PORTAADDR
address_a[0] => ram_block7a26.PORTAADDR
address_a[0] => ram_block7a27.PORTAADDR
address_a[0] => ram_block7a28.PORTAADDR
address_a[0] => ram_block7a29.PORTAADDR
address_a[0] => ram_block7a30.PORTAADDR
address_a[0] => ram_block7a31.PORTAADDR
address_a[0] => ram_block7a32.PORTAADDR
address_a[0] => ram_block7a33.PORTAADDR
address_a[0] => ram_block7a34.PORTAADDR
address_a[0] => ram_block7a35.PORTAADDR
address_a[0] => ram_block7a36.PORTAADDR
address_a[0] => ram_block7a37.PORTAADDR
address_a[0] => ram_block7a38.PORTAADDR
address_a[0] => ram_block7a39.PORTAADDR
address_a[0] => ram_block7a40.PORTAADDR
address_a[0] => ram_block7a41.PORTAADDR
address_a[0] => ram_block7a42.PORTAADDR
address_a[0] => ram_block7a43.PORTAADDR
address_a[0] => ram_block7a44.PORTAADDR
address_a[0] => ram_block7a45.PORTAADDR
address_a[0] => ram_block7a46.PORTAADDR
address_a[0] => ram_block7a47.PORTAADDR
address_a[1] => ram_block7a0.PORTAADDR1
address_a[1] => ram_block7a1.PORTAADDR1
address_a[1] => ram_block7a2.PORTAADDR1
address_a[1] => ram_block7a3.PORTAADDR1
address_a[1] => ram_block7a4.PORTAADDR1
address_a[1] => ram_block7a5.PORTAADDR1
address_a[1] => ram_block7a6.PORTAADDR1
address_a[1] => ram_block7a7.PORTAADDR1
address_a[1] => ram_block7a8.PORTAADDR1
address_a[1] => ram_block7a9.PORTAADDR1
address_a[1] => ram_block7a10.PORTAADDR1
address_a[1] => ram_block7a11.PORTAADDR1
address_a[1] => ram_block7a12.PORTAADDR1
address_a[1] => ram_block7a13.PORTAADDR1
address_a[1] => ram_block7a14.PORTAADDR1
address_a[1] => ram_block7a15.PORTAADDR1
address_a[1] => ram_block7a16.PORTAADDR1
address_a[1] => ram_block7a17.PORTAADDR1
address_a[1] => ram_block7a18.PORTAADDR1
address_a[1] => ram_block7a19.PORTAADDR1
address_a[1] => ram_block7a20.PORTAADDR1
address_a[1] => ram_block7a21.PORTAADDR1
address_a[1] => ram_block7a22.PORTAADDR1
address_a[1] => ram_block7a23.PORTAADDR1
address_a[1] => ram_block7a24.PORTAADDR1
address_a[1] => ram_block7a25.PORTAADDR1
address_a[1] => ram_block7a26.PORTAADDR1
address_a[1] => ram_block7a27.PORTAADDR1
address_a[1] => ram_block7a28.PORTAADDR1
address_a[1] => ram_block7a29.PORTAADDR1
address_a[1] => ram_block7a30.PORTAADDR1
address_a[1] => ram_block7a31.PORTAADDR1
address_a[1] => ram_block7a32.PORTAADDR1
address_a[1] => ram_block7a33.PORTAADDR1
address_a[1] => ram_block7a34.PORTAADDR1
address_a[1] => ram_block7a35.PORTAADDR1
address_a[1] => ram_block7a36.PORTAADDR1
address_a[1] => ram_block7a37.PORTAADDR1
address_a[1] => ram_block7a38.PORTAADDR1
address_a[1] => ram_block7a39.PORTAADDR1
address_a[1] => ram_block7a40.PORTAADDR1
address_a[1] => ram_block7a41.PORTAADDR1
address_a[1] => ram_block7a42.PORTAADDR1
address_a[1] => ram_block7a43.PORTAADDR1
address_a[1] => ram_block7a44.PORTAADDR1
address_a[1] => ram_block7a45.PORTAADDR1
address_a[1] => ram_block7a46.PORTAADDR1
address_a[1] => ram_block7a47.PORTAADDR1
address_a[2] => ram_block7a0.PORTAADDR2
address_a[2] => ram_block7a1.PORTAADDR2
address_a[2] => ram_block7a2.PORTAADDR2
address_a[2] => ram_block7a3.PORTAADDR2
address_a[2] => ram_block7a4.PORTAADDR2
address_a[2] => ram_block7a5.PORTAADDR2
address_a[2] => ram_block7a6.PORTAADDR2
address_a[2] => ram_block7a7.PORTAADDR2
address_a[2] => ram_block7a8.PORTAADDR2
address_a[2] => ram_block7a9.PORTAADDR2
address_a[2] => ram_block7a10.PORTAADDR2
address_a[2] => ram_block7a11.PORTAADDR2
address_a[2] => ram_block7a12.PORTAADDR2
address_a[2] => ram_block7a13.PORTAADDR2
address_a[2] => ram_block7a14.PORTAADDR2
address_a[2] => ram_block7a15.PORTAADDR2
address_a[2] => ram_block7a16.PORTAADDR2
address_a[2] => ram_block7a17.PORTAADDR2
address_a[2] => ram_block7a18.PORTAADDR2
address_a[2] => ram_block7a19.PORTAADDR2
address_a[2] => ram_block7a20.PORTAADDR2
address_a[2] => ram_block7a21.PORTAADDR2
address_a[2] => ram_block7a22.PORTAADDR2
address_a[2] => ram_block7a23.PORTAADDR2
address_a[2] => ram_block7a24.PORTAADDR2
address_a[2] => ram_block7a25.PORTAADDR2
address_a[2] => ram_block7a26.PORTAADDR2
address_a[2] => ram_block7a27.PORTAADDR2
address_a[2] => ram_block7a28.PORTAADDR2
address_a[2] => ram_block7a29.PORTAADDR2
address_a[2] => ram_block7a30.PORTAADDR2
address_a[2] => ram_block7a31.PORTAADDR2
address_a[2] => ram_block7a32.PORTAADDR2
address_a[2] => ram_block7a33.PORTAADDR2
address_a[2] => ram_block7a34.PORTAADDR2
address_a[2] => ram_block7a35.PORTAADDR2
address_a[2] => ram_block7a36.PORTAADDR2
address_a[2] => ram_block7a37.PORTAADDR2
address_a[2] => ram_block7a38.PORTAADDR2
address_a[2] => ram_block7a39.PORTAADDR2
address_a[2] => ram_block7a40.PORTAADDR2
address_a[2] => ram_block7a41.PORTAADDR2
address_a[2] => ram_block7a42.PORTAADDR2
address_a[2] => ram_block7a43.PORTAADDR2
address_a[2] => ram_block7a44.PORTAADDR2
address_a[2] => ram_block7a45.PORTAADDR2
address_a[2] => ram_block7a46.PORTAADDR2
address_a[2] => ram_block7a47.PORTAADDR2
address_a[3] => ram_block7a0.PORTAADDR3
address_a[3] => ram_block7a1.PORTAADDR3
address_a[3] => ram_block7a2.PORTAADDR3
address_a[3] => ram_block7a3.PORTAADDR3
address_a[3] => ram_block7a4.PORTAADDR3
address_a[3] => ram_block7a5.PORTAADDR3
address_a[3] => ram_block7a6.PORTAADDR3
address_a[3] => ram_block7a7.PORTAADDR3
address_a[3] => ram_block7a8.PORTAADDR3
address_a[3] => ram_block7a9.PORTAADDR3
address_a[3] => ram_block7a10.PORTAADDR3
address_a[3] => ram_block7a11.PORTAADDR3
address_a[3] => ram_block7a12.PORTAADDR3
address_a[3] => ram_block7a13.PORTAADDR3
address_a[3] => ram_block7a14.PORTAADDR3
address_a[3] => ram_block7a15.PORTAADDR3
address_a[3] => ram_block7a16.PORTAADDR3
address_a[3] => ram_block7a17.PORTAADDR3
address_a[3] => ram_block7a18.PORTAADDR3
address_a[3] => ram_block7a19.PORTAADDR3
address_a[3] => ram_block7a20.PORTAADDR3
address_a[3] => ram_block7a21.PORTAADDR3
address_a[3] => ram_block7a22.PORTAADDR3
address_a[3] => ram_block7a23.PORTAADDR3
address_a[3] => ram_block7a24.PORTAADDR3
address_a[3] => ram_block7a25.PORTAADDR3
address_a[3] => ram_block7a26.PORTAADDR3
address_a[3] => ram_block7a27.PORTAADDR3
address_a[3] => ram_block7a28.PORTAADDR3
address_a[3] => ram_block7a29.PORTAADDR3
address_a[3] => ram_block7a30.PORTAADDR3
address_a[3] => ram_block7a31.PORTAADDR3
address_a[3] => ram_block7a32.PORTAADDR3
address_a[3] => ram_block7a33.PORTAADDR3
address_a[3] => ram_block7a34.PORTAADDR3
address_a[3] => ram_block7a35.PORTAADDR3
address_a[3] => ram_block7a36.PORTAADDR3
address_a[3] => ram_block7a37.PORTAADDR3
address_a[3] => ram_block7a38.PORTAADDR3
address_a[3] => ram_block7a39.PORTAADDR3
address_a[3] => ram_block7a40.PORTAADDR3
address_a[3] => ram_block7a41.PORTAADDR3
address_a[3] => ram_block7a42.PORTAADDR3
address_a[3] => ram_block7a43.PORTAADDR3
address_a[3] => ram_block7a44.PORTAADDR3
address_a[3] => ram_block7a45.PORTAADDR3
address_a[3] => ram_block7a46.PORTAADDR3
address_a[3] => ram_block7a47.PORTAADDR3
address_a[4] => ram_block7a0.PORTAADDR4
address_a[4] => ram_block7a1.PORTAADDR4
address_a[4] => ram_block7a2.PORTAADDR4
address_a[4] => ram_block7a3.PORTAADDR4
address_a[4] => ram_block7a4.PORTAADDR4
address_a[4] => ram_block7a5.PORTAADDR4
address_a[4] => ram_block7a6.PORTAADDR4
address_a[4] => ram_block7a7.PORTAADDR4
address_a[4] => ram_block7a8.PORTAADDR4
address_a[4] => ram_block7a9.PORTAADDR4
address_a[4] => ram_block7a10.PORTAADDR4
address_a[4] => ram_block7a11.PORTAADDR4
address_a[4] => ram_block7a12.PORTAADDR4
address_a[4] => ram_block7a13.PORTAADDR4
address_a[4] => ram_block7a14.PORTAADDR4
address_a[4] => ram_block7a15.PORTAADDR4
address_a[4] => ram_block7a16.PORTAADDR4
address_a[4] => ram_block7a17.PORTAADDR4
address_a[4] => ram_block7a18.PORTAADDR4
address_a[4] => ram_block7a19.PORTAADDR4
address_a[4] => ram_block7a20.PORTAADDR4
address_a[4] => ram_block7a21.PORTAADDR4
address_a[4] => ram_block7a22.PORTAADDR4
address_a[4] => ram_block7a23.PORTAADDR4
address_a[4] => ram_block7a24.PORTAADDR4
address_a[4] => ram_block7a25.PORTAADDR4
address_a[4] => ram_block7a26.PORTAADDR4
address_a[4] => ram_block7a27.PORTAADDR4
address_a[4] => ram_block7a28.PORTAADDR4
address_a[4] => ram_block7a29.PORTAADDR4
address_a[4] => ram_block7a30.PORTAADDR4
address_a[4] => ram_block7a31.PORTAADDR4
address_a[4] => ram_block7a32.PORTAADDR4
address_a[4] => ram_block7a33.PORTAADDR4
address_a[4] => ram_block7a34.PORTAADDR4
address_a[4] => ram_block7a35.PORTAADDR4
address_a[4] => ram_block7a36.PORTAADDR4
address_a[4] => ram_block7a37.PORTAADDR4
address_a[4] => ram_block7a38.PORTAADDR4
address_a[4] => ram_block7a39.PORTAADDR4
address_a[4] => ram_block7a40.PORTAADDR4
address_a[4] => ram_block7a41.PORTAADDR4
address_a[4] => ram_block7a42.PORTAADDR4
address_a[4] => ram_block7a43.PORTAADDR4
address_a[4] => ram_block7a44.PORTAADDR4
address_a[4] => ram_block7a45.PORTAADDR4
address_a[4] => ram_block7a46.PORTAADDR4
address_a[4] => ram_block7a47.PORTAADDR4
address_a[5] => ram_block7a0.PORTAADDR5
address_a[5] => ram_block7a1.PORTAADDR5
address_a[5] => ram_block7a2.PORTAADDR5
address_a[5] => ram_block7a3.PORTAADDR5
address_a[5] => ram_block7a4.PORTAADDR5
address_a[5] => ram_block7a5.PORTAADDR5
address_a[5] => ram_block7a6.PORTAADDR5
address_a[5] => ram_block7a7.PORTAADDR5
address_a[5] => ram_block7a8.PORTAADDR5
address_a[5] => ram_block7a9.PORTAADDR5
address_a[5] => ram_block7a10.PORTAADDR5
address_a[5] => ram_block7a11.PORTAADDR5
address_a[5] => ram_block7a12.PORTAADDR5
address_a[5] => ram_block7a13.PORTAADDR5
address_a[5] => ram_block7a14.PORTAADDR5
address_a[5] => ram_block7a15.PORTAADDR5
address_a[5] => ram_block7a16.PORTAADDR5
address_a[5] => ram_block7a17.PORTAADDR5
address_a[5] => ram_block7a18.PORTAADDR5
address_a[5] => ram_block7a19.PORTAADDR5
address_a[5] => ram_block7a20.PORTAADDR5
address_a[5] => ram_block7a21.PORTAADDR5
address_a[5] => ram_block7a22.PORTAADDR5
address_a[5] => ram_block7a23.PORTAADDR5
address_a[5] => ram_block7a24.PORTAADDR5
address_a[5] => ram_block7a25.PORTAADDR5
address_a[5] => ram_block7a26.PORTAADDR5
address_a[5] => ram_block7a27.PORTAADDR5
address_a[5] => ram_block7a28.PORTAADDR5
address_a[5] => ram_block7a29.PORTAADDR5
address_a[5] => ram_block7a30.PORTAADDR5
address_a[5] => ram_block7a31.PORTAADDR5
address_a[5] => ram_block7a32.PORTAADDR5
address_a[5] => ram_block7a33.PORTAADDR5
address_a[5] => ram_block7a34.PORTAADDR5
address_a[5] => ram_block7a35.PORTAADDR5
address_a[5] => ram_block7a36.PORTAADDR5
address_a[5] => ram_block7a37.PORTAADDR5
address_a[5] => ram_block7a38.PORTAADDR5
address_a[5] => ram_block7a39.PORTAADDR5
address_a[5] => ram_block7a40.PORTAADDR5
address_a[5] => ram_block7a41.PORTAADDR5
address_a[5] => ram_block7a42.PORTAADDR5
address_a[5] => ram_block7a43.PORTAADDR5
address_a[5] => ram_block7a44.PORTAADDR5
address_a[5] => ram_block7a45.PORTAADDR5
address_a[5] => ram_block7a46.PORTAADDR5
address_a[5] => ram_block7a47.PORTAADDR5
address_a[6] => ram_block7a0.PORTAADDR6
address_a[6] => ram_block7a1.PORTAADDR6
address_a[6] => ram_block7a2.PORTAADDR6
address_a[6] => ram_block7a3.PORTAADDR6
address_a[6] => ram_block7a4.PORTAADDR6
address_a[6] => ram_block7a5.PORTAADDR6
address_a[6] => ram_block7a6.PORTAADDR6
address_a[6] => ram_block7a7.PORTAADDR6
address_a[6] => ram_block7a8.PORTAADDR6
address_a[6] => ram_block7a9.PORTAADDR6
address_a[6] => ram_block7a10.PORTAADDR6
address_a[6] => ram_block7a11.PORTAADDR6
address_a[6] => ram_block7a12.PORTAADDR6
address_a[6] => ram_block7a13.PORTAADDR6
address_a[6] => ram_block7a14.PORTAADDR6
address_a[6] => ram_block7a15.PORTAADDR6
address_a[6] => ram_block7a16.PORTAADDR6
address_a[6] => ram_block7a17.PORTAADDR6
address_a[6] => ram_block7a18.PORTAADDR6
address_a[6] => ram_block7a19.PORTAADDR6
address_a[6] => ram_block7a20.PORTAADDR6
address_a[6] => ram_block7a21.PORTAADDR6
address_a[6] => ram_block7a22.PORTAADDR6
address_a[6] => ram_block7a23.PORTAADDR6
address_a[6] => ram_block7a24.PORTAADDR6
address_a[6] => ram_block7a25.PORTAADDR6
address_a[6] => ram_block7a26.PORTAADDR6
address_a[6] => ram_block7a27.PORTAADDR6
address_a[6] => ram_block7a28.PORTAADDR6
address_a[6] => ram_block7a29.PORTAADDR6
address_a[6] => ram_block7a30.PORTAADDR6
address_a[6] => ram_block7a31.PORTAADDR6
address_a[6] => ram_block7a32.PORTAADDR6
address_a[6] => ram_block7a33.PORTAADDR6
address_a[6] => ram_block7a34.PORTAADDR6
address_a[6] => ram_block7a35.PORTAADDR6
address_a[6] => ram_block7a36.PORTAADDR6
address_a[6] => ram_block7a37.PORTAADDR6
address_a[6] => ram_block7a38.PORTAADDR6
address_a[6] => ram_block7a39.PORTAADDR6
address_a[6] => ram_block7a40.PORTAADDR6
address_a[6] => ram_block7a41.PORTAADDR6
address_a[6] => ram_block7a42.PORTAADDR6
address_a[6] => ram_block7a43.PORTAADDR6
address_a[6] => ram_block7a44.PORTAADDR6
address_a[6] => ram_block7a45.PORTAADDR6
address_a[6] => ram_block7a46.PORTAADDR6
address_a[6] => ram_block7a47.PORTAADDR6
address_a[7] => ram_block7a0.PORTAADDR7
address_a[7] => ram_block7a1.PORTAADDR7
address_a[7] => ram_block7a2.PORTAADDR7
address_a[7] => ram_block7a3.PORTAADDR7
address_a[7] => ram_block7a4.PORTAADDR7
address_a[7] => ram_block7a5.PORTAADDR7
address_a[7] => ram_block7a6.PORTAADDR7
address_a[7] => ram_block7a7.PORTAADDR7
address_a[7] => ram_block7a8.PORTAADDR7
address_a[7] => ram_block7a9.PORTAADDR7
address_a[7] => ram_block7a10.PORTAADDR7
address_a[7] => ram_block7a11.PORTAADDR7
address_a[7] => ram_block7a12.PORTAADDR7
address_a[7] => ram_block7a13.PORTAADDR7
address_a[7] => ram_block7a14.PORTAADDR7
address_a[7] => ram_block7a15.PORTAADDR7
address_a[7] => ram_block7a16.PORTAADDR7
address_a[7] => ram_block7a17.PORTAADDR7
address_a[7] => ram_block7a18.PORTAADDR7
address_a[7] => ram_block7a19.PORTAADDR7
address_a[7] => ram_block7a20.PORTAADDR7
address_a[7] => ram_block7a21.PORTAADDR7
address_a[7] => ram_block7a22.PORTAADDR7
address_a[7] => ram_block7a23.PORTAADDR7
address_a[7] => ram_block7a24.PORTAADDR7
address_a[7] => ram_block7a25.PORTAADDR7
address_a[7] => ram_block7a26.PORTAADDR7
address_a[7] => ram_block7a27.PORTAADDR7
address_a[7] => ram_block7a28.PORTAADDR7
address_a[7] => ram_block7a29.PORTAADDR7
address_a[7] => ram_block7a30.PORTAADDR7
address_a[7] => ram_block7a31.PORTAADDR7
address_a[7] => ram_block7a32.PORTAADDR7
address_a[7] => ram_block7a33.PORTAADDR7
address_a[7] => ram_block7a34.PORTAADDR7
address_a[7] => ram_block7a35.PORTAADDR7
address_a[7] => ram_block7a36.PORTAADDR7
address_a[7] => ram_block7a37.PORTAADDR7
address_a[7] => ram_block7a38.PORTAADDR7
address_a[7] => ram_block7a39.PORTAADDR7
address_a[7] => ram_block7a40.PORTAADDR7
address_a[7] => ram_block7a41.PORTAADDR7
address_a[7] => ram_block7a42.PORTAADDR7
address_a[7] => ram_block7a43.PORTAADDR7
address_a[7] => ram_block7a44.PORTAADDR7
address_a[7] => ram_block7a45.PORTAADDR7
address_a[7] => ram_block7a46.PORTAADDR7
address_a[7] => ram_block7a47.PORTAADDR7
address_a[8] => ram_block7a0.PORTAADDR8
address_a[8] => ram_block7a1.PORTAADDR8
address_a[8] => ram_block7a2.PORTAADDR8
address_a[8] => ram_block7a3.PORTAADDR8
address_a[8] => ram_block7a4.PORTAADDR8
address_a[8] => ram_block7a5.PORTAADDR8
address_a[8] => ram_block7a6.PORTAADDR8
address_a[8] => ram_block7a7.PORTAADDR8
address_a[8] => ram_block7a8.PORTAADDR8
address_a[8] => ram_block7a9.PORTAADDR8
address_a[8] => ram_block7a10.PORTAADDR8
address_a[8] => ram_block7a11.PORTAADDR8
address_a[8] => ram_block7a12.PORTAADDR8
address_a[8] => ram_block7a13.PORTAADDR8
address_a[8] => ram_block7a14.PORTAADDR8
address_a[8] => ram_block7a15.PORTAADDR8
address_a[8] => ram_block7a16.PORTAADDR8
address_a[8] => ram_block7a17.PORTAADDR8
address_a[8] => ram_block7a18.PORTAADDR8
address_a[8] => ram_block7a19.PORTAADDR8
address_a[8] => ram_block7a20.PORTAADDR8
address_a[8] => ram_block7a21.PORTAADDR8
address_a[8] => ram_block7a22.PORTAADDR8
address_a[8] => ram_block7a23.PORTAADDR8
address_a[8] => ram_block7a24.PORTAADDR8
address_a[8] => ram_block7a25.PORTAADDR8
address_a[8] => ram_block7a26.PORTAADDR8
address_a[8] => ram_block7a27.PORTAADDR8
address_a[8] => ram_block7a28.PORTAADDR8
address_a[8] => ram_block7a29.PORTAADDR8
address_a[8] => ram_block7a30.PORTAADDR8
address_a[8] => ram_block7a31.PORTAADDR8
address_a[8] => ram_block7a32.PORTAADDR8
address_a[8] => ram_block7a33.PORTAADDR8
address_a[8] => ram_block7a34.PORTAADDR8
address_a[8] => ram_block7a35.PORTAADDR8
address_a[8] => ram_block7a36.PORTAADDR8
address_a[8] => ram_block7a37.PORTAADDR8
address_a[8] => ram_block7a38.PORTAADDR8
address_a[8] => ram_block7a39.PORTAADDR8
address_a[8] => ram_block7a40.PORTAADDR8
address_a[8] => ram_block7a41.PORTAADDR8
address_a[8] => ram_block7a42.PORTAADDR8
address_a[8] => ram_block7a43.PORTAADDR8
address_a[8] => ram_block7a44.PORTAADDR8
address_a[8] => ram_block7a45.PORTAADDR8
address_a[8] => ram_block7a46.PORTAADDR8
address_a[8] => ram_block7a47.PORTAADDR8
address_b[0] => ram_block7a0.PORTBADDR
address_b[0] => ram_block7a1.PORTBADDR
address_b[0] => ram_block7a2.PORTBADDR
address_b[0] => ram_block7a3.PORTBADDR
address_b[0] => ram_block7a4.PORTBADDR
address_b[0] => ram_block7a5.PORTBADDR
address_b[0] => ram_block7a6.PORTBADDR
address_b[0] => ram_block7a7.PORTBADDR
address_b[0] => ram_block7a8.PORTBADDR
address_b[0] => ram_block7a9.PORTBADDR
address_b[0] => ram_block7a10.PORTBADDR
address_b[0] => ram_block7a11.PORTBADDR
address_b[0] => ram_block7a12.PORTBADDR
address_b[0] => ram_block7a13.PORTBADDR
address_b[0] => ram_block7a14.PORTBADDR
address_b[0] => ram_block7a15.PORTBADDR
address_b[0] => ram_block7a16.PORTBADDR
address_b[0] => ram_block7a17.PORTBADDR
address_b[0] => ram_block7a18.PORTBADDR
address_b[0] => ram_block7a19.PORTBADDR
address_b[0] => ram_block7a20.PORTBADDR
address_b[0] => ram_block7a21.PORTBADDR
address_b[0] => ram_block7a22.PORTBADDR
address_b[0] => ram_block7a23.PORTBADDR
address_b[0] => ram_block7a24.PORTBADDR
address_b[0] => ram_block7a25.PORTBADDR
address_b[0] => ram_block7a26.PORTBADDR
address_b[0] => ram_block7a27.PORTBADDR
address_b[0] => ram_block7a28.PORTBADDR
address_b[0] => ram_block7a29.PORTBADDR
address_b[0] => ram_block7a30.PORTBADDR
address_b[0] => ram_block7a31.PORTBADDR
address_b[0] => ram_block7a32.PORTBADDR
address_b[0] => ram_block7a33.PORTBADDR
address_b[0] => ram_block7a34.PORTBADDR
address_b[0] => ram_block7a35.PORTBADDR
address_b[0] => ram_block7a36.PORTBADDR
address_b[0] => ram_block7a37.PORTBADDR
address_b[0] => ram_block7a38.PORTBADDR
address_b[0] => ram_block7a39.PORTBADDR
address_b[0] => ram_block7a40.PORTBADDR
address_b[0] => ram_block7a41.PORTBADDR
address_b[0] => ram_block7a42.PORTBADDR
address_b[0] => ram_block7a43.PORTBADDR
address_b[0] => ram_block7a44.PORTBADDR
address_b[0] => ram_block7a45.PORTBADDR
address_b[0] => ram_block7a46.PORTBADDR
address_b[0] => ram_block7a47.PORTBADDR
address_b[1] => ram_block7a0.PORTBADDR1
address_b[1] => ram_block7a1.PORTBADDR1
address_b[1] => ram_block7a2.PORTBADDR1
address_b[1] => ram_block7a3.PORTBADDR1
address_b[1] => ram_block7a4.PORTBADDR1
address_b[1] => ram_block7a5.PORTBADDR1
address_b[1] => ram_block7a6.PORTBADDR1
address_b[1] => ram_block7a7.PORTBADDR1
address_b[1] => ram_block7a8.PORTBADDR1
address_b[1] => ram_block7a9.PORTBADDR1
address_b[1] => ram_block7a10.PORTBADDR1
address_b[1] => ram_block7a11.PORTBADDR1
address_b[1] => ram_block7a12.PORTBADDR1
address_b[1] => ram_block7a13.PORTBADDR1
address_b[1] => ram_block7a14.PORTBADDR1
address_b[1] => ram_block7a15.PORTBADDR1
address_b[1] => ram_block7a16.PORTBADDR1
address_b[1] => ram_block7a17.PORTBADDR1
address_b[1] => ram_block7a18.PORTBADDR1
address_b[1] => ram_block7a19.PORTBADDR1
address_b[1] => ram_block7a20.PORTBADDR1
address_b[1] => ram_block7a21.PORTBADDR1
address_b[1] => ram_block7a22.PORTBADDR1
address_b[1] => ram_block7a23.PORTBADDR1
address_b[1] => ram_block7a24.PORTBADDR1
address_b[1] => ram_block7a25.PORTBADDR1
address_b[1] => ram_block7a26.PORTBADDR1
address_b[1] => ram_block7a27.PORTBADDR1
address_b[1] => ram_block7a28.PORTBADDR1
address_b[1] => ram_block7a29.PORTBADDR1
address_b[1] => ram_block7a30.PORTBADDR1
address_b[1] => ram_block7a31.PORTBADDR1
address_b[1] => ram_block7a32.PORTBADDR1
address_b[1] => ram_block7a33.PORTBADDR1
address_b[1] => ram_block7a34.PORTBADDR1
address_b[1] => ram_block7a35.PORTBADDR1
address_b[1] => ram_block7a36.PORTBADDR1
address_b[1] => ram_block7a37.PORTBADDR1
address_b[1] => ram_block7a38.PORTBADDR1
address_b[1] => ram_block7a39.PORTBADDR1
address_b[1] => ram_block7a40.PORTBADDR1
address_b[1] => ram_block7a41.PORTBADDR1
address_b[1] => ram_block7a42.PORTBADDR1
address_b[1] => ram_block7a43.PORTBADDR1
address_b[1] => ram_block7a44.PORTBADDR1
address_b[1] => ram_block7a45.PORTBADDR1
address_b[1] => ram_block7a46.PORTBADDR1
address_b[1] => ram_block7a47.PORTBADDR1
address_b[2] => ram_block7a0.PORTBADDR2
address_b[2] => ram_block7a1.PORTBADDR2
address_b[2] => ram_block7a2.PORTBADDR2
address_b[2] => ram_block7a3.PORTBADDR2
address_b[2] => ram_block7a4.PORTBADDR2
address_b[2] => ram_block7a5.PORTBADDR2
address_b[2] => ram_block7a6.PORTBADDR2
address_b[2] => ram_block7a7.PORTBADDR2
address_b[2] => ram_block7a8.PORTBADDR2
address_b[2] => ram_block7a9.PORTBADDR2
address_b[2] => ram_block7a10.PORTBADDR2
address_b[2] => ram_block7a11.PORTBADDR2
address_b[2] => ram_block7a12.PORTBADDR2
address_b[2] => ram_block7a13.PORTBADDR2
address_b[2] => ram_block7a14.PORTBADDR2
address_b[2] => ram_block7a15.PORTBADDR2
address_b[2] => ram_block7a16.PORTBADDR2
address_b[2] => ram_block7a17.PORTBADDR2
address_b[2] => ram_block7a18.PORTBADDR2
address_b[2] => ram_block7a19.PORTBADDR2
address_b[2] => ram_block7a20.PORTBADDR2
address_b[2] => ram_block7a21.PORTBADDR2
address_b[2] => ram_block7a22.PORTBADDR2
address_b[2] => ram_block7a23.PORTBADDR2
address_b[2] => ram_block7a24.PORTBADDR2
address_b[2] => ram_block7a25.PORTBADDR2
address_b[2] => ram_block7a26.PORTBADDR2
address_b[2] => ram_block7a27.PORTBADDR2
address_b[2] => ram_block7a28.PORTBADDR2
address_b[2] => ram_block7a29.PORTBADDR2
address_b[2] => ram_block7a30.PORTBADDR2
address_b[2] => ram_block7a31.PORTBADDR2
address_b[2] => ram_block7a32.PORTBADDR2
address_b[2] => ram_block7a33.PORTBADDR2
address_b[2] => ram_block7a34.PORTBADDR2
address_b[2] => ram_block7a35.PORTBADDR2
address_b[2] => ram_block7a36.PORTBADDR2
address_b[2] => ram_block7a37.PORTBADDR2
address_b[2] => ram_block7a38.PORTBADDR2
address_b[2] => ram_block7a39.PORTBADDR2
address_b[2] => ram_block7a40.PORTBADDR2
address_b[2] => ram_block7a41.PORTBADDR2
address_b[2] => ram_block7a42.PORTBADDR2
address_b[2] => ram_block7a43.PORTBADDR2
address_b[2] => ram_block7a44.PORTBADDR2
address_b[2] => ram_block7a45.PORTBADDR2
address_b[2] => ram_block7a46.PORTBADDR2
address_b[2] => ram_block7a47.PORTBADDR2
address_b[3] => ram_block7a0.PORTBADDR3
address_b[3] => ram_block7a1.PORTBADDR3
address_b[3] => ram_block7a2.PORTBADDR3
address_b[3] => ram_block7a3.PORTBADDR3
address_b[3] => ram_block7a4.PORTBADDR3
address_b[3] => ram_block7a5.PORTBADDR3
address_b[3] => ram_block7a6.PORTBADDR3
address_b[3] => ram_block7a7.PORTBADDR3
address_b[3] => ram_block7a8.PORTBADDR3
address_b[3] => ram_block7a9.PORTBADDR3
address_b[3] => ram_block7a10.PORTBADDR3
address_b[3] => ram_block7a11.PORTBADDR3
address_b[3] => ram_block7a12.PORTBADDR3
address_b[3] => ram_block7a13.PORTBADDR3
address_b[3] => ram_block7a14.PORTBADDR3
address_b[3] => ram_block7a15.PORTBADDR3
address_b[3] => ram_block7a16.PORTBADDR3
address_b[3] => ram_block7a17.PORTBADDR3
address_b[3] => ram_block7a18.PORTBADDR3
address_b[3] => ram_block7a19.PORTBADDR3
address_b[3] => ram_block7a20.PORTBADDR3
address_b[3] => ram_block7a21.PORTBADDR3
address_b[3] => ram_block7a22.PORTBADDR3
address_b[3] => ram_block7a23.PORTBADDR3
address_b[3] => ram_block7a24.PORTBADDR3
address_b[3] => ram_block7a25.PORTBADDR3
address_b[3] => ram_block7a26.PORTBADDR3
address_b[3] => ram_block7a27.PORTBADDR3
address_b[3] => ram_block7a28.PORTBADDR3
address_b[3] => ram_block7a29.PORTBADDR3
address_b[3] => ram_block7a30.PORTBADDR3
address_b[3] => ram_block7a31.PORTBADDR3
address_b[3] => ram_block7a32.PORTBADDR3
address_b[3] => ram_block7a33.PORTBADDR3
address_b[3] => ram_block7a34.PORTBADDR3
address_b[3] => ram_block7a35.PORTBADDR3
address_b[3] => ram_block7a36.PORTBADDR3
address_b[3] => ram_block7a37.PORTBADDR3
address_b[3] => ram_block7a38.PORTBADDR3
address_b[3] => ram_block7a39.PORTBADDR3
address_b[3] => ram_block7a40.PORTBADDR3
address_b[3] => ram_block7a41.PORTBADDR3
address_b[3] => ram_block7a42.PORTBADDR3
address_b[3] => ram_block7a43.PORTBADDR3
address_b[3] => ram_block7a44.PORTBADDR3
address_b[3] => ram_block7a45.PORTBADDR3
address_b[3] => ram_block7a46.PORTBADDR3
address_b[3] => ram_block7a47.PORTBADDR3
address_b[4] => ram_block7a0.PORTBADDR4
address_b[4] => ram_block7a1.PORTBADDR4
address_b[4] => ram_block7a2.PORTBADDR4
address_b[4] => ram_block7a3.PORTBADDR4
address_b[4] => ram_block7a4.PORTBADDR4
address_b[4] => ram_block7a5.PORTBADDR4
address_b[4] => ram_block7a6.PORTBADDR4
address_b[4] => ram_block7a7.PORTBADDR4
address_b[4] => ram_block7a8.PORTBADDR4
address_b[4] => ram_block7a9.PORTBADDR4
address_b[4] => ram_block7a10.PORTBADDR4
address_b[4] => ram_block7a11.PORTBADDR4
address_b[4] => ram_block7a12.PORTBADDR4
address_b[4] => ram_block7a13.PORTBADDR4
address_b[4] => ram_block7a14.PORTBADDR4
address_b[4] => ram_block7a15.PORTBADDR4
address_b[4] => ram_block7a16.PORTBADDR4
address_b[4] => ram_block7a17.PORTBADDR4
address_b[4] => ram_block7a18.PORTBADDR4
address_b[4] => ram_block7a19.PORTBADDR4
address_b[4] => ram_block7a20.PORTBADDR4
address_b[4] => ram_block7a21.PORTBADDR4
address_b[4] => ram_block7a22.PORTBADDR4
address_b[4] => ram_block7a23.PORTBADDR4
address_b[4] => ram_block7a24.PORTBADDR4
address_b[4] => ram_block7a25.PORTBADDR4
address_b[4] => ram_block7a26.PORTBADDR4
address_b[4] => ram_block7a27.PORTBADDR4
address_b[4] => ram_block7a28.PORTBADDR4
address_b[4] => ram_block7a29.PORTBADDR4
address_b[4] => ram_block7a30.PORTBADDR4
address_b[4] => ram_block7a31.PORTBADDR4
address_b[4] => ram_block7a32.PORTBADDR4
address_b[4] => ram_block7a33.PORTBADDR4
address_b[4] => ram_block7a34.PORTBADDR4
address_b[4] => ram_block7a35.PORTBADDR4
address_b[4] => ram_block7a36.PORTBADDR4
address_b[4] => ram_block7a37.PORTBADDR4
address_b[4] => ram_block7a38.PORTBADDR4
address_b[4] => ram_block7a39.PORTBADDR4
address_b[4] => ram_block7a40.PORTBADDR4
address_b[4] => ram_block7a41.PORTBADDR4
address_b[4] => ram_block7a42.PORTBADDR4
address_b[4] => ram_block7a43.PORTBADDR4
address_b[4] => ram_block7a44.PORTBADDR4
address_b[4] => ram_block7a45.PORTBADDR4
address_b[4] => ram_block7a46.PORTBADDR4
address_b[4] => ram_block7a47.PORTBADDR4
address_b[5] => ram_block7a0.PORTBADDR5
address_b[5] => ram_block7a1.PORTBADDR5
address_b[5] => ram_block7a2.PORTBADDR5
address_b[5] => ram_block7a3.PORTBADDR5
address_b[5] => ram_block7a4.PORTBADDR5
address_b[5] => ram_block7a5.PORTBADDR5
address_b[5] => ram_block7a6.PORTBADDR5
address_b[5] => ram_block7a7.PORTBADDR5
address_b[5] => ram_block7a8.PORTBADDR5
address_b[5] => ram_block7a9.PORTBADDR5
address_b[5] => ram_block7a10.PORTBADDR5
address_b[5] => ram_block7a11.PORTBADDR5
address_b[5] => ram_block7a12.PORTBADDR5
address_b[5] => ram_block7a13.PORTBADDR5
address_b[5] => ram_block7a14.PORTBADDR5
address_b[5] => ram_block7a15.PORTBADDR5
address_b[5] => ram_block7a16.PORTBADDR5
address_b[5] => ram_block7a17.PORTBADDR5
address_b[5] => ram_block7a18.PORTBADDR5
address_b[5] => ram_block7a19.PORTBADDR5
address_b[5] => ram_block7a20.PORTBADDR5
address_b[5] => ram_block7a21.PORTBADDR5
address_b[5] => ram_block7a22.PORTBADDR5
address_b[5] => ram_block7a23.PORTBADDR5
address_b[5] => ram_block7a24.PORTBADDR5
address_b[5] => ram_block7a25.PORTBADDR5
address_b[5] => ram_block7a26.PORTBADDR5
address_b[5] => ram_block7a27.PORTBADDR5
address_b[5] => ram_block7a28.PORTBADDR5
address_b[5] => ram_block7a29.PORTBADDR5
address_b[5] => ram_block7a30.PORTBADDR5
address_b[5] => ram_block7a31.PORTBADDR5
address_b[5] => ram_block7a32.PORTBADDR5
address_b[5] => ram_block7a33.PORTBADDR5
address_b[5] => ram_block7a34.PORTBADDR5
address_b[5] => ram_block7a35.PORTBADDR5
address_b[5] => ram_block7a36.PORTBADDR5
address_b[5] => ram_block7a37.PORTBADDR5
address_b[5] => ram_block7a38.PORTBADDR5
address_b[5] => ram_block7a39.PORTBADDR5
address_b[5] => ram_block7a40.PORTBADDR5
address_b[5] => ram_block7a41.PORTBADDR5
address_b[5] => ram_block7a42.PORTBADDR5
address_b[5] => ram_block7a43.PORTBADDR5
address_b[5] => ram_block7a44.PORTBADDR5
address_b[5] => ram_block7a45.PORTBADDR5
address_b[5] => ram_block7a46.PORTBADDR5
address_b[5] => ram_block7a47.PORTBADDR5
address_b[6] => ram_block7a0.PORTBADDR6
address_b[6] => ram_block7a1.PORTBADDR6
address_b[6] => ram_block7a2.PORTBADDR6
address_b[6] => ram_block7a3.PORTBADDR6
address_b[6] => ram_block7a4.PORTBADDR6
address_b[6] => ram_block7a5.PORTBADDR6
address_b[6] => ram_block7a6.PORTBADDR6
address_b[6] => ram_block7a7.PORTBADDR6
address_b[6] => ram_block7a8.PORTBADDR6
address_b[6] => ram_block7a9.PORTBADDR6
address_b[6] => ram_block7a10.PORTBADDR6
address_b[6] => ram_block7a11.PORTBADDR6
address_b[6] => ram_block7a12.PORTBADDR6
address_b[6] => ram_block7a13.PORTBADDR6
address_b[6] => ram_block7a14.PORTBADDR6
address_b[6] => ram_block7a15.PORTBADDR6
address_b[6] => ram_block7a16.PORTBADDR6
address_b[6] => ram_block7a17.PORTBADDR6
address_b[6] => ram_block7a18.PORTBADDR6
address_b[6] => ram_block7a19.PORTBADDR6
address_b[6] => ram_block7a20.PORTBADDR6
address_b[6] => ram_block7a21.PORTBADDR6
address_b[6] => ram_block7a22.PORTBADDR6
address_b[6] => ram_block7a23.PORTBADDR6
address_b[6] => ram_block7a24.PORTBADDR6
address_b[6] => ram_block7a25.PORTBADDR6
address_b[6] => ram_block7a26.PORTBADDR6
address_b[6] => ram_block7a27.PORTBADDR6
address_b[6] => ram_block7a28.PORTBADDR6
address_b[6] => ram_block7a29.PORTBADDR6
address_b[6] => ram_block7a30.PORTBADDR6
address_b[6] => ram_block7a31.PORTBADDR6
address_b[6] => ram_block7a32.PORTBADDR6
address_b[6] => ram_block7a33.PORTBADDR6
address_b[6] => ram_block7a34.PORTBADDR6
address_b[6] => ram_block7a35.PORTBADDR6
address_b[6] => ram_block7a36.PORTBADDR6
address_b[6] => ram_block7a37.PORTBADDR6
address_b[6] => ram_block7a38.PORTBADDR6
address_b[6] => ram_block7a39.PORTBADDR6
address_b[6] => ram_block7a40.PORTBADDR6
address_b[6] => ram_block7a41.PORTBADDR6
address_b[6] => ram_block7a42.PORTBADDR6
address_b[6] => ram_block7a43.PORTBADDR6
address_b[6] => ram_block7a44.PORTBADDR6
address_b[6] => ram_block7a45.PORTBADDR6
address_b[6] => ram_block7a46.PORTBADDR6
address_b[6] => ram_block7a47.PORTBADDR6
address_b[7] => ram_block7a0.PORTBADDR7
address_b[7] => ram_block7a1.PORTBADDR7
address_b[7] => ram_block7a2.PORTBADDR7
address_b[7] => ram_block7a3.PORTBADDR7
address_b[7] => ram_block7a4.PORTBADDR7
address_b[7] => ram_block7a5.PORTBADDR7
address_b[7] => ram_block7a6.PORTBADDR7
address_b[7] => ram_block7a7.PORTBADDR7
address_b[7] => ram_block7a8.PORTBADDR7
address_b[7] => ram_block7a9.PORTBADDR7
address_b[7] => ram_block7a10.PORTBADDR7
address_b[7] => ram_block7a11.PORTBADDR7
address_b[7] => ram_block7a12.PORTBADDR7
address_b[7] => ram_block7a13.PORTBADDR7
address_b[7] => ram_block7a14.PORTBADDR7
address_b[7] => ram_block7a15.PORTBADDR7
address_b[7] => ram_block7a16.PORTBADDR7
address_b[7] => ram_block7a17.PORTBADDR7
address_b[7] => ram_block7a18.PORTBADDR7
address_b[7] => ram_block7a19.PORTBADDR7
address_b[7] => ram_block7a20.PORTBADDR7
address_b[7] => ram_block7a21.PORTBADDR7
address_b[7] => ram_block7a22.PORTBADDR7
address_b[7] => ram_block7a23.PORTBADDR7
address_b[7] => ram_block7a24.PORTBADDR7
address_b[7] => ram_block7a25.PORTBADDR7
address_b[7] => ram_block7a26.PORTBADDR7
address_b[7] => ram_block7a27.PORTBADDR7
address_b[7] => ram_block7a28.PORTBADDR7
address_b[7] => ram_block7a29.PORTBADDR7
address_b[7] => ram_block7a30.PORTBADDR7
address_b[7] => ram_block7a31.PORTBADDR7
address_b[7] => ram_block7a32.PORTBADDR7
address_b[7] => ram_block7a33.PORTBADDR7
address_b[7] => ram_block7a34.PORTBADDR7
address_b[7] => ram_block7a35.PORTBADDR7
address_b[7] => ram_block7a36.PORTBADDR7
address_b[7] => ram_block7a37.PORTBADDR7
address_b[7] => ram_block7a38.PORTBADDR7
address_b[7] => ram_block7a39.PORTBADDR7
address_b[7] => ram_block7a40.PORTBADDR7
address_b[7] => ram_block7a41.PORTBADDR7
address_b[7] => ram_block7a42.PORTBADDR7
address_b[7] => ram_block7a43.PORTBADDR7
address_b[7] => ram_block7a44.PORTBADDR7
address_b[7] => ram_block7a45.PORTBADDR7
address_b[7] => ram_block7a46.PORTBADDR7
address_b[7] => ram_block7a47.PORTBADDR7
address_b[8] => ram_block7a0.PORTBADDR8
address_b[8] => ram_block7a1.PORTBADDR8
address_b[8] => ram_block7a2.PORTBADDR8
address_b[8] => ram_block7a3.PORTBADDR8
address_b[8] => ram_block7a4.PORTBADDR8
address_b[8] => ram_block7a5.PORTBADDR8
address_b[8] => ram_block7a6.PORTBADDR8
address_b[8] => ram_block7a7.PORTBADDR8
address_b[8] => ram_block7a8.PORTBADDR8
address_b[8] => ram_block7a9.PORTBADDR8
address_b[8] => ram_block7a10.PORTBADDR8
address_b[8] => ram_block7a11.PORTBADDR8
address_b[8] => ram_block7a12.PORTBADDR8
address_b[8] => ram_block7a13.PORTBADDR8
address_b[8] => ram_block7a14.PORTBADDR8
address_b[8] => ram_block7a15.PORTBADDR8
address_b[8] => ram_block7a16.PORTBADDR8
address_b[8] => ram_block7a17.PORTBADDR8
address_b[8] => ram_block7a18.PORTBADDR8
address_b[8] => ram_block7a19.PORTBADDR8
address_b[8] => ram_block7a20.PORTBADDR8
address_b[8] => ram_block7a21.PORTBADDR8
address_b[8] => ram_block7a22.PORTBADDR8
address_b[8] => ram_block7a23.PORTBADDR8
address_b[8] => ram_block7a24.PORTBADDR8
address_b[8] => ram_block7a25.PORTBADDR8
address_b[8] => ram_block7a26.PORTBADDR8
address_b[8] => ram_block7a27.PORTBADDR8
address_b[8] => ram_block7a28.PORTBADDR8
address_b[8] => ram_block7a29.PORTBADDR8
address_b[8] => ram_block7a30.PORTBADDR8
address_b[8] => ram_block7a31.PORTBADDR8
address_b[8] => ram_block7a32.PORTBADDR8
address_b[8] => ram_block7a33.PORTBADDR8
address_b[8] => ram_block7a34.PORTBADDR8
address_b[8] => ram_block7a35.PORTBADDR8
address_b[8] => ram_block7a36.PORTBADDR8
address_b[8] => ram_block7a37.PORTBADDR8
address_b[8] => ram_block7a38.PORTBADDR8
address_b[8] => ram_block7a39.PORTBADDR8
address_b[8] => ram_block7a40.PORTBADDR8
address_b[8] => ram_block7a41.PORTBADDR8
address_b[8] => ram_block7a42.PORTBADDR8
address_b[8] => ram_block7a43.PORTBADDR8
address_b[8] => ram_block7a44.PORTBADDR8
address_b[8] => ram_block7a45.PORTBADDR8
address_b[8] => ram_block7a46.PORTBADDR8
address_b[8] => ram_block7a47.PORTBADDR8
addressstall_b => ram_block7a0.PORTBADDRSTALL
addressstall_b => ram_block7a1.PORTBADDRSTALL
addressstall_b => ram_block7a2.PORTBADDRSTALL
addressstall_b => ram_block7a3.PORTBADDRSTALL
addressstall_b => ram_block7a4.PORTBADDRSTALL
addressstall_b => ram_block7a5.PORTBADDRSTALL
addressstall_b => ram_block7a6.PORTBADDRSTALL
addressstall_b => ram_block7a7.PORTBADDRSTALL
addressstall_b => ram_block7a8.PORTBADDRSTALL
addressstall_b => ram_block7a9.PORTBADDRSTALL
addressstall_b => ram_block7a10.PORTBADDRSTALL
addressstall_b => ram_block7a11.PORTBADDRSTALL
addressstall_b => ram_block7a12.PORTBADDRSTALL
addressstall_b => ram_block7a13.PORTBADDRSTALL
addressstall_b => ram_block7a14.PORTBADDRSTALL
addressstall_b => ram_block7a15.PORTBADDRSTALL
addressstall_b => ram_block7a16.PORTBADDRSTALL
addressstall_b => ram_block7a17.PORTBADDRSTALL
addressstall_b => ram_block7a18.PORTBADDRSTALL
addressstall_b => ram_block7a19.PORTBADDRSTALL
addressstall_b => ram_block7a20.PORTBADDRSTALL
addressstall_b => ram_block7a21.PORTBADDRSTALL
addressstall_b => ram_block7a22.PORTBADDRSTALL
addressstall_b => ram_block7a23.PORTBADDRSTALL
addressstall_b => ram_block7a24.PORTBADDRSTALL
addressstall_b => ram_block7a25.PORTBADDRSTALL
addressstall_b => ram_block7a26.PORTBADDRSTALL
addressstall_b => ram_block7a27.PORTBADDRSTALL
addressstall_b => ram_block7a28.PORTBADDRSTALL
addressstall_b => ram_block7a29.PORTBADDRSTALL
addressstall_b => ram_block7a30.PORTBADDRSTALL
addressstall_b => ram_block7a31.PORTBADDRSTALL
addressstall_b => ram_block7a32.PORTBADDRSTALL
addressstall_b => ram_block7a33.PORTBADDRSTALL
addressstall_b => ram_block7a34.PORTBADDRSTALL
addressstall_b => ram_block7a35.PORTBADDRSTALL
addressstall_b => ram_block7a36.PORTBADDRSTALL
addressstall_b => ram_block7a37.PORTBADDRSTALL
addressstall_b => ram_block7a38.PORTBADDRSTALL
addressstall_b => ram_block7a39.PORTBADDRSTALL
addressstall_b => ram_block7a40.PORTBADDRSTALL
addressstall_b => ram_block7a41.PORTBADDRSTALL
addressstall_b => ram_block7a42.PORTBADDRSTALL
addressstall_b => ram_block7a43.PORTBADDRSTALL
addressstall_b => ram_block7a44.PORTBADDRSTALL
addressstall_b => ram_block7a45.PORTBADDRSTALL
addressstall_b => ram_block7a46.PORTBADDRSTALL
addressstall_b => ram_block7a47.PORTBADDRSTALL
clock0 => ram_block7a0.CLK0
clock0 => ram_block7a1.CLK0
clock0 => ram_block7a2.CLK0
clock0 => ram_block7a3.CLK0
clock0 => ram_block7a4.CLK0
clock0 => ram_block7a5.CLK0
clock0 => ram_block7a6.CLK0
clock0 => ram_block7a7.CLK0
clock0 => ram_block7a8.CLK0
clock0 => ram_block7a9.CLK0
clock0 => ram_block7a10.CLK0
clock0 => ram_block7a11.CLK0
clock0 => ram_block7a12.CLK0
clock0 => ram_block7a13.CLK0
clock0 => ram_block7a14.CLK0
clock0 => ram_block7a15.CLK0
clock0 => ram_block7a16.CLK0
clock0 => ram_block7a17.CLK0
clock0 => ram_block7a18.CLK0
clock0 => ram_block7a19.CLK0
clock0 => ram_block7a20.CLK0
clock0 => ram_block7a21.CLK0
clock0 => ram_block7a22.CLK0
clock0 => ram_block7a23.CLK0
clock0 => ram_block7a24.CLK0
clock0 => ram_block7a25.CLK0
clock0 => ram_block7a26.CLK0
clock0 => ram_block7a27.CLK0
clock0 => ram_block7a28.CLK0
clock0 => ram_block7a29.CLK0
clock0 => ram_block7a30.CLK0
clock0 => ram_block7a31.CLK0
clock0 => ram_block7a32.CLK0
clock0 => ram_block7a33.CLK0
clock0 => ram_block7a34.CLK0
clock0 => ram_block7a35.CLK0
clock0 => ram_block7a36.CLK0
clock0 => ram_block7a37.CLK0
clock0 => ram_block7a38.CLK0
clock0 => ram_block7a39.CLK0
clock0 => ram_block7a40.CLK0
clock0 => ram_block7a41.CLK0
clock0 => ram_block7a42.CLK0
clock0 => ram_block7a43.CLK0
clock0 => ram_block7a44.CLK0
clock0 => ram_block7a45.CLK0
clock0 => ram_block7a46.CLK0
clock0 => ram_block7a47.CLK0
clock1 => ram_block7a0.CLK1
clock1 => ram_block7a1.CLK1
clock1 => ram_block7a2.CLK1
clock1 => ram_block7a3.CLK1
clock1 => ram_block7a4.CLK1
clock1 => ram_block7a5.CLK1
clock1 => ram_block7a6.CLK1
clock1 => ram_block7a7.CLK1
clock1 => ram_block7a8.CLK1
clock1 => ram_block7a9.CLK1
clock1 => ram_block7a10.CLK1
clock1 => ram_block7a11.CLK1
clock1 => ram_block7a12.CLK1
clock1 => ram_block7a13.CLK1
clock1 => ram_block7a14.CLK1
clock1 => ram_block7a15.CLK1
clock1 => ram_block7a16.CLK1
clock1 => ram_block7a17.CLK1
clock1 => ram_block7a18.CLK1
clock1 => ram_block7a19.CLK1
clock1 => ram_block7a20.CLK1
clock1 => ram_block7a21.CLK1
clock1 => ram_block7a22.CLK1
clock1 => ram_block7a23.CLK1
clock1 => ram_block7a24.CLK1
clock1 => ram_block7a25.CLK1
clock1 => ram_block7a26.CLK1
clock1 => ram_block7a27.CLK1
clock1 => ram_block7a28.CLK1
clock1 => ram_block7a29.CLK1
clock1 => ram_block7a30.CLK1
clock1 => ram_block7a31.CLK1
clock1 => ram_block7a32.CLK1
clock1 => ram_block7a33.CLK1
clock1 => ram_block7a34.CLK1
clock1 => ram_block7a35.CLK1
clock1 => ram_block7a36.CLK1
clock1 => ram_block7a37.CLK1
clock1 => ram_block7a38.CLK1
clock1 => ram_block7a39.CLK1
clock1 => ram_block7a40.CLK1
clock1 => ram_block7a41.CLK1
clock1 => ram_block7a42.CLK1
clock1 => ram_block7a43.CLK1
clock1 => ram_block7a44.CLK1
clock1 => ram_block7a45.CLK1
clock1 => ram_block7a46.CLK1
clock1 => ram_block7a47.CLK1
clocken1 => ram_block7a0.ENA1
clocken1 => ram_block7a1.ENA1
clocken1 => ram_block7a2.ENA1
clocken1 => ram_block7a3.ENA1
clocken1 => ram_block7a4.ENA1
clocken1 => ram_block7a5.ENA1
clocken1 => ram_block7a6.ENA1
clocken1 => ram_block7a7.ENA1
clocken1 => ram_block7a8.ENA1
clocken1 => ram_block7a9.ENA1
clocken1 => ram_block7a10.ENA1
clocken1 => ram_block7a11.ENA1
clocken1 => ram_block7a12.ENA1
clocken1 => ram_block7a13.ENA1
clocken1 => ram_block7a14.ENA1
clocken1 => ram_block7a15.ENA1
clocken1 => ram_block7a16.ENA1
clocken1 => ram_block7a17.ENA1
clocken1 => ram_block7a18.ENA1
clocken1 => ram_block7a19.ENA1
clocken1 => ram_block7a20.ENA1
clocken1 => ram_block7a21.ENA1
clocken1 => ram_block7a22.ENA1
clocken1 => ram_block7a23.ENA1
clocken1 => ram_block7a24.ENA1
clocken1 => ram_block7a25.ENA1
clocken1 => ram_block7a26.ENA1
clocken1 => ram_block7a27.ENA1
clocken1 => ram_block7a28.ENA1
clocken1 => ram_block7a29.ENA1
clocken1 => ram_block7a30.ENA1
clocken1 => ram_block7a31.ENA1
clocken1 => ram_block7a32.ENA1
clocken1 => ram_block7a33.ENA1
clocken1 => ram_block7a34.ENA1
clocken1 => ram_block7a35.ENA1
clocken1 => ram_block7a36.ENA1
clocken1 => ram_block7a37.ENA1
clocken1 => ram_block7a38.ENA1
clocken1 => ram_block7a39.ENA1
clocken1 => ram_block7a40.ENA1
clocken1 => ram_block7a41.ENA1
clocken1 => ram_block7a42.ENA1
clocken1 => ram_block7a43.ENA1
clocken1 => ram_block7a44.ENA1
clocken1 => ram_block7a45.ENA1
clocken1 => ram_block7a46.ENA1
clocken1 => ram_block7a47.ENA1
data_a[0] => ram_block7a0.PORTADATAIN
data_a[1] => ram_block7a1.PORTADATAIN
data_a[2] => ram_block7a2.PORTADATAIN
data_a[3] => ram_block7a3.PORTADATAIN
data_a[4] => ram_block7a4.PORTADATAIN
data_a[5] => ram_block7a5.PORTADATAIN
data_a[6] => ram_block7a6.PORTADATAIN
data_a[7] => ram_block7a7.PORTADATAIN
data_a[8] => ram_block7a8.PORTADATAIN
data_a[9] => ram_block7a9.PORTADATAIN
data_a[10] => ram_block7a10.PORTADATAIN
data_a[11] => ram_block7a11.PORTADATAIN
data_a[12] => ram_block7a12.PORTADATAIN
data_a[13] => ram_block7a13.PORTADATAIN
data_a[14] => ram_block7a14.PORTADATAIN
data_a[15] => ram_block7a15.PORTADATAIN
data_a[16] => ram_block7a16.PORTADATAIN
data_a[17] => ram_block7a17.PORTADATAIN
data_a[18] => ram_block7a18.PORTADATAIN
data_a[19] => ram_block7a19.PORTADATAIN
data_a[20] => ram_block7a20.PORTADATAIN
data_a[21] => ram_block7a21.PORTADATAIN
data_a[22] => ram_block7a22.PORTADATAIN
data_a[23] => ram_block7a23.PORTADATAIN
data_a[24] => ram_block7a24.PORTADATAIN
data_a[25] => ram_block7a25.PORTADATAIN
data_a[26] => ram_block7a26.PORTADATAIN
data_a[27] => ram_block7a27.PORTADATAIN
data_a[28] => ram_block7a28.PORTADATAIN
data_a[29] => ram_block7a29.PORTADATAIN
data_a[30] => ram_block7a30.PORTADATAIN
data_a[31] => ram_block7a31.PORTADATAIN
data_a[32] => ram_block7a32.PORTADATAIN
data_a[33] => ram_block7a33.PORTADATAIN
data_a[34] => ram_block7a34.PORTADATAIN
data_a[35] => ram_block7a35.PORTADATAIN
data_a[36] => ram_block7a36.PORTADATAIN
data_a[37] => ram_block7a37.PORTADATAIN
data_a[38] => ram_block7a38.PORTADATAIN
data_a[39] => ram_block7a39.PORTADATAIN
data_a[40] => ram_block7a40.PORTADATAIN
data_a[41] => ram_block7a41.PORTADATAIN
data_a[42] => ram_block7a42.PORTADATAIN
data_a[43] => ram_block7a43.PORTADATAIN
data_a[44] => ram_block7a44.PORTADATAIN
data_a[45] => ram_block7a45.PORTADATAIN
data_a[46] => ram_block7a46.PORTADATAIN
data_a[47] => ram_block7a47.PORTADATAIN
q_b[0] <= ram_block7a0.PORTBDATAOUT
q_b[1] <= ram_block7a1.PORTBDATAOUT
q_b[2] <= ram_block7a2.PORTBDATAOUT
q_b[3] <= ram_block7a3.PORTBDATAOUT
q_b[4] <= ram_block7a4.PORTBDATAOUT
q_b[5] <= ram_block7a5.PORTBDATAOUT
q_b[6] <= ram_block7a6.PORTBDATAOUT
q_b[7] <= ram_block7a7.PORTBDATAOUT
q_b[8] <= ram_block7a8.PORTBDATAOUT
q_b[9] <= ram_block7a9.PORTBDATAOUT
q_b[10] <= ram_block7a10.PORTBDATAOUT
q_b[11] <= ram_block7a11.PORTBDATAOUT
q_b[12] <= ram_block7a12.PORTBDATAOUT
q_b[13] <= ram_block7a13.PORTBDATAOUT
q_b[14] <= ram_block7a14.PORTBDATAOUT
q_b[15] <= ram_block7a15.PORTBDATAOUT
q_b[16] <= ram_block7a16.PORTBDATAOUT
q_b[17] <= ram_block7a17.PORTBDATAOUT
q_b[18] <= ram_block7a18.PORTBDATAOUT
q_b[19] <= ram_block7a19.PORTBDATAOUT
q_b[20] <= ram_block7a20.PORTBDATAOUT
q_b[21] <= ram_block7a21.PORTBDATAOUT
q_b[22] <= ram_block7a22.PORTBDATAOUT
q_b[23] <= ram_block7a23.PORTBDATAOUT
q_b[24] <= ram_block7a24.PORTBDATAOUT
q_b[25] <= ram_block7a25.PORTBDATAOUT
q_b[26] <= ram_block7a26.PORTBDATAOUT
q_b[27] <= ram_block7a27.PORTBDATAOUT
q_b[28] <= ram_block7a28.PORTBDATAOUT
q_b[29] <= ram_block7a29.PORTBDATAOUT
q_b[30] <= ram_block7a30.PORTBDATAOUT
q_b[31] <= ram_block7a31.PORTBDATAOUT
q_b[32] <= ram_block7a32.PORTBDATAOUT
q_b[33] <= ram_block7a33.PORTBDATAOUT
q_b[34] <= ram_block7a34.PORTBDATAOUT
q_b[35] <= ram_block7a35.PORTBDATAOUT
q_b[36] <= ram_block7a36.PORTBDATAOUT
q_b[37] <= ram_block7a37.PORTBDATAOUT
q_b[38] <= ram_block7a38.PORTBDATAOUT
q_b[39] <= ram_block7a39.PORTBDATAOUT
q_b[40] <= ram_block7a40.PORTBDATAOUT
q_b[41] <= ram_block7a41.PORTBDATAOUT
q_b[42] <= ram_block7a42.PORTBDATAOUT
q_b[43] <= ram_block7a43.PORTBDATAOUT
q_b[44] <= ram_block7a44.PORTBDATAOUT
q_b[45] <= ram_block7a45.PORTBDATAOUT
q_b[46] <= ram_block7a46.PORTBDATAOUT
q_b[47] <= ram_block7a47.PORTBDATAOUT
wren_a => ram_block7a0.PORTAWE
wren_a => ram_block7a0.ENA0
wren_a => ram_block7a1.PORTAWE
wren_a => ram_block7a1.ENA0
wren_a => ram_block7a2.PORTAWE
wren_a => ram_block7a2.ENA0
wren_a => ram_block7a3.PORTAWE
wren_a => ram_block7a3.ENA0
wren_a => ram_block7a4.PORTAWE
wren_a => ram_block7a4.ENA0
wren_a => ram_block7a5.PORTAWE
wren_a => ram_block7a5.ENA0
wren_a => ram_block7a6.PORTAWE
wren_a => ram_block7a6.ENA0
wren_a => ram_block7a7.PORTAWE
wren_a => ram_block7a7.ENA0
wren_a => ram_block7a8.PORTAWE
wren_a => ram_block7a8.ENA0
wren_a => ram_block7a9.PORTAWE
wren_a => ram_block7a9.ENA0
wren_a => ram_block7a10.PORTAWE
wren_a => ram_block7a10.ENA0
wren_a => ram_block7a11.PORTAWE
wren_a => ram_block7a11.ENA0
wren_a => ram_block7a12.PORTAWE
wren_a => ram_block7a12.ENA0
wren_a => ram_block7a13.PORTAWE
wren_a => ram_block7a13.ENA0
wren_a => ram_block7a14.PORTAWE
wren_a => ram_block7a14.ENA0
wren_a => ram_block7a15.PORTAWE
wren_a => ram_block7a15.ENA0
wren_a => ram_block7a16.PORTAWE
wren_a => ram_block7a16.ENA0
wren_a => ram_block7a17.PORTAWE
wren_a => ram_block7a17.ENA0
wren_a => ram_block7a18.PORTAWE
wren_a => ram_block7a18.ENA0
wren_a => ram_block7a19.PORTAWE
wren_a => ram_block7a19.ENA0
wren_a => ram_block7a20.PORTAWE
wren_a => ram_block7a20.ENA0
wren_a => ram_block7a21.PORTAWE
wren_a => ram_block7a21.ENA0
wren_a => ram_block7a22.PORTAWE
wren_a => ram_block7a22.ENA0
wren_a => ram_block7a23.PORTAWE
wren_a => ram_block7a23.ENA0
wren_a => ram_block7a24.PORTAWE
wren_a => ram_block7a24.ENA0
wren_a => ram_block7a25.PORTAWE
wren_a => ram_block7a25.ENA0
wren_a => ram_block7a26.PORTAWE
wren_a => ram_block7a26.ENA0
wren_a => ram_block7a27.PORTAWE
wren_a => ram_block7a27.ENA0
wren_a => ram_block7a28.PORTAWE
wren_a => ram_block7a28.ENA0
wren_a => ram_block7a29.PORTAWE
wren_a => ram_block7a29.ENA0
wren_a => ram_block7a30.PORTAWE
wren_a => ram_block7a30.ENA0
wren_a => ram_block7a31.PORTAWE
wren_a => ram_block7a31.ENA0
wren_a => ram_block7a32.PORTAWE
wren_a => ram_block7a32.ENA0
wren_a => ram_block7a33.PORTAWE
wren_a => ram_block7a33.ENA0
wren_a => ram_block7a34.PORTAWE
wren_a => ram_block7a34.ENA0
wren_a => ram_block7a35.PORTAWE
wren_a => ram_block7a35.ENA0
wren_a => ram_block7a36.PORTAWE
wren_a => ram_block7a36.ENA0
wren_a => ram_block7a37.PORTAWE
wren_a => ram_block7a37.ENA0
wren_a => ram_block7a38.PORTAWE
wren_a => ram_block7a38.ENA0
wren_a => ram_block7a39.PORTAWE
wren_a => ram_block7a39.ENA0
wren_a => ram_block7a40.PORTAWE
wren_a => ram_block7a40.ENA0
wren_a => ram_block7a41.PORTAWE
wren_a => ram_block7a41.ENA0
wren_a => ram_block7a42.PORTAWE
wren_a => ram_block7a42.ENA0
wren_a => ram_block7a43.PORTAWE
wren_a => ram_block7a43.ENA0
wren_a => ram_block7a44.PORTAWE
wren_a => ram_block7a44.ENA0
wren_a => ram_block7a45.PORTAWE
wren_a => ram_block7a45.ENA0
wren_a => ram_block7a46.PORTAWE
wren_a => ram_block7a46.ENA0
wren_a => ram_block7a47.PORTAWE
wren_a => ram_block7a47.ENA0


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:rs_dgwp
clock => dffpipe_ve9:dffpipe8.clock
clrn => dffpipe_ve9:dffpipe8.clrn
d[0] => dffpipe_ve9:dffpipe8.d[0]
d[1] => dffpipe_ve9:dffpipe8.d[1]
d[2] => dffpipe_ve9:dffpipe8.d[2]
d[3] => dffpipe_ve9:dffpipe8.d[3]
d[4] => dffpipe_ve9:dffpipe8.d[4]
d[5] => dffpipe_ve9:dffpipe8.d[5]
d[6] => dffpipe_ve9:dffpipe8.d[6]
d[7] => dffpipe_ve9:dffpipe8.d[7]
d[8] => dffpipe_ve9:dffpipe8.d[8]
d[9] => dffpipe_ve9:dffpipe8.d[9]
q[0] <= dffpipe_ve9:dffpipe8.q[0]
q[1] <= dffpipe_ve9:dffpipe8.q[1]
q[2] <= dffpipe_ve9:dffpipe8.q[2]
q[3] <= dffpipe_ve9:dffpipe8.q[3]
q[4] <= dffpipe_ve9:dffpipe8.q[4]
q[5] <= dffpipe_ve9:dffpipe8.q[5]
q[6] <= dffpipe_ve9:dffpipe8.q[6]
q[7] <= dffpipe_ve9:dffpipe8.q[7]
q[8] <= dffpipe_ve9:dffpipe8.q[8]
q[9] <= dffpipe_ve9:dffpipe8.q[9]


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp
clock => dffpipe_ve9:dffpipe8.clock
clrn => dffpipe_ve9:dffpipe8.clrn
d[0] => dffpipe_ve9:dffpipe8.d[0]
d[1] => dffpipe_ve9:dffpipe8.d[1]
d[2] => dffpipe_ve9:dffpipe8.d[2]
d[3] => dffpipe_ve9:dffpipe8.d[3]
d[4] => dffpipe_ve9:dffpipe8.d[4]
d[5] => dffpipe_ve9:dffpipe8.d[5]
d[6] => dffpipe_ve9:dffpipe8.d[6]
d[7] => dffpipe_ve9:dffpipe8.d[7]
d[8] => dffpipe_ve9:dffpipe8.d[8]
d[9] => dffpipe_ve9:dffpipe8.d[9]
q[0] <= dffpipe_ve9:dffpipe8.q[0]
q[1] <= dffpipe_ve9:dffpipe8.q[1]
q[2] <= dffpipe_ve9:dffpipe8.q[2]
q[3] <= dffpipe_ve9:dffpipe8.q[3]
q[4] <= dffpipe_ve9:dffpipe8.q[4]
q[5] <= dffpipe_ve9:dffpipe8.q[5]
q[6] <= dffpipe_ve9:dffpipe8.q[6]
q[7] <= dffpipe_ve9:dffpipe8.q[7]
q[8] <= dffpipe_ve9:dffpipe8.q[8]
q[9] <= dffpipe_ve9:dffpipe8.q[9]


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_e66:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|cmpr_256:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


