Instr:add
Target:\fifo_i_pc.r0
\u0.u_fetch.pc_f_q:32

Target:\u0.u_fetch.pc_f_q
\u0.u_fetch.pc_f_q:32

Target:\u0.u_issue.u_regfile.REGFILE.reg_r1_q
\u0.u_issue.u_regfile.REGFILE.reg_r2_q:32
\u0.u_issue.u_regfile.REGFILE.reg_r3_q:32


Instr:beq
Target:\fifo_d_data_wr.r0

Target:\fifo_d_rd.r0

Target:\fifo_d_wr.r0

Target:\fifo_i_pc.r0
\u0.u_fetch.pc_f_q:32

Target:\u0.u_fetch.pc_f_q
\u0.u_fetch.pc_d_q:32
\u0.u_fetch.pc_f_q:32
\u0.u_issue.u_regfile.REGFILE.reg_r1_q:32
\u0.u_issue.u_regfile.REGFILE.reg_r2_q:32
mem_i_inst_i:32


Instr:jal
Target:\fifo_d_data_wr.r0

Target:\fifo_d_rd.r0

Target:\fifo_d_wr.r0

Target:\fifo_i_pc.r0
\u0.u_fetch.pc_f_q:32

Target:\u0.u_fetch.pc_f_q
\u0.u_fetch.pc_d_q:32
mem_i_inst_i:32

Target:\u0.u_issue.u_regfile.REGFILE.reg_r1_q
\u0.u_fetch.pc_d_q:32
\u0.u_issue.u_regfile.REGFILE.reg_r1_q:32
mem_i_inst_i:32


Instr:lb
Target:\fifo_d_data_wr.r0

Target:\fifo_d_rd.r0

Target:\fifo_d_wr.r0

Target:\fifo_i_pc.r0
\u0.u_fetch.pc_f_q:32

Target:\u0.u_fetch.pc_f_q
\u0.u_fetch.pc_f_q:32

Target:\u0.u_issue.u_regfile.REGFILE.reg_r1_q
\u0.u_issue.u_regfile.REGFILE.reg_r2_q:32
mem_d_data_rd_i:32
mem_i_inst_i:32


Instr:lui
Target:\fifo_d_data_wr.r0

Target:\fifo_d_rd.r0

Target:\fifo_d_wr.r0

Target:\fifo_i_pc.r0
\u0.u_fetch.pc_f_q:32

Target:\u0.u_fetch.pc_f_q
\u0.u_fetch.pc_f_q:32

Target:\u0.u_issue.u_regfile.REGFILE.reg_r1_q
mem_i_inst_i:32


