Analysis & Synthesis report for pdp8_top
Sat Jul 03 10:54:27 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|sdOP
 11. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3]
 12. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2]
 13. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1]
 14. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0]
 15. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopSTE
 16. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopWLE
 17. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopTME
 18. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY
 19. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopFNR
 20. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopMOT
 21. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopDONE
 22. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state
 23. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE
 24. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiOP
 25. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|state
 26. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP
 27. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state
 28. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP
 29. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state
 30. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP
 31. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state
 32. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP
 33. State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state
 34. State Machine - |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|state
 35. State Machine - |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state
 36. State Machine - |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state
 37. State Machine - |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state
 38. State Machine - |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state
 39. State Machine - |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackSTATE
 40. State Machine - |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|txState
 41. State Machine - |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|rxState
 42. State Machine - |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state
 43. State Machine - |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState
 44. State Machine - |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|escState
 45. User-Specified and Inferred Latches
 46. Registers Removed During Synthesis
 47. Removed Registers Triggering Further Register Optimizations
 48. General Register Statistics
 49. Inverted Register Statistics
 50. Registers Packed Into Inferred Megafunctions
 51. Multiplexer Restructuring Statistics (Restructuring Performed)
 52. Source assignments for ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated
 53. Source assignments for ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated
 54. Source assignments for ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
 55. Source assignments for ANSITerm1:ANSITerm|bufferedUART:UART
 56. Source assignments for ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated
 57. Source assignments for ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 58. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|IOP16:IOP16
 59. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow
 60. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay
 62. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard
 65. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0
 66. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
 67. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
 68. Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|BaudRate6850:BAUDRATEGEN
 69. Parameter Settings for Inferred Entity Instance: ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0
 70. Parameter Settings for Inferred Entity Instance: ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0
 71. Parameter Settings for Inferred Entity Instance: ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|lpm_mult:Mult0
 72. Parameter Settings for Inferred Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0
 73. Parameter Settings for Inferred Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1
 74. altsyncram Parameter Settings by Entity Instance
 75. lpm_mult Parameter Settings by Entity Instance
 76. Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3"
 77. Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2"
 78. Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1"
 79. Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0"
 80. Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK"
 81. Port Connectivity Checks: "ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA"
 82. Port Connectivity Checks: "ePDP8:iPDP8|eCPU:iCPU|eFZ:iFZ"
 83. Port Connectivity Checks: "ePDP8:iPDP8|eDK8E:iRTC"
 84. Port Connectivity Checks: "ePDP8:iPDP8|eKL8E:iTTY2"
 85. Port Connectivity Checks: "ePDP8:iPDP8|eKL8E:iTTY1"
 86. Port Connectivity Checks: "ePDP8:iPDP8|eBUSMUX:iBUSMUX"
 87. Port Connectivity Checks: "ePDP8:iPDP8"
 88. Port Connectivity Checks: "ANSITerm1:ANSITerm|bufferedUART:UART"
 89. Port Connectivity Checks: "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 90. Port Connectivity Checks: "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay"
 91. Port Connectivity Checks: "ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow"
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 03 10:54:27 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; pdp8_top                                    ;
; Top-level Entity Name              ; pdp8_top                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,417                                       ;
;     Total combinational functions  ; 4,948                                       ;
;     Dedicated logic registers      ; 1,571                                       ;
; Total registers                    ; 1571                                        ;
; Total pins                         ; 128                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 426,112                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; pdp8_top           ; pdp8_top           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                           ; Library ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ANSITerm/UART/bufferedUART.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd                       ;         ;
; ANSITerm/UART/BaudRate6850.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/BaudRate6850.vhd                       ;         ;
; ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd               ;         ;
; ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd       ;         ;
; ANSITerm/ps2_Wrapped/ps2_keyboard.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd                ;         ;
; ANSITerm/ps2_Wrapped/debounce.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/debounce.vhd                    ;         ;
; ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd         ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd       ;         ;
; ANSITerm/ANSIDisplayVGA/SansBoldRom.vhd                ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRom.vhd              ;         ;
; ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd               ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd             ;         ;
; ANSITerm/ANSIDisplayVGA/DisplayRam1K.vhd               ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam1K.vhd             ;         ;
; ANSITerm/ANSIDisplayVGA/CGABoldRomReduced.vhd          ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRomReduced.vhd        ;         ;
; ANSITerm/ANSIDisplayVGA/CGABoldRom.vhd                 ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRom.vhd               ;         ;
; ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd             ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd           ;         ;
; ANSITerm/IOP16/n-bit-gray-counter.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/n-bit-gray-counter.vhd                ;         ;
; ANSITerm/IOP16/RegFile8x8.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/RegFile8x8.vhd                        ;         ;
; ANSITerm/IOP16/lifo.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/lifo.vhd                              ;         ;
; ANSITerm/IOP16/IOP16B.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd                            ;         ;
; ANSITerm/IOP_ROM.vhd                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd                                 ;         ;
; ANSITerm/ANSITerm1.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd                               ;         ;
; oct_7seg.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/oct_7seg.vhd                                         ;         ;
; ../pdp8/uart/uart_types.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_types.vhd                                                          ;         ;
; ../pdp8/uart/uart_tx.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_tx.vhd                                                             ;         ;
; ../pdp8/uart/uart_rx.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_rx.vhd                                                             ;         ;
; ../pdp8/uart/uart_brg.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_brg.vhd                                                            ;         ;
; ../pdp8/rk8e/sdspi_types.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi_types.vhd                                                         ;         ;
; ../pdp8/rk8e/sdspi.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd                                                               ;         ;
; ../pdp8/rk8e/sd_types.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd_types.vhd                                                            ;         ;
; ../pdp8/rk8e/sd.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd                                                                  ;         ;
; ../pdp8/rk8e/rk05_types.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/rk05_types.vhd                                                          ;         ;
; ../pdp8/rk8e/rk05.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/rk05.vhd                                                                ;         ;
; ../pdp8/kl8e/kl8e_tx.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_tx.vhd                                                             ;         ;
; ../pdp8/kl8e/kl8e_rx.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_rx.vhd                                                             ;         ;
; ../pdp8/cpu/xma.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/xma.vhd                                                                  ;         ;
; ../pdp8/cpu/usrtrp.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/usrtrp.vhd                                                               ;         ;
; ../pdp8/cpu/uf.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/uf.vhd                                                                   ;         ;
; ../pdp8/cpu/ub.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ub.vhd                                                                   ;         ;
; ../pdp8/cpu/sr.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sr.vhd                                                                   ;         ;
; ../pdp8/cpu/sp.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sp.vhd                                                                   ;         ;
; ../pdp8/cpu/sf.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sf.vhd                                                                   ;         ;
; ../pdp8/cpu/sc.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sc.vhd                                                                   ;         ;
; ../pdp8/cpu/pwrtrp.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pwrtrp.vhd                                                               ;         ;
; ../pdp8/cpu/pnltrp.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pnltrp.vhd                                                               ;         ;
; ../pdp8/cpu/pex.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pex.vhd                                                                  ;         ;
; ../pdp8/cpu/pdf.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pdf.vhd                                                                  ;         ;
; ../pdp8/cpu/pc.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pc.vhd                                                                   ;         ;
; ../pdp8/cpu/mqa.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mqa.vhd                                                                  ;         ;
; ../pdp8/cpu/mq.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mq.vhd                                                                   ;         ;
; ../pdp8/cpu/mb.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mb.vhd                                                                   ;         ;
; ../pdp8/cpu/ma.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ma.vhd                                                                   ;         ;
; ../pdp8/cpu/ir.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ir.vhd                                                                   ;         ;
; ../pdp8/cpu/ii.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ii.vhd                                                                   ;         ;
; ../pdp8/cpu/if.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/if.vhd                                                                   ;         ;
; ../pdp8/cpu/ie.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ie.vhd                                                                   ;         ;
; ../pdp8/cpu/id.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/id.vhd                                                                   ;         ;
; ../pdp8/cpu/ib.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ib.vhd                                                                   ;         ;
; ../pdp8/cpu/hlttrp.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/hlttrp.vhd                                                               ;         ;
; ../pdp8/cpu/gtf.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/gtf.vhd                                                                  ;         ;
; ../pdp8/cpu/fz.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/fz.vhd                                                                   ;         ;
; ../pdp8/cpu/emode.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/emode.vhd                                                                ;         ;
; ../pdp8/cpu/eae.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd                                                                  ;         ;
; ../pdp8/cpu/df.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/df.vhd                                                                   ;         ;
; ../pdp8/cpu/ctrlff.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ctrlff.vhd                                                               ;         ;
; ../pdp8/cpu/cpu_types.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu_types.vhd                                                            ;         ;
; ../pdp8/cpu/cpu.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd                                                                  ;         ;
; ../pdp8/cpu/btstrp.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/btstrp.vhd                                                               ;         ;
; ../pdp8/cpu/alu.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/alu.vhd                                                                  ;         ;
; ../pdp8/rk8e_types.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e_types.vhd                                                               ;         ;
; ../pdp8/rk8e.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd                                                                     ;         ;
; ../pdp8/pr8e_types.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pr8e_types.vhd                                                               ;         ;
; ../pdp8/pdp8.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd                                                                     ;         ;
; ../pdp8/ms8c.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ms8c.vhd                                                                     ;         ;
; ../pdp8/ls8e_types.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ls8e_types.vhd                                                               ;         ;
; ../pdp8/kl8e_types.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e_types.vhd                                                               ;         ;
; ../pdp8/kl8e.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd                                                                     ;         ;
; ../pdp8/kc8e_types.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kc8e_types.vhd                                                               ;         ;
; ../pdp8/kc8e.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kc8e.vhd                                                                     ;         ;
; ../pdp8/dk8e_types.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e_types.vhd                                                               ;         ;
; ../pdp8/dk8e.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd                                                                     ;         ;
; ../pdp8/dev_types.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dev_types.vhd                                                                ;         ;
; ../pdp8/busmux.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/busmux.vhd                                                                   ;         ;
; pdp8_top.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd                                         ;         ;
; debounceSW.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/debounceSW.vhd                                       ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;         ;
; aglobal201.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                  ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;         ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;         ;
; altram.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                      ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;         ;
; db/altsyncram_0004.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf                               ;         ;
; ./ANSITerm/IOP16/IOP16_ASSEMBLER/PDP_Term/PDP_Term.mif ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16_ASSEMBLER/PDP_Term/PDP_Term.mif ;         ;
; db/altsyncram_irt3.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_irt3.tdf                               ;         ;
; ./ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX      ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX      ;         ;
; db/altsyncram_ldr3.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_ldr3.tdf                               ;         ;
; db/altsyncram_73d1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_73d1.tdf                               ;         ;
; db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif             ;         ;
; db/decode_msa.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/decode_msa.tdf                                    ;         ;
; db/decode_f8a.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/decode_f8a.tdf                                    ;         ;
; db/mux_hob.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/mux_hob.tdf                                       ;         ;
; db/altsyncram_3ce1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_3ce1.tdf                               ;         ;
; lpm_mult.tdf                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                    ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                 ;         ;
; multcore.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                                    ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                    ;         ;
; altshift.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                    ;         ;
; db/mult_vct.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/mult_vct.tdf                                      ;         ;
; lpm_divide.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                  ;         ;
; abs_divider.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                 ;         ;
; sign_div_unsign.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                             ;         ;
; db/lpm_divide_icm.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/lpm_divide_icm.tdf                                ;         ;
; db/sign_div_unsign_7nh.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/sign_div_unsign_7nh.tdf                           ;         ;
; db/alt_u_div_2af.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/alt_u_div_2af.tdf                                 ;         ;
; db/add_sub_7pc.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/add_sub_7pc.tdf                                   ;         ;
; db/add_sub_8pc.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/add_sub_8pc.tdf                                   ;         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,417          ;
;                                             ;                ;
; Total combinational functions               ; 4948           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2980           ;
;     -- 3 input functions                    ; 963            ;
;     -- <=2 input functions                  ; 1005           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4229           ;
;     -- arithmetic mode                      ; 719            ;
;                                             ;                ;
; Total registers                             ; 1571           ;
;     -- Dedicated logic registers            ; 1571           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 128            ;
; Total memory bits                           ; 426112         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1608           ;
; Total fan-out                               ; 23835          ;
; Average fan-out                             ; 3.47           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                   ; Entity Name           ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |pdp8_top                                                 ; 4948 (35)           ; 1571 (24)                 ; 426112      ; 2            ; 0       ; 1         ; 128  ; 0            ; |pdp8_top                                                                                                                                                             ; pdp8_top              ; work         ;
;    |ANSITerm1:ANSITerm|                                   ; 2005 (10)           ; 492 (0)                   ; 32896       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm                                                                                                                                          ; ANSITerm1             ; work         ;
;       |ANSIDisplayVGA:ANSIDisplay|                        ; 974 (796)           ; 203 (203)                 ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay                                                                                                               ; ANSIDisplayVGA        ; work         ;
;          |DisplayRam2K:\GEN_2KRAM:dispCharRam|            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                           ; DisplayRam2K          ; work         ;
;             |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                           ; altsyncram            ; work         ;
;                |altsyncram_ldr3:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated            ; altsyncram_ldr3       ; work         ;
;          |SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom                                                                ; SansBoldRomReduced    ; work         ;
;             |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component                                ; altsyncram            ; work         ;
;                |altsyncram_irt3:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated ; altsyncram_irt3       ; work         ;
;          |lpm_divide:Mod0|                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0                                                                                               ; lpm_divide            ; work         ;
;             |lpm_divide_icm:auto_generated|               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                 ; lpm_divide_icm        ; work         ;
;                |sign_div_unsign_7nh:divider|              ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                     ; sign_div_unsign_7nh   ; work         ;
;                   |alt_u_div_2af:divider|                 ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider               ; alt_u_div_2af         ; work         ;
;          |lpm_divide:Mod1|                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1                                                                                               ; lpm_divide            ; work         ;
;             |lpm_divide_icm:auto_generated|               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                 ; lpm_divide_icm        ; work         ;
;                |sign_div_unsign_7nh:divider|              ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                     ; sign_div_unsign_7nh   ; work         ;
;                   |alt_u_div_2af:divider|                 ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider               ; alt_u_div_2af         ; work         ;
;       |BaudRate6850:BAUDRATEGEN|                          ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|BaudRate6850:BAUDRATEGEN                                                                                                                 ; BaudRate6850          ; work         ;
;       |IOP16:IOP16|                                       ; 207 (120)           ; 85 (18)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16                                                                                                                              ; IOP16                 ; work         ;
;          |GrayCounter:greyLow|                            ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow                                                                                                          ; GrayCounter           ; work         ;
;          |IOP_ROM:\GEN_512W_INST_ROM:IopRom|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom                                                                                            ; IOP_ROM               ; work         ;
;             |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component                                                            ; altsyncram            ; work         ;
;                |altsyncram_0004:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated                             ; altsyncram_0004       ; work         ;
;          |RegFile8x8:RegFile|                             ; 84 (84)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile                                                                                                           ; RegFile8x8            ; work         ;
;       |Wrap_Keyboard:KEYBOARD|                            ; 661 (5)             ; 95 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD                                                                                                                   ; Wrap_Keyboard         ; work         ;
;          |ps2_keyboard_to_ascii:ps2Keyboard|              ; 656 (593)           ; 86 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard                                                                                 ; ps2_keyboard_to_ascii ; work         ;
;             |ps2_keyboard:ps2_keyboard_0|                 ; 63 (21)             ; 58 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0                                                     ; ps2_keyboard          ; work         ;
;                |debounce:debounce_ps2_clk|                ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk                           ; debounce              ; work         ;
;                |debounce:debounce_ps2_data|               ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data                          ; debounce              ; work         ;
;       |bufferedUART:UART|                                 ; 137 (137)           ; 93 (93)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART                                                                                                                        ; bufferedUART          ; work         ;
;          |altsyncram:rxBuffer_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                              ; altsyncram            ; work         ;
;             |altsyncram_3ce1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                               ; altsyncram_3ce1       ; work         ;
;    |debounceSW:debounceDeposit|                           ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|debounceSW:debounceDeposit                                                                                                                                  ; debounceSW            ; work         ;
;    |debounceSW:debounceDispSel|                           ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|debounceSW:debounceDispSel                                                                                                                                  ; debounceSW            ; work         ;
;    |debounceSW:debounceExamine|                           ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|debounceSW:debounceExamine                                                                                                                                  ; debounceSW            ; work         ;
;    |debounceSW:debounceLoadAC|                            ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|debounceSW:debounceLoadAC                                                                                                                                   ; debounceSW            ; work         ;
;    |debounceSW:debounceReset|                             ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|debounceSW:debounceReset                                                                                                                                    ; debounceSW            ; work         ;
;    |debounceSW:debounceStep|                              ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|debounceSW:debounceStep                                                                                                                                     ; debounceSW            ; work         ;
;    |ePDP8:iPDP8|                                          ; 2890 (1)            ; 1025 (0)                  ; 393216      ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8                                                                                                                                                 ; ePDP8                 ; work         ;
;       |eBUSMUX:iBUSMUX|                                   ; 121 (121)           ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX                                                                                                                                 ; eBUSMUX               ; work         ;
;       |eCPU:iCPU|                                         ; 1265 (526)          ; 295 (141)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU                                                                                                                                       ; eCPU                  ; work         ;
;          |eALU:iALU|                                      ; 342 (342)           ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eALU:iALU                                                                                                                             ; eALU                  ; work         ;
;          |eDF:iDF|                                        ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eDF:iDF                                                                                                                               ; eDF                   ; work         ;
;          |eEAE:iEAE|                                      ; 24 (24)             ; 24 (24)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE                                                                                                                             ; eEAE                  ; work         ;
;             |lpm_mult:Mult0|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|lpm_mult:Mult0                                                                                                              ; lpm_mult              ; work         ;
;                |mult_vct:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|lpm_mult:Mult0|mult_vct:auto_generated                                                                                      ; mult_vct              ; work         ;
;          |eEMODE:iEMODE|                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE                                                                                                                         ; eEMODE                ; work         ;
;          |eGTF:iGTF|                                      ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eGTF:iGTF                                                                                                                             ; eGTF                  ; work         ;
;          |eHLTTRP:iHLTTRP|                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eHLTTRP:iHLTTRP                                                                                                                       ; eHLTTRP               ; work         ;
;          |eIB:iIB|                                        ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIB:iIB                                                                                                                               ; eIB                   ; work         ;
;          |eID:iID|                                        ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eID:iID                                                                                                                               ; eID                   ; work         ;
;          |eIE:iIE|                                        ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIE:iIE                                                                                                                               ; eIE                   ; work         ;
;          |eIF:iIF|                                        ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIF:iIF                                                                                                                               ; eIF                   ; work         ;
;          |eII:iII|                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eII:iII                                                                                                                               ; eII                   ; work         ;
;          |eIR:iIR|                                        ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIR:iIR                                                                                                                               ; eIR                   ; work         ;
;          |eMA:iMA|                                        ; 78 (78)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMA:iMA                                                                                                                               ; eMA                   ; work         ;
;          |eMB:iMB|                                        ; 60 (60)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMB:iMB                                                                                                                               ; eMB                   ; work         ;
;          |eMQ:iMQ|                                        ; 79 (79)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ                                                                                                                               ; eMQ                   ; work         ;
;          |eMQA:iMQA|                                      ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA                                                                                                                             ; eMQA                  ; work         ;
;          |ePC:iPC|                                        ; 56 (56)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ePC:iPC                                                                                                                               ; ePC                   ; work         ;
;          |eSF:iSF|                                        ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eSF:iSF                                                                                                                               ; eSF                   ; work         ;
;          |eSR:iSR|                                        ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eSR:iSR                                                                                                                               ; eSR                   ; work         ;
;          |eUB:iUB|                                        ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eUB:iUB                                                                                                                               ; eUB                   ; work         ;
;          |eUF:iUF|                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eUF:iUF                                                                                                                               ; eUF                   ; work         ;
;          |eUSRTRP:iUSRTRP|                                ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP                                                                                                                       ; eUSRTRP               ; work         ;
;          |eXMA:iXMA|                                      ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA                                                                                                                             ; eXMA                  ; work         ;
;          |eeSC:iSC|                                       ; 37 (37)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC                                                                                                                              ; eeSC                  ; work         ;
;       |eDK8E:iRTC|                                        ; 43 (43)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eDK8E:iRTC                                                                                                                                      ; eDK8E                 ; work         ;
;       |eKC8E:iPANEL|                                      ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKC8E:iPANEL                                                                                                                                    ; eKC8E                 ; work         ;
;       |eKL8E:iTTY1|                                       ; 83 (0)              ; 74 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1                                                                                                                                     ; eKL8E                 ; work         ;
;          |eKL8E_RX:iKL8E_RX|                              ; 31 (6)              ; 36 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX                                                                                                                   ; eKL8E_RX              ; work         ;
;             |eUART_RX:iUART_RX|                           ; 25 (25)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX                                                                                                 ; eUART_RX              ; work         ;
;          |eKL8E_TX:iKL8E_TX|                              ; 28 (6)              ; 25 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX                                                                                                                   ; eKL8E_TX              ; work         ;
;             |eUART_TX:iUART_TX|                           ; 22 (22)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX                                                                                                 ; eUART_TX              ; work         ;
;          |eUART_BRG:iKL8E_BRG|                            ; 24 (24)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG                                                                                                                 ; eUART_BRG             ; work         ;
;       |eKL8E:iTTY2|                                       ; 53 (0)              ; 53 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2                                                                                                                                     ; eKL8E                 ; work         ;
;          |eKL8E_RX:iKL8E_RX|                              ; 34 (8)              ; 36 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX                                                                                                                   ; eKL8E_RX              ; work         ;
;             |eUART_RX:iUART_RX|                           ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX                                                                                                 ; eUART_RX              ; work         ;
;          |eKL8E_TX:iKL8E_TX|                              ; 19 (3)              ; 17 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX                                                                                                                   ; eKL8E_TX              ; work         ;
;             |eUART_TX:iUART_TX|                           ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX                                                                                                 ; eUART_TX              ; work         ;
;       |eMS8C:iRAM|                                        ; 25 (0)              ; 2 (0)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eMS8C:iRAM                                                                                                                                      ; eMS8C                 ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 25 (0)              ; 2 (0)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0                                                                                                                 ; altsyncram            ; work         ;
;             |altsyncram_73d1:auto_generated|              ; 25 (0)              ; 2 (2)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated                                                                                  ; altsyncram_73d1       ; work         ;
;                |decode_f8a:rden_decode|                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|decode_f8a:rden_decode                                                           ; decode_f8a            ; work         ;
;                |decode_msa:decode3|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|decode_msa:decode3                                                               ; decode_msa            ; work         ;
;                |mux_hob:mux2|                             ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|mux_hob:mux2                                                                     ; mux_hob               ; work         ;
;       |eRK8E:iDISK|                                       ; 1243 (246)          ; 566 (118)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK                                                                                                                                     ; eRK8E                 ; work         ;
;          |eRK05:iRK05_0|                                  ; 88 (88)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0                                                                                                                       ; eRK05                 ; work         ;
;          |eRK05:iRK05_1|                                  ; 90 (90)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1                                                                                                                       ; eRK05                 ; work         ;
;          |eRK05:iRK05_2|                                  ; 89 (89)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2                                                                                                                       ; eRK05                 ; work         ;
;          |eRK05:iRK05_3|                                  ; 89 (89)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3                                                                                                                       ; eRK05                 ; work         ;
;          |eSD:iSD|                                        ; 641 (604)           ; 197 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD                                                                                                                             ; eSD                   ; work         ;
;             |eSDSPI:iSDSPI|                               ; 37 (37)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI                                                                                                               ; eSDSPI                ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+
; Name                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                   ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; ./ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX      ;
; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192   ; ./ANSITerm/IOP16/IOP16_ASSEMBLER/PDP_Term/PDP_Term.mif ;
; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                   ;
; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Single Port      ; 32768        ; 12           ; --           ; --           ; 393216 ; db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|sdOP                     ;
+----------------+-------------+-------------+----------------+--------------+
; Name           ; sdOP.sdopWR ; sdOP.sdopRD ; sdOP.sdopABORT ; sdOP.sdopNOP ;
+----------------+-------------+-------------+----------------+--------------+
; sdOP.sdopNOP   ; 0           ; 0           ; 0              ; 0            ;
; sdOP.sdopABORT ; 0           ; 0           ; 1              ; 1            ;
; sdOP.sdopRD    ; 0           ; 1           ; 0              ; 1            ;
; sdOP.sdopWR    ; 1           ; 0           ; 0              ; 1            ;
+----------------+-------------+-------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3]                                                                                                                               ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+
; Name                   ; rk05OP[3].rk05opWRITE ; rk05OP[3].rk05opREAD ; rk05OP[3].rk05opWRPROT ; rk05OP[3].rk05opSEEK ; rk05OP[3].rk05opRECAL ; rk05OP[3].rk05opNOP ; rk05OP[3].rk05opCLR ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+
; rk05OP[3].rk05opCLR    ; 0                     ; 0                    ; 0                      ; 0                    ; 0                     ; 0                   ; 0                   ;
; rk05OP[3].rk05opNOP    ; 0                     ; 0                    ; 0                      ; 0                    ; 0                     ; 1                   ; 1                   ;
; rk05OP[3].rk05opRECAL  ; 0                     ; 0                    ; 0                      ; 0                    ; 1                     ; 0                   ; 1                   ;
; rk05OP[3].rk05opSEEK   ; 0                     ; 0                    ; 0                      ; 1                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[3].rk05opWRPROT ; 0                     ; 0                    ; 1                      ; 0                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[3].rk05opREAD   ; 0                     ; 1                    ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[3].rk05opWRITE  ; 1                     ; 0                    ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2]                                                                                                                               ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+
; Name                   ; rk05OP[2].rk05opWRITE ; rk05OP[2].rk05opREAD ; rk05OP[2].rk05opWRPROT ; rk05OP[2].rk05opSEEK ; rk05OP[2].rk05opRECAL ; rk05OP[2].rk05opNOP ; rk05OP[2].rk05opCLR ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+
; rk05OP[2].rk05opCLR    ; 0                     ; 0                    ; 0                      ; 0                    ; 0                     ; 0                   ; 0                   ;
; rk05OP[2].rk05opNOP    ; 0                     ; 0                    ; 0                      ; 0                    ; 0                     ; 1                   ; 1                   ;
; rk05OP[2].rk05opRECAL  ; 0                     ; 0                    ; 0                      ; 0                    ; 1                     ; 0                   ; 1                   ;
; rk05OP[2].rk05opSEEK   ; 0                     ; 0                    ; 0                      ; 1                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[2].rk05opWRPROT ; 0                     ; 0                    ; 1                      ; 0                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[2].rk05opREAD   ; 0                     ; 1                    ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[2].rk05opWRITE  ; 1                     ; 0                    ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1]                                                                                                                               ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+
; Name                   ; rk05OP[1].rk05opWRITE ; rk05OP[1].rk05opREAD ; rk05OP[1].rk05opWRPROT ; rk05OP[1].rk05opSEEK ; rk05OP[1].rk05opRECAL ; rk05OP[1].rk05opNOP ; rk05OP[1].rk05opCLR ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+
; rk05OP[1].rk05opCLR    ; 0                     ; 0                    ; 0                      ; 0                    ; 0                     ; 0                   ; 0                   ;
; rk05OP[1].rk05opNOP    ; 0                     ; 0                    ; 0                      ; 0                    ; 0                     ; 1                   ; 1                   ;
; rk05OP[1].rk05opRECAL  ; 0                     ; 0                    ; 0                      ; 0                    ; 1                     ; 0                   ; 1                   ;
; rk05OP[1].rk05opSEEK   ; 0                     ; 0                    ; 0                      ; 1                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[1].rk05opWRPROT ; 0                     ; 0                    ; 1                      ; 0                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[1].rk05opREAD   ; 0                     ; 1                    ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[1].rk05opWRITE  ; 1                     ; 0                    ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0]                                                                                                                               ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+
; Name                   ; rk05OP[0].rk05opWRITE ; rk05OP[0].rk05opREAD ; rk05OP[0].rk05opWRPROT ; rk05OP[0].rk05opSEEK ; rk05OP[0].rk05opRECAL ; rk05OP[0].rk05opNOP ; rk05OP[0].rk05opCLR ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+
; rk05OP[0].rk05opCLR    ; 0                     ; 0                    ; 0                      ; 0                    ; 0                     ; 0                   ; 0                   ;
; rk05OP[0].rk05opNOP    ; 0                     ; 0                    ; 0                      ; 0                    ; 0                     ; 1                   ; 1                   ;
; rk05OP[0].rk05opRECAL  ; 0                     ; 0                    ; 0                      ; 0                    ; 1                     ; 0                   ; 1                   ;
; rk05OP[0].rk05opSEEK   ; 0                     ; 0                    ; 0                      ; 1                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[0].rk05opWRPROT ; 0                     ; 0                    ; 1                      ; 0                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[0].rk05opREAD   ; 0                     ; 1                    ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ;
; rk05OP[0].rk05opWRITE  ; 1                     ; 0                    ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ;
+------------------------+-----------------------+----------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopSTE                    ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; bitopSTE.bitopNOP ; bitopSTE.bitopSET ; bitopSTE.bitopCLR ;
+-------------------+-------------------+-------------------+-------------------+
; bitopSTE.bitopCLR ; 0                 ; 0                 ; 0                 ;
; bitopSTE.bitopSET ; 0                 ; 1                 ; 1                 ;
; bitopSTE.bitopNOP ; 1                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopWLE                    ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; bitopWLE.bitopNOP ; bitopWLE.bitopSET ; bitopWLE.bitopCLR ;
+-------------------+-------------------+-------------------+-------------------+
; bitopWLE.bitopCLR ; 0                 ; 0                 ; 0                 ;
; bitopWLE.bitopSET ; 0                 ; 1                 ; 1                 ;
; bitopWLE.bitopNOP ; 1                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopTME                    ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; bitopTME.bitopNOP ; bitopTME.bitopSET ; bitopTME.bitopCLR ;
+-------------------+-------------------+-------------------+-------------------+
; bitopTME.bitopCLR ; 0                 ; 0                 ; 0                 ;
; bitopTME.bitopSET ; 0                 ; 1                 ; 1                 ;
; bitopTME.bitopNOP ; 1                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY                       ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; bitopBUSY.bitopNOP ; bitopBUSY.bitopSET ; bitopBUSY.bitopCLR ;
+--------------------+--------------------+--------------------+--------------------+
; bitopBUSY.bitopCLR ; 0                  ; 0                  ; 0                  ;
; bitopBUSY.bitopSET ; 0                  ; 1                  ; 1                  ;
; bitopBUSY.bitopNOP ; 1                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopFNR                    ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; bitopFNR.bitopNOP ; bitopFNR.bitopSET ; bitopFNR.bitopCLR ;
+-------------------+-------------------+-------------------+-------------------+
; bitopFNR.bitopCLR ; 0                 ; 0                 ; 0                 ;
; bitopFNR.bitopSET ; 0                 ; 1                 ; 1                 ;
; bitopFNR.bitopNOP ; 1                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopMOT                    ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; bitopMOT.bitopNOP ; bitopMOT.bitopSET ; bitopMOT.bitopCLR ;
+-------------------+-------------------+-------------------+-------------------+
; bitopMOT.bitopCLR ; 0                 ; 0                 ; 0                 ;
; bitopMOT.bitopSET ; 0                 ; 1                 ; 1                 ;
; bitopMOT.bitopNOP ; 1                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopDONE                       ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; bitopDONE.bitopNOP ; bitopDONE.bitopSET ; bitopDONE.bitopCLR ;
+--------------------+--------------------+--------------------+--------------------+
; bitopDONE.bitopCLR ; 0                  ; 0                  ; 0                  ;
; bitopDONE.bitopSET ; 0                  ; 1                  ; 1                  ;
; bitopDONE.bitopNOP ; 1                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-------------------+-------------------+-----------------+-----------------+-----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+
; Name               ; state.stateRWFAIL ; state.stateINFAIL ; state.stateDONE ; state.stateIDLE ; state.stateFINI ; state.stateWRITE16 ; state.stateWRITE15 ; state.stateWRITE14 ; state.stateWRITE13 ; state.stateWRITE12 ; state.stateWRITE11 ; state.stateWRITE10 ; state.stateWRITE09 ; state.stateWRITE08 ; state.stateWRITE07 ; state.stateWRITE06 ; state.stateWRITE05 ; state.stateWRITE04 ; state.stateWRITE03 ; state.stateWRITE02 ; state.stateWRITE01 ; state.stateWRITE00 ; state.stateREAD09 ; state.stateREAD08 ; state.stateREAD07 ; state.stateREAD06 ; state.stateREAD05 ; state.stateREAD04 ; state.stateREAD03 ; state.stateREAD02 ; state.stateREAD01 ; state.stateREAD00 ; state.stateINIT17 ; state.stateINIT16 ; state.stateINIT15 ; state.stateINIT14 ; state.stateINIT13 ; state.stateINIT12 ; state.stateINIT11 ; state.stateINIT10 ; state.stateINIT09 ; state.stateINIT08 ; state.stateINIT07 ; state.stateINIT06 ; state.stateINIT05 ; state.stateINIT04 ; state.stateINIT03 ; state.stateINIT02 ; state.stateINIT01 ; state.stateINIT00 ; state.stateRESET ;
+--------------------+-------------------+-------------------+-----------------+-----------------+-----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+
; state.stateRESET   ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ;
; state.stateINIT00  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                ;
; state.stateINIT01  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                ;
; state.stateINIT02  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT03  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT04  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT05  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT06  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT07  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT08  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT09  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT10  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT11  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT12  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT13  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT14  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT15  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT16  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINIT17  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD00  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD01  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD02  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD03  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD04  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD05  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD06  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD07  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD08  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateREAD09  ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE00 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE01 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE02 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE03 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE04 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE05 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE06 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE07 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE08 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE09 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE10 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE11 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE12 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE13 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE14 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE15 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateWRITE16 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateFINI    ; 0                 ; 0                 ; 0               ; 0               ; 1               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateIDLE    ; 0                 ; 0                 ; 0               ; 1               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateDONE    ; 0                 ; 0                 ; 1               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateINFAIL  ; 0                 ; 1                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.stateRWFAIL  ; 1                 ; 0                 ; 0               ; 0               ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
+--------------------+-------------------+-------------------+-----------------+-----------------+-----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE                                                                                                                     ;
+-----------------------+-----------------------+-----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+
; Name                  ; sdSTATE.sdstateRWFAIL ; sdSTATE.sdstateINFAIL ; sdSTATE.sdstateDONE ; sdSTATE.sdstateWRITE ; sdSTATE.sdstateREAD ; sdSTATE.sdstateREADY ; sdSTATE.sdstateINIT ;
+-----------------------+-----------------------+-----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+
; sdSTATE.sdstateINIT   ; 0                     ; 0                     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ;
; sdSTATE.sdstateREADY  ; 0                     ; 0                     ; 0                   ; 0                    ; 0                   ; 1                    ; 1                   ;
; sdSTATE.sdstateREAD   ; 0                     ; 0                     ; 0                   ; 0                    ; 1                   ; 0                    ; 1                   ;
; sdSTATE.sdstateWRITE  ; 0                     ; 0                     ; 0                   ; 1                    ; 0                   ; 0                    ; 1                   ;
; sdSTATE.sdstateDONE   ; 0                     ; 0                     ; 1                   ; 0                    ; 0                   ; 0                    ; 1                   ;
; sdSTATE.sdstateINFAIL ; 0                     ; 1                     ; 0                   ; 0                    ; 0                   ; 0                    ; 1                   ;
; sdSTATE.sdstateRWFAIL ; 1                     ; 0                     ; 0                   ; 0                    ; 0                   ; 0                    ; 1                   ;
+-----------------------+-----------------------+-----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiOP                                          ;
+---------------+-------------+---------------+---------------+--------------+--------------+--------------+
; Name          ; spiOP.spiTR ; spiOP.spiSLOW ; spiOP.spiFAST ; spiOP.spiCSH ; spiOP.spiCSL ; spiOP.spiNOP ;
+---------------+-------------+---------------+---------------+--------------+--------------+--------------+
; spiOP.spiNOP  ; 0           ; 0             ; 0             ; 0            ; 0            ; 0            ;
; spiOP.spiCSL  ; 0           ; 0             ; 0             ; 0            ; 1            ; 1            ;
; spiOP.spiCSH  ; 0           ; 0             ; 0             ; 1            ; 0            ; 1            ;
; spiOP.spiFAST ; 0           ; 0             ; 1             ; 0            ; 0            ; 1            ;
; spiOP.spiSLOW ; 0           ; 1             ; 0             ; 0            ; 0            ; 1            ;
; spiOP.spiTR   ; 1           ; 0             ; 0             ; 0            ; 0            ; 1            ;
+---------------+-------------+---------------+---------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|state                                             ;
+------------------+----------------+----------------+----------------+----------------+-----------------+------------------+
; Name             ; state.stateTXN ; state.stateTXM ; state.stateTXL ; state.stateTXH ; state.stateIDLE ; state.stateRESET ;
+------------------+----------------+----------------+----------------+----------------+-----------------+------------------+
; state.stateRESET ; 0              ; 0              ; 0              ; 0              ; 0               ; 0                ;
; state.stateIDLE  ; 0              ; 0              ; 0              ; 0              ; 1               ; 1                ;
; state.stateTXH   ; 0              ; 0              ; 0              ; 1              ; 0               ; 1                ;
; state.stateTXL   ; 0              ; 0              ; 1              ; 0              ; 0               ; 1                ;
; state.stateTXM   ; 0              ; 1              ; 0              ; 0              ; 0               ; 1                ;
; state.stateTXN   ; 1              ; 0              ; 0              ; 0              ; 0               ; 1                ;
+------------------+----------------+----------------+----------------+----------------+-----------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP       ;
+----------------+-------------+-------------+----------------+--------------+
; Name           ; sdOP.sdopWR ; sdOP.sdopRD ; sdOP.sdopABORT ; sdOP.sdopNOP ;
+----------------+-------------+-------------+----------------+--------------+
; sdOP.sdopNOP   ; 0           ; 0           ; 0              ; 0            ;
; sdOP.sdopABORT ; 0           ; 0           ; 1              ; 1            ;
; sdOP.sdopRD    ; 0           ; 1           ; 0              ; 1            ;
; sdOP.sdopWR    ; 1           ; 0           ; 0              ; 1            ;
+----------------+-------------+-------------+----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state                                                     ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; Name                ; state.stateDONE ; state.stateWaitRDWR ; state.stateSeekRDWR ; state.stateSeekONLY ; state.stateIDLE ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; state.stateIDLE     ; 0               ; 0                   ; 0                   ; 0                   ; 0               ;
; state.stateSeekONLY ; 0               ; 0                   ; 0                   ; 1                   ; 1               ;
; state.stateSeekRDWR ; 0               ; 0                   ; 1                   ; 0                   ; 1               ;
; state.stateWaitRDWR ; 0               ; 1                   ; 0                   ; 0                   ; 1               ;
; state.stateDONE     ; 1               ; 0                   ; 0                   ; 0                   ; 1               ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP       ;
+----------------+-------------+-------------+----------------+--------------+
; Name           ; sdOP.sdopWR ; sdOP.sdopRD ; sdOP.sdopABORT ; sdOP.sdopNOP ;
+----------------+-------------+-------------+----------------+--------------+
; sdOP.sdopNOP   ; 0           ; 0           ; 0              ; 0            ;
; sdOP.sdopABORT ; 0           ; 0           ; 1              ; 1            ;
; sdOP.sdopRD    ; 0           ; 1           ; 0              ; 1            ;
; sdOP.sdopWR    ; 1           ; 0           ; 0              ; 1            ;
+----------------+-------------+-------------+----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state                                                     ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; Name                ; state.stateDONE ; state.stateWaitRDWR ; state.stateSeekRDWR ; state.stateSeekONLY ; state.stateIDLE ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; state.stateIDLE     ; 0               ; 0                   ; 0                   ; 0                   ; 0               ;
; state.stateSeekONLY ; 0               ; 0                   ; 0                   ; 1                   ; 1               ;
; state.stateSeekRDWR ; 0               ; 0                   ; 1                   ; 0                   ; 1               ;
; state.stateWaitRDWR ; 0               ; 1                   ; 0                   ; 0                   ; 1               ;
; state.stateDONE     ; 1               ; 0                   ; 0                   ; 0                   ; 1               ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP       ;
+----------------+-------------+-------------+----------------+--------------+
; Name           ; sdOP.sdopWR ; sdOP.sdopRD ; sdOP.sdopABORT ; sdOP.sdopNOP ;
+----------------+-------------+-------------+----------------+--------------+
; sdOP.sdopNOP   ; 0           ; 0           ; 0              ; 0            ;
; sdOP.sdopABORT ; 0           ; 0           ; 1              ; 1            ;
; sdOP.sdopRD    ; 0           ; 1           ; 0              ; 1            ;
; sdOP.sdopWR    ; 1           ; 0           ; 0              ; 1            ;
+----------------+-------------+-------------+----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state                                                     ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; Name                ; state.stateDONE ; state.stateWaitRDWR ; state.stateSeekRDWR ; state.stateSeekONLY ; state.stateIDLE ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; state.stateIDLE     ; 0               ; 0                   ; 0                   ; 0                   ; 0               ;
; state.stateSeekONLY ; 0               ; 0                   ; 0                   ; 1                   ; 1               ;
; state.stateSeekRDWR ; 0               ; 0                   ; 1                   ; 0                   ; 1               ;
; state.stateWaitRDWR ; 0               ; 1                   ; 0                   ; 0                   ; 1               ;
; state.stateDONE     ; 1               ; 0                   ; 0                   ; 0                   ; 1               ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP       ;
+----------------+-------------+-------------+----------------+--------------+
; Name           ; sdOP.sdopWR ; sdOP.sdopRD ; sdOP.sdopABORT ; sdOP.sdopNOP ;
+----------------+-------------+-------------+----------------+--------------+
; sdOP.sdopNOP   ; 0           ; 0           ; 0              ; 0            ;
; sdOP.sdopABORT ; 0           ; 0           ; 1              ; 1            ;
; sdOP.sdopRD    ; 0           ; 1           ; 0              ; 1            ;
; sdOP.sdopWR    ; 1           ; 0           ; 0              ; 1            ;
+----------------+-------------+-------------+----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state                                                     ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; Name                ; state.stateDONE ; state.stateWaitRDWR ; state.stateSeekRDWR ; state.stateSeekONLY ; state.stateIDLE ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; state.stateIDLE     ; 0               ; 0                   ; 0                   ; 0                   ; 0               ;
; state.stateSeekONLY ; 0               ; 0                   ; 0                   ; 1                   ; 1               ;
; state.stateSeekRDWR ; 0               ; 0                   ; 1                   ; 0                   ; 1               ;
; state.stateWaitRDWR ; 0               ; 1                   ; 0                   ; 0                   ; 1               ;
; state.stateDONE     ; 1               ; 0                   ; 0                   ; 0                   ; 1               ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-----------------+-----------------+-------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------+----------------------+------------------------+-------------------+--------------------+---------------------+---------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+----------------------------+----------------------------+--------------------+--------------------+-----------------------------+------------------+---------------------+---------------------+---------------------+-----------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------+--------------------+-----------------+-----------------+--------------------+--------------------+----------------+----------------------+-----------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------------+-------------------+----------------------+----------------------+---------------------+-----------------+------------------+
; Name                         ; state.stateLALA ; state.stateDone ; state.stateEAEdst ; state.stateEAEreadDADdata1 ; state.stateEAEreadDADdata0 ; state.stateEAEreadDADaddr1 ; state.stateEAEreadDADaddr0 ; state.stateEAEmuy ; state.stateEAEsubDVI ; state.stateEAEshiftDVI ; state.stateEAEnmi ; state.stateEAEwait ; state.stateEAEshift ; state.stateEAEindReadData ; state.stateEAEindReadAddr ; state.stateEAEindWrite ; state.stateEAEfetchData ; state.stateEAEfetchAddr ; state.stateHaltDone ; state.stateExamineReadData ; state.stateExamineReadAddr ; state.stateExamine ; state.stateDeposit ; state.stateDepositWriteData ; state.stateClear ; state.stateLoadEXTD ; state.stateLoadADDR ; state.stateContinue ; state.stateHalt ; state.stateOprGroup3Seq3 ; state.stateOprGroup2Seq2 ; state.stateOprGroup1Seq4 ; state.stateOprGroup1Seq3 ; state.stateRTNdata ; state.stateRTNaddr ; state.stateRTN2 ; state.stateRTN1 ; state.statePOPdata ; state.statePOPaddr ; state.stateIOT ; state.stateIOTdecode ; state.stateMRIexecute ; state.stateMRIreadIndData ; state.stateMRIreadIncAddr ; state.stateMRIreadDataIND ; state.stateMRIreadAddr ; state.stateDecodeInstruction ; state.stateLoadIR ; state.stateFetchData ; state.stateFetchAddr ; state.stateCheckReq ; state.stateInit ; state.stateReset ;
+------------------------------+-----------------+-----------------+-------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------+----------------------+------------------------+-------------------+--------------------+---------------------+---------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+----------------------------+----------------------------+--------------------+--------------------+-----------------------------+------------------+---------------------+---------------------+---------------------+-----------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------+--------------------+-----------------+-----------------+--------------------+--------------------+----------------+----------------------+-----------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------------+-------------------+----------------------+----------------------+---------------------+-----------------+------------------+
; state.stateReset             ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 0                ;
; state.stateInit              ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 1               ; 1                ;
; state.stateCheckReq          ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 1                   ; 0               ; 1                ;
; state.stateFetchAddr         ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 1                    ; 0                   ; 0               ; 1                ;
; state.stateFetchData         ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 1                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateLoadIR            ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 1                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateDecodeInstruction ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 1                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateMRIreadAddr       ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 1                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateMRIreadDataIND    ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 1                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateMRIreadIncAddr    ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 1                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateMRIreadIndData    ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 1                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateMRIexecute        ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 1                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateIOTdecode         ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 1                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateIOT               ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 1              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.statePOPaddr           ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 1                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.statePOPdata           ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 1                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateRTN1              ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 1               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateRTN2              ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 1               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateRTNaddr           ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 1                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateRTNdata           ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 1                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateOprGroup1Seq3     ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 1                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateOprGroup1Seq4     ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 1                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateOprGroup2Seq2     ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 1                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateOprGroup3Seq3     ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 1                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateHalt              ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 1               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateContinue          ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 1                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateLoadADDR          ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 1                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateLoadEXTD          ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 1                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateClear             ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 1                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateDepositWriteData  ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 1                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateDeposit           ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 1                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateExamine           ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 1                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateExamineReadAddr   ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 1                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateExamineReadData   ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 1                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateHaltDone          ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 1                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEfetchAddr      ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 1                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEfetchData      ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 1                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEindWrite       ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 1                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEindReadAddr    ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 1                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEindReadData    ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 1                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEshift          ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 1                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEwait           ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 1                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEnmi            ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 1                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEshiftDVI       ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 1                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEsubDVI         ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 1                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEmuy            ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 1                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEreadDADaddr0   ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 1                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEreadDADaddr1   ; 0               ; 0               ; 0                 ; 0                          ; 0                          ; 1                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEreadDADdata0   ; 0               ; 0               ; 0                 ; 0                          ; 1                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEreadDADdata1   ; 0               ; 0               ; 0                 ; 1                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateEAEdst            ; 0               ; 0               ; 1                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateDone              ; 0               ; 1               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
; state.stateLALA              ; 1               ; 0               ; 0                 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                 ; 0                    ; 0                      ; 0                 ; 0                  ; 0                   ; 0                         ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                          ; 0                          ; 0                  ; 0                  ; 0                           ; 0                ; 0                   ; 0                   ; 0                   ; 0               ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ; 0                  ; 0               ; 0               ; 0                  ; 0                  ; 0              ; 0                    ; 0                     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                            ; 0                 ; 0                    ; 0                    ; 0                   ; 0               ; 1                ;
+------------------------------+-----------------+-----------------+-------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------+----------------------+------------------------+-------------------+--------------------+---------------------+---------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+----------------------------+----------------------------+--------------------+--------------------+-----------------------------+------------------+---------------------+---------------------+---------------------+-----------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------+--------------------+-----------------+-----------------+--------------------+--------------------+----------------+----------------------+-----------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------------+-------------------+----------------------+----------------------+---------------------+-----------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state                                                                                                                                                ;
+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+
; Name             ; state.stateDone ; state.stateStop1 ; state.stateBit7 ; state.stateBit6 ; state.stateBit5 ; state.stateBit4 ; state.stateBit3 ; state.stateBit2 ; state.stateBit1 ; state.stateBit0 ; state.stateStart ; state.stateIdle ;
+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+
; state.stateIdle  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ;
; state.stateStart ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                ; 1               ;
; state.stateBit0  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                ; 1               ;
; state.stateBit1  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                ; 1               ;
; state.stateBit2  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit3  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit4  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit5  ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit6  ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit7  ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateStop1 ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateDone  ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state                                                                                                                                               ;
+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+
; Name             ; state.stateDone ; state.stateStop ; state.stateBit7 ; state.stateBit6 ; state.stateBit5 ; state.stateBit4 ; state.stateBit3 ; state.stateBit2 ; state.stateBit1 ; state.stateBit0 ; state.stateStart ; state.stateIdle ;
+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+
; state.stateIdle  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ;
; state.stateStart ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                ; 1               ;
; state.stateBit0  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                ; 1               ;
; state.stateBit1  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                ; 1               ;
; state.stateBit2  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit3  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit4  ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit5  ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit6  ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit7  ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateStop  ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateDone  ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state                                                                                                                                                ;
+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+
; Name             ; state.stateDone ; state.stateStop1 ; state.stateBit7 ; state.stateBit6 ; state.stateBit5 ; state.stateBit4 ; state.stateBit3 ; state.stateBit2 ; state.stateBit1 ; state.stateBit0 ; state.stateStart ; state.stateIdle ;
+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+
; state.stateIdle  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ;
; state.stateStart ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                ; 1               ;
; state.stateBit0  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                ; 1               ;
; state.stateBit1  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                ; 1               ;
; state.stateBit2  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit3  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit4  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit5  ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit6  ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit7  ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateStop1 ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateDone  ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state                                                                                                                                               ;
+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+
; Name             ; state.stateDone ; state.stateStop ; state.stateBit7 ; state.stateBit6 ; state.stateBit5 ; state.stateBit4 ; state.stateBit3 ; state.stateBit2 ; state.stateBit1 ; state.stateBit0 ; state.stateStart ; state.stateIdle ;
+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+
; state.stateIdle  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ;
; state.stateStart ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                ; 1               ;
; state.stateBit0  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                ; 1               ;
; state.stateBit1  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                ; 1               ;
; state.stateBit2  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit3  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit4  ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit5  ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit6  ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateBit7  ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateStop  ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
; state.stateDone  ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ;
+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackSTATE ;
+---------------+---------------+--------------+-----------------+
; Name          ; ackSTATE.done ; ackSTATE.run ; ackSTATE.idle   ;
+---------------+---------------+--------------+-----------------+
; ackSTATE.idle ; 0             ; 0            ; 0               ;
; ackSTATE.run  ; 0             ; 1            ; 1               ;
; ackSTATE.done ; 1             ; 0            ; 1               ;
+---------------+---------------+--------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|txState ;
+-----------------+-----------------+-----------------+------------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle     ;
+-----------------+-----------------+-----------------+------------------+
; txState.idle    ; 0               ; 0               ; 0                ;
; txState.dataBit ; 0               ; 1               ; 1                ;
; txState.stopBit ; 1               ; 0               ; 1                ;
+-----------------+-----------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|rxState ;
+-----------------+-----------------+-----------------+------------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle     ;
+-----------------+-----------------+-----------------+------------------+
; rxState.idle    ; 0               ; 0               ; 0                ;
; rxState.dataBit ; 0               ; 1               ; 1                ;
; rxState.stopBit ; 1               ; 0               ; 1                ;
+-----------------+-----------------+-----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state ;
+-----------------+--------------+-----------------+----------------+-----------------------------------------+
; Name            ; state.output ; state.translate ; state.new_code ; state.ready                             ;
+-----------------+--------------+-----------------+----------------+-----------------------------------------+
; state.ready     ; 0            ; 0               ; 0              ; 0                                       ;
; state.new_code  ; 0            ; 0               ; 1              ; 1                                       ;
; state.translate ; 0            ; 1               ; 0              ; 1                                       ;
; state.output    ; 1            ; 0               ; 0              ; 1                                       ;
+-----------------+--------------+-----------------+----------------+-----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState                                                                                                                                                                                                                                                      ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|escState                                                                    ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; ePDP8:iPDP8|eCPU:iCPU|MD[11]                        ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[10]                        ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[9]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[8]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[7]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[6]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[5]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[4]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[3]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[2]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[1]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ePDP8:iPDP8|eCPU:iCPU|MD[0]                         ; ePDP8:iPDP8|eCPU:iCPU|rdb ; yes                    ;
; ANSITerm1:ANSITerm|IOP16:IOP16|w_zBit               ; GND                       ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                                             ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[0][0]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[0][1]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[0][2]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[0][3]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[0][4]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[0][5]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[0][6]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[0][7]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[5][0]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[5][1]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[5][2]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[5][3]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[5][4]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[5][5]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[5][6]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[5][7]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[0][0]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[0][1]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[0][2]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[0][3]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[0][4]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[0][5]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[0][6]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[0][7]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[5][0]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[5][1]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[5][2]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[5][3]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[5][4]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[5][5]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[5][6]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[5][7]                           ; Stuck at VCC due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.SC[0..6]                                 ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eDK8E:iRTC|clkCntREG[0..11]                                 ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eDK8E:iRTC|clkEnREG[0..11]                                  ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eDK8E:iRTC|clkBufREG[0..11]                                 ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eDK8E:iRTC|clkStatREG[0..11]                                ; Stuck at GND due to stuck port data_in                                         ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[0,2..6]           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[0]                               ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|curCYL[0..7]                      ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|curCYL[0..7]                      ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|curCYL[0..7]                      ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|curCYL[0..7]                      ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eCPU:iCPU|ePEX:iPEX|pexREG                                  ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eCPU:iCPU|ePDF:iPDF|pdfREG                                  ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eCPU:iCPU|eCTRLFF:iCTRLFF|ctrlffREG                         ; Lost fanout                                                                    ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|q_kbReadData[7]               ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[1..16]                 ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[0]                ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[18]                    ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]               ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[1..16,18]              ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[0]                ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[1..17]                 ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[0]                ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[1..18]                 ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[0]                ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|clkBR                       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|clkBR                  ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[0]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[0]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[1]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[1]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[2]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[2]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[3]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[3]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[4]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[4]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[5]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[5]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[6]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[6]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[7]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[7]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[8]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[8]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[9]                                 ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[9]                            ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[10]                                ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[10]                           ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2|spREG[11]                                ; Merged with ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[11]                           ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkdiv[2..5]              ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkdiv[1]            ;
; ePDP8:iPDP8|eCPU:iCPU|ePNLTRP:iPNLTRP|pnltrpREG                         ; Merged with ePDP8:iPDP8|eCPU:iCPU|eBTSTRP:iBTSTRP|btstrpREG                    ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[11]      ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[11] ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[10]      ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[10] ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[9]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[9]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[8]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[8]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[7]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[7]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[6]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[6]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[5]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[5]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[4]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[4]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[3]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[3]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[2]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[2]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[1]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[1]  ;
; ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[0]       ; Merged with ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[0]  ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][1]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][2]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][3]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][4]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][5]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][6]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][7]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[2][0]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[2][1]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[2][2]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[2][3]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[2][4]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[2][5]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[2][6]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[2][7]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[3][0]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[2..7]             ; Merged with ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[1]           ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[1..3]           ; Merged with ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[0]         ;
; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[1..16]                               ; Merged with ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[0]                              ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][1]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][2]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][3]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][4]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][5]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][6]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][7]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[2][0]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[2][1]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[2][2]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[2][3]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[2][4]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[2][5]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[2][6]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[2][7]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[3][0]                           ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                      ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[0]                     ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[0]                     ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[0]                     ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[0]                     ; Stuck at GND due to stuck port data_in                                         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[1]                ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1|spREG[0..11]                             ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|ePWRTRP:iPWRTRP|pwrtrpREG                         ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|eBTSTRP:iBTSTRP|btstrpREG                         ; Stuck at GND due to stuck port data_in                                         ;
; ANSITerm1:ANSITerm|BaudRate6850:BAUDRATEGEN|w_serialCount[0]            ; Merged with dig_counter[0]                                                     ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkdiv[0]                 ; Merged with ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkdiv[1]            ;
; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[0]                                   ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0]                           ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                           ; Stuck at GND due to stuck port data_in                                         ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelClockCount[1..3]     ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopCLR                               ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|bitopWLE.bitopCLR                               ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopCLR                               ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopCLR                              ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopCLR                               ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopCLR                               ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopCLR                              ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiOP.spiNOP                            ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiOP.spiFAST                           ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiOP.spiSLOW                           ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateREADY                    ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateREAD                     ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateWRITE                    ; Lost fanout                                                                    ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|escState.none             ; Lost fanout                                                                    ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|escState.processingParams ; Lost fanout                                                                    ;
; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadEXTD                               ; Merged with ePDP8:iPDP8|eCPU:iCPU|state.stateClear                             ;
; ePDP8:iPDP8|eCPU:iCPU|state.stateRTN1                                   ; Merged with ePDP8:iPDP8|eCPU:iCPU|state.statePOPaddr                           ;
; ePDP8:iPDP8|eCPU:iCPU|state.stateRTN2                                   ; Merged with ePDP8:iPDP8|eCPU:iCPU|state.statePOPaddr                           ;
; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opCLR                             ; Merged with ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR                        ;
; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opCLR                             ; Merged with ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR                        ;
; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opCLR                             ; Merged with ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR                        ;
; ePDP8:iPDP8|eCPU:iCPU|state.stateClear                                  ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|state.statePOPaddr                                ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|state.stateRTNaddr                                ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|state.statePOPdata                                ; Stuck at GND due to stuck port data_in                                         ;
; ePDP8:iPDP8|eCPU:iCPU|state.stateRTNdata                                ; Stuck at GND due to stuck port data_in                                         ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[0]              ; Stuck at GND due to stuck port data_in                                         ;
; ANSITerm1:ANSITerm|IOP16:IOP16|w_PC_out[9..11]                          ; Lost fanout                                                                    ;
; ANSITerm1:ANSITerm|IOP16:IOP16|w_rtnAddr[9..11]                         ; Lost fanout                                                                    ;
; Total Number of Removed Registers = 346                                 ;                                                                                ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+-----------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-----------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|w_PC_out[11]         ; Lost Fanouts              ; ANSITerm1:ANSITerm|IOP16:IOP16|w_PC_out[10],                                       ;
;                                                     ;                           ; ANSITerm1:ANSITerm|IOP16:IOP16|w_PC_out[9],                                        ;
;                                                     ;                           ; ANSITerm1:ANSITerm|IOP16:IOP16|w_rtnAddr[11],                                      ;
;                                                     ;                           ; ANSITerm1:ANSITerm|IOP16:IOP16|w_rtnAddr[10],                                      ;
;                                                     ;                           ; ANSITerm1:ANSITerm|IOP16:IOP16|w_rtnAddr[9]                                        ;
; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[0] ; Stuck at GND              ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[0],                                             ;
;                                                     ; due to stuck port data_in ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[1][0],                                     ;
;                                                     ;                           ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[1][0]                                      ;
; ePDP8:iPDP8|eCPU:iCPU|state.statePOPaddr            ; Stuck at GND              ; ePDP8:iPDP8|eCPU:iCPU|state.statePOPdata, ePDP8:iPDP8|eCPU:iCPU|state.stateRTNdata ;
;                                                     ; due to stuck port data_in ;                                                                                    ;
+-----------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1571  ;
; Number of registers using Synchronous Clear  ; 293   ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 1041  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 978   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                            ;
+-----------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------+---------+
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                           ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[0]                                          ; 1       ;
; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                              ; 3       ;
; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                              ; 3       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[1]                                          ; 1       ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorOn                                        ; 1       ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3]                                ; 13      ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0]                                ; 5       ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2]                                ; 5       ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1]                                ; 5       ;
; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                                                           ; 29      ;
; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                                                  ; 179     ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|rxd[0]                                          ; 3       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|rxd[3]                                          ; 5       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|rxd[1]                                          ; 4       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|rxd[2]                                          ; 4       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|rxd[4]                                          ; 6       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|rxd[5]                                          ; 9       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|rxd[6]                                          ; 8       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|rxd[7]                                          ; 19      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkdiv[1]                                       ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[2]                                          ; 1       ;
; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                         ; 5       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[2]                                                    ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[1]                                                    ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[0]                                                    ; 3       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[18]                                                   ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[17]                                                   ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[16]                                                   ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[15]                                                   ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[13]                                                   ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[8]                                                    ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[4]                                                    ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[3]                                                    ; 2       ;
; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                           ; 49      ;
; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                           ; 48      ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[3]                                          ; 1       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[4]                                          ; 1       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[5]                                          ; 1       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[6]                                          ; 1       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[3]          ; 17      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[7]          ; 6       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new ; 1       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[5]          ; 6       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[0]          ; 11      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[2]          ; 14      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]          ; 21      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[4]          ; 16      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[6]          ; 9       ;
; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                          ; 2       ;
; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                              ; 5       ;
; Total number of inverted registers = 51                                                       ;         ;
+-----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                    ;
+---------------------------------------+----------------------------------+------+
; Register Name                         ; Megafunction                     ; Type ;
+---------------------------------------+----------------------------------+------+
; ePDP8:iPDP8|eMS8C:iRAM|ramData[0..11] ; ePDP8:iPDP8|eMS8C:iRAM|RAM_rtl_0 ; RAM  ;
+---------------------------------------+----------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rkma[8]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxReg[6]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxReg[0]                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[4]                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eDK8E:iRTC|count[20]                                                                                                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[4]                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]                                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[21]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[6]                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[2]                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[2]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelClockCount[3]                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[5]                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[5]                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[2]                                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[2]                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|bitcnt[1]                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[3]                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispCharWRData[2]                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[2]                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[0]                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[1]                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|videoR1                                                                                             ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[3]                                                                                                        ;
; 7:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|w_PC_out[4]                                                                                                        ;
; 7:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[28]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkcnt[5]                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|videoB0                                                                                             ;
; 8:1                ; 19 bits   ; 95 LEs        ; 38 LEs               ; 57 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[4]                                                                                               ;
; 8:1                ; 19 bits   ; 95 LEs        ; 38 LEs               ; 57 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[11]                                                                                              ;
; 8:1                ; 19 bits   ; 95 LEs        ; 38 LEs               ; 57 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[4]                                                                                               ;
; 8:1                ; 19 bits   ; 95 LEs        ; 38 LEs               ; 57 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[4]                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC|scREG[4]                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC|scREG[1]                                                                                                           ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                              ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                               ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHorizRestore[0]                                                                               ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVertRestore[1]                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[0]                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0]                                                                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0]                                                                      ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                      ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ;
; 49:1               ; 3 bits    ; 96 LEs        ; 78 LEs               ; 18 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[5]                                                                                                         ;
; 49:1               ; 2 bits    ; 64 LEs        ; 54 LEs               ; 10 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[10]                                                                                                        ;
; 49:1               ; 2 bits    ; 64 LEs        ; 54 LEs               ; 10 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[9]                                                                                                         ;
; 46:1               ; 13 bits   ; 390 LEs       ; 13 LEs               ; 377 LEs                ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[15]                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[3]                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|Mux60                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|Mux25                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|sdOP                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopMOT                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopWLE                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|nextState                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|Mux62                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|Mux138                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|acOP.acopLSR                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackSTATE                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|w_AluOut[0]                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk8eOP.rk8eopDCLS                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|pcOP.pcopZPP1                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|pcOP.pcopZP                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|maOP.maopZP                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopSTE                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|Mux78                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP                                                                                                        ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eKC8E:iPANEL|Mux3                                                                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eKC8E:iPANEL|Mux7                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|sdOP.sdopWR                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopSTE                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|memselOP                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|acOP.acopLAS                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ibOP.ibopIR6to8                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|state                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|mqOP.mqopSHR0                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|acOP.acopCLACLLCMA                                                                                                          ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|o_DataOut[1]                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopTME                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopSTE                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|mqOP.mqopAC                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX|cpuDEV.data[3]                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|Selector119                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|escState.waitForLeftBracket                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|escState.none                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|Selector10                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                                                                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|Selector3                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|Selector7                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP                                                                                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|Selector122                                                                                                                 ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|Selector15                                                                                          ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |pdp8_top|ANSITerm1:ANSITerm|IOP16:IOP16|w_regFileIn[6]                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|sdOP.sdopNOP                                                                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state                                                                                                       ;
; 10:1               ; 10 bits   ; 60 LEs        ; 50 LEs               ; 10 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|Selector8                                                                                                           ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|bitopDONE                                                                                                                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX|cpuDEV.data[8]                                                                                                        ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|Selector0                                                                                                           ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|Selector5                                                                                                           ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX|cpuDEV.data[10]                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX|cpuDEV.data[5]                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|Selector5                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|Selector4                                                                             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|rk05OP                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|Selector1                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|Selector1                                                                             ;
; 33:1               ; 2 bits    ; 44 LEs        ; 6 LEs                ; 38 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state                                                                                                             ;
; 34:1               ; 2 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; No         ; |pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for ANSITerm1:ANSITerm|bufferedUART:UART ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; PRESERVE_REGISTER            ; on    ; -    ; n_rts~reg0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; n_cts~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; n_cts~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; statusReg[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; statusReg[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; statusReg[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; statusReg[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; statusReg[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; statusReg[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; statusReg[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; statusReg[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; statusReg[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; statusReg[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; statusReg[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; statusReg[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; statusReg[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; statusReg[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; statusReg[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; statusReg[6]  ;
+------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|IOP16:IOP16 ;
+---------------------+-------+-----------------------------------------------+
; Parameter Name      ; Value ; Type                                          ;
+---------------------+-------+-----------------------------------------------+
; inst_sram_size_pass ; 512   ; Signed Integer                                ;
; stack_depth_pass    ; 1     ; Signed Integer                                ;
+---------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                                  ; Type                                            ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                                         ;
; WIDTH_A                            ; 16                                                     ; Signed Integer                                  ;
; WIDTHAD_A                          ; 9                                                      ; Signed Integer                                  ;
; NUMWORDS_A                         ; 512                                                    ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                                         ;
; WIDTH_B                            ; 1                                                      ; Signed Integer                                  ;
; WIDTHAD_B                          ; 1                                                      ; Signed Integer                                  ;
; NUMWORDS_B                         ; 0                                                      ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                                      ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                                         ;
; INIT_FILE                          ; ./ANSITerm/IOP16/IOP16_ASSEMBLER/PDP_Term/PDP_Term.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                 ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Signed Integer                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_0004                                        ; Untyped                                         ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay ;
+----------------------+----------+----------------------------------------------------------+
; Parameter Name       ; Value    ; Type                                                     ;
+----------------------+----------+----------------------------------------------------------+
; extended_charset     ; 0        ; Signed Integer                                           ;
; colour_atts_enabled  ; 0        ; Signed Integer                                           ;
; vert_chars           ; 25       ; Signed Integer                                           ;
; horiz_chars          ; 80       ; Signed Integer                                           ;
; clocks_per_scanline  ; 1600     ; Signed Integer                                           ;
; display_top_scanline ; 75       ; Signed Integer                                           ;
; display_left_clock   ; 288      ; Signed Integer                                           ;
; vert_scanlines       ; 525      ; Signed Integer                                           ;
; vsync_scanlines      ; 2        ; Signed Integer                                           ;
; hsync_clocks         ; 192      ; Signed Integer                                           ;
; vert_pixel_scanlines ; 2        ; Signed Integer                                           ;
; clocks_per_pixel     ; 2        ; Signed Integer                                           ;
; h_sync_active        ; '0'      ; Enumerated                                               ;
; v_sync_active        ; '0'      ; Enumerated                                               ;
; default_att          ; 00001111 ; Unsigned Binary                                          ;
; ansi_default_att     ; 00000111 ; Unsigned Binary                                          ;
; sans_serif_font      ; 1        ; Signed Integer                                           ;
+----------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                                                             ;
+------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                                                                          ;
; WIDTH_A                            ; 8                                                 ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 10                                                ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 1024                                              ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                                                          ;
; WIDTH_B                            ; 1                                                 ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 1                                                 ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 0                                                 ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                                                 ; Signed Integer                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                                          ;
; INIT_FILE                          ; ./ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                            ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                            ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Signed Integer                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_irt3                                   ; Untyped                                                                          ;
+------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                             ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                          ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                          ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ldr3        ; Untyped                                                                                          ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; clk_freq                  ; 50000000 ; Signed Integer                                                                    ;
; ps2_debounce_counter_size ; 8        ; Signed Integer                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0 ;
+-----------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                                              ;
+-----------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; clk_freq              ; 50000000 ; Signed Integer                                                                                                    ;
; debounce_counter_size ; 8        ; Signed Integer                                                                                                    ;
+-----------------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSITerm1:ANSITerm|BaudRate6850:BAUDRATEGEN ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; baud_rate      ; 9600  ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0   ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped        ;
; WIDTH_A                            ; 12                                       ; Untyped        ;
; WIDTHAD_A                          ; 15                                       ; Untyped        ;
; NUMWORDS_A                         ; 32768                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 1                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; INIT_FILE                          ; db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_73d1                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 4                    ; Untyped                                             ;
; NUMWORDS_A                         ; 16                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 4                    ; Untyped                                             ;
; NUMWORDS_B                         ; 16                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 24           ; Untyped                         ;
; LPM_WIDTHR                                     ; 24           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_vct     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                              ;
; LPM_WIDTHD             ; 13             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                              ;
; LPM_WIDTHD             ; 13             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                            ;
; Entity Instance                           ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                    ;
; Entity Instance                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                    ;
; Entity Instance                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                    ;
; Entity Instance                           ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 12                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                    ;
; Entity Instance                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 1                                              ;
; Entity Instance                       ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 24                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; simtime   ; Input ; Info     ; Stuck at GND                       ;
; rk05drive ; Input ; Info     ; Stuck at VCC                       ;
+-----------+-------+----------+------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2" ;
+--------------+-------+----------+---------------------------------+
; Port         ; Type  ; Severity ; Details                         ;
+--------------+-------+----------+---------------------------------+
; simtime      ; Input ; Info     ; Stuck at GND                    ;
; rk05drive[0] ; Input ; Info     ; Stuck at VCC                    ;
; rk05drive[1] ; Input ; Info     ; Stuck at GND                    ;
+--------------+-------+----------+---------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1" ;
+--------------+-------+----------+---------------------------------+
; Port         ; Type  ; Severity ; Details                         ;
+--------------+-------+----------+---------------------------------+
; simtime      ; Input ; Info     ; Stuck at GND                    ;
; rk05drive[0] ; Input ; Info     ; Stuck at GND                    ;
; rk05drive[1] ; Input ; Info     ; Stuck at VCC                    ;
+--------------+-------+----------+---------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; simtime   ; Input ; Info     ; Stuck at GND                       ;
; rk05drive ; Input ; Info     ; Stuck at GND                       ;
+-----------+-------+----------+------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eRK8E:iDISK" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; devnum[0..3] ; Input ; Info     ; Stuck at VCC      ;
; devnum[4..5] ; Input ; Info     ; Stuck at GND      ;
; rk05inh      ; Input ; Info     ; Stuck at GND      ;
; rk05mnt      ; Input ; Info     ; Stuck at VCC      ;
+--------------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA"                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mqa[1..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eCPU:iCPU|eFZ:iFZ"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; fz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eDK8E:iRTC"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; devnum[4..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; devnum[0..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; devnum[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; devnum[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; schmittin    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clktrig      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eKL8E:iTTY2" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; devnum[1..5] ; Input ; Info     ; Stuck at GND      ;
; devnum[0]    ; Input ; Info     ; Stuck at VCC      ;
+--------------+-------+----------+-------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eKL8E:iTTY1" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; devnum[4..5] ; Input ; Info     ; Stuck at VCC      ;
; devnum[0..3] ; Input ; Info     ; Stuck at GND      ;
+--------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8|eBUSMUX:iBUSMUX" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; lprdev  ; Input ; Info     ; Stuck at GND               ;
; ptrdev  ; Input ; Info     ; Stuck at GND               ;
; xramdev ; Input ; Info     ; Stuck at GND               ;
; romdev  ; Input ; Info     ; Stuck at GND               ;
; postdev ; Input ; Info     ; Stuck at GND               ;
; mmapdev ; Input ; Info     ; Stuck at GND               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ePDP8:iPDP8"                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; swcpu[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; swcpu[1]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; swcpu[2]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; swcpu[3]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; swopt.KE8       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; swopt.KM8E      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; swopt.TSD       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; swopt.SP0       ; Input  ; Info     ; Stuck at GND                                                                        ;
; swopt.SP1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; swopt.SP2       ; Input  ; Info     ; Stuck at GND                                                                        ;
; swopt.SP3       ; Input  ; Info     ; Stuck at GND                                                                        ;
; swopt.STARTUP   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; swrtc[1..2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; swrtc[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; tty1br[2..3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tty1br[0..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; tty1hs[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; tty1hs[1]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tty2br[2..3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tty2br[0..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; tty2hs          ; Input  ; Info     ; Stuck at GND                                                                        ;
; tty2cts         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tty2rts         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tty2rxd         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tty2txd         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lprbr[2..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; lprbr[0..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; lprhs           ; Input  ; Info     ; Stuck at GND                                                                        ;
; lprdtr          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; lprdsr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lprrxd          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; lprtxd          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ptrbr[2..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ptrbr[0..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ptrhs           ; Input  ; Info     ; Stuck at GND                                                                        ;
; ptrcts          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ptrrts          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ptrrxd          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ptrtxd          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdwp            ; Input  ; Info     ; Stuck at GND                                                                        ;
; rk8estat        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; swcntl.boot     ; Input  ; Info     ; Stuck at GND                                                                        ;
; swcntl.lock     ; Input  ; Info     ; Stuck at GND                                                                        ;
; swcntl.loadEXTD ; Input  ; Info     ; Stuck at GND                                                                        ;
; swcntl.clear    ; Input  ; Info     ; Stuck at GND                                                                        ;
; swcntl.cont     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ledaddr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSITerm1:ANSITerm|bufferedUART:UART"                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam"    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; n_int     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_hactive ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 128                         ;
; cycloneiii_ff         ; 1571                        ;
;     CLR               ; 322                         ;
;     CLR SCLR          ; 74                          ;
;     CLR SCLR SLD      ; 13                          ;
;     CLR SLD           ; 6                           ;
;     ENA               ; 270                         ;
;     ENA CLR           ; 511                         ;
;     ENA CLR SCLR      ; 91                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 56                          ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 41                          ;
;     plain             ; 137                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 4953                        ;
;     arith             ; 719                         ;
;         2 data inputs ; 482                         ;
;         3 data inputs ; 237                         ;
;     normal            ; 4234                        ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 95                          ;
;         2 data inputs ; 407                         ;
;         3 data inputs ; 726                         ;
;         4 data inputs ; 2980                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 88                          ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 6.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:40     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 03 10:53:27 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdp8_top -c pdp8_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd Line: 60
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/uart/baudrate6850.vhd
    Info (12022): Found design unit 1: BaudRate6850-BaudRate6850_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/BaudRate6850.vhd Line: 33
    Info (12023): Found entity 1: BaudRate6850 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/BaudRate6850.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ps2_wrapped/wrap_keyboard.vhd
    Info (12022): Found design unit 1: Wrap_Keyboard-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd Line: 21
    Info (12023): Found entity 1: Wrap_Keyboard File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ps2_wrapped/ps2_keyboard_to_ascii.vhd
    Info (12022): Found design unit 1: ps2_keyboard_to_ascii-behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd Line: 42
    Info (12023): Found entity 1: ps2_keyboard_to_ascii File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ps2_wrapped/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ps2_wrapped/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd Line: 53
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRom.vhd Line: 53
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/ansidisplayvga.vhd
    Info (12022): Found design unit 1: ANSIDisplayVGA-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 92
    Info (12023): Found entity 1: ANSIDisplayVGA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/Debounce.vhd Line: 21
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/Debounce.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/iop16/n-bit-gray-counter.vhd
    Info (12022): Found design unit 1: GrayCounter-GrayCounter_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/n-bit-gray-counter.vhd Line: 13
    Info (12023): Found entity 1: GrayCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/n-bit-gray-counter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/iop16/regfile8x8.vhd
    Info (12022): Found design unit 1: RegFile8x8-RegFile8x8_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/RegFile8x8.vhd Line: 23
    Info (12023): Found entity 1: RegFile8x8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/RegFile8x8.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/iop16/lifo.vhd
    Info (12022): Found design unit 1: lifo-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/lifo.vhd Line: 49
    Info (12023): Found entity 1: lifo File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/lifo.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/iop16/iop16b.vhd
    Info (12022): Found design unit 1: IOP16-IOP16_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 91
    Info (12023): Found entity 1: IOP16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/iop_rom.vhd
    Info (12022): Found design unit 1: iop_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd Line: 53
    Info (12023): Found entity 1: IOP_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm/ansiterm1.vhd
    Info (12022): Found design unit 1: ANSITerm1-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd Line: 67
    Info (12023): Found entity 1: ANSITerm1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file oct_7seg.vhd
    Info (12022): Found design unit 1: oct_7seg-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/oct_7seg.vhd Line: 14
    Info (12023): Found entity 1: oct_7seg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/oct_7seg.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_types.vhd
    Info (12022): Found design unit 1: uart_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_types.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_tx.vhd
    Info (12022): Found design unit 1: eUART_TX-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_tx.vhd Line: 83
    Info (12023): Found entity 1: eUART_TX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_tx.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_rx.vhd
    Info (12022): Found design unit 1: eUART_RX-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_rx.vhd Line: 77
    Info (12023): Found entity 1: eUART_RX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_rx.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_brg.vhd
    Info (12022): Found design unit 1: eUART_BRG-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_brg.vhd Line: 67
    Info (12023): Found entity 1: eUART_BRG File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_brg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sdspi_types.vhd
    Info (12022): Found design unit 1: sdspi_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi_types.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sdspi.vhd
    Info (12022): Found design unit 1: eSDSPI-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd Line: 75
    Info (12023): Found entity 1: eSDSPI File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd Line: 58
Info (12021): Found 2 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sd_types.vhd
    Info (12022): Found design unit 1: sd_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd_types.vhd Line: 55
    Info (12022): Found design unit 2: sd_types-body File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd_types.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sd.vhd
    Info (12022): Found design unit 1: eSD-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 111
    Info (12023): Found entity 1: eSD File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 82
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/rk05_types.vhd
    Info (12022): Found design unit 1: rk05_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/rk05_types.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/rk05.vhd
    Info (12022): Found design unit 1: eRK05-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/rk05.vhd Line: 182
    Info (12023): Found entity 1: eRK05 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/rk05.vhd Line: 158
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e/kl8e_tx.vhd
    Info (12022): Found design unit 1: eKL8E_TX-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_tx.vhd Line: 89
    Info (12023): Found entity 1: eKL8E_TX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_tx.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e/kl8e_rx.vhd
    Info (12022): Found design unit 1: eKL8E_RX-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_rx.vhd Line: 91
    Info (12023): Found entity 1: eKL8E_RX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_rx.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/xma.vhd
    Info (12022): Found design unit 1: eXMA-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/xma.vhd Line: 68
    Info (12023): Found entity 1: eXMA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/xma.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/usrtrp.vhd
    Info (12022): Found design unit 1: eUSRTRP-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/usrtrp.vhd Line: 86
    Info (12023): Found entity 1: eUSRTRP File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/usrtrp.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/uf.vhd
    Info (12022): Found design unit 1: eUF-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/uf.vhd Line: 83
    Info (12023): Found entity 1: eUF File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/uf.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ub.vhd
    Info (12022): Found design unit 1: eUB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ub.vhd Line: 86
    Info (12023): Found entity 1: eUB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ub.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sr.vhd
    Info (12022): Found design unit 1: eSR-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sr.vhd Line: 72
    Info (12023): Found entity 1: eSR File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sr.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sp.vhd
    Info (12022): Found design unit 1: eSP-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sp.vhd Line: 95
    Info (12023): Found entity 1: eSP File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sp.vhd Line: 83
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sf.vhd
    Info (12022): Found design unit 1: eSF-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sf.vhd Line: 87
    Info (12023): Found entity 1: eSF File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sf.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sc.vhd
    Info (12022): Found design unit 1: eeSC-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sc.vhd Line: 70
    Info (12023): Found entity 1: eeSC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sc.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pwrtrp.vhd
    Info (12022): Found design unit 1: ePWRTRP-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pwrtrp.vhd Line: 84
    Info (12023): Found entity 1: ePWRTRP File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pwrtrp.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pnltrp.vhd
    Info (12022): Found design unit 1: ePNLTRP-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pnltrp.vhd Line: 100
    Info (12023): Found entity 1: ePNLTRP File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pnltrp.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pex.vhd
    Info (12022): Found design unit 1: ePEX-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pex.vhd Line: 70
    Info (12023): Found entity 1: ePEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pex.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pdf.vhd
    Info (12022): Found design unit 1: ePDF-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pdf.vhd Line: 87
    Info (12023): Found entity 1: ePDF File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pdf.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pc.vhd
    Info (12022): Found design unit 1: ePC-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pc.vhd Line: 82
    Info (12023): Found entity 1: ePC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pc.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mqa.vhd
    Info (12022): Found design unit 1: eMQA-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mqa.vhd Line: 72
    Info (12023): Found entity 1: eMQA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mqa.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mq.vhd
    Info (12022): Found design unit 1: eMQ-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mq.vhd Line: 97
    Info (12023): Found entity 1: eMQ File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mq.vhd Line: 83
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mb.vhd
    Info (12022): Found design unit 1: eMB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mb.vhd Line: 73
    Info (12023): Found entity 1: eMB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mb.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ma.vhd
    Info (12022): Found design unit 1: eMA-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ma.vhd Line: 75
    Info (12023): Found entity 1: eMA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ma.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ir.vhd
    Info (12022): Found design unit 1: eIR-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ir.vhd Line: 73
    Info (12023): Found entity 1: eIR File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ir.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ii.vhd
    Info (12022): Found design unit 1: eII-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ii.vhd Line: 73
    Info (12023): Found entity 1: eII File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ii.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/if.vhd
    Info (12022): Found design unit 1: eIF-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/if.vhd Line: 91
    Info (12023): Found entity 1: eIF File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/if.vhd Line: 78
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ie.vhd
    Info (12022): Found design unit 1: eIE-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ie.vhd Line: 82
    Info (12023): Found entity 1: eIE File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ie.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/id.vhd
    Info (12022): Found design unit 1: eID-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/id.vhd Line: 78
    Info (12023): Found entity 1: eID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/id.vhd Line: 67
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ib.vhd
    Info (12022): Found design unit 1: eIB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ib.vhd Line: 93
    Info (12023): Found entity 1: eIB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ib.vhd Line: 79
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/hlttrp.vhd
    Info (12022): Found design unit 1: eHLTTRP-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/hlttrp.vhd Line: 77
    Info (12023): Found entity 1: eHLTTRP File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/hlttrp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/gtf.vhd
    Info (12022): Found design unit 1: eGTF-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/gtf.vhd Line: 90
    Info (12023): Found entity 1: eGTF File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/gtf.vhd Line: 78
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/fz.vhd
    Info (12022): Found design unit 1: eFZ-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/fz.vhd Line: 71
    Info (12023): Found entity 1: eFZ File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/fz.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/emode.vhd
    Info (12022): Found design unit 1: eEMODE-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/emode.vhd Line: 63
    Info (12023): Found entity 1: eEMODE File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/emode.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/eae.vhd
    Info (12022): Found design unit 1: eEAE-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd Line: 67
    Info (12023): Found entity 1: eEAE File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/df.vhd
    Info (12022): Found design unit 1: eDF-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/df.vhd Line: 90
    Info (12023): Found entity 1: eDF File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/df.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ctrlff.vhd
    Info (12022): Found design unit 1: eCTRLFF-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ctrlff.vhd Line: 100
    Info (12023): Found entity 1: eCTRLFF File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ctrlff.vhd Line: 89
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/cpu_types.vhd
    Info (12022): Found design unit 1: cpu_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu_types.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/cpu.vhd
    Info (12022): Found design unit 1: eCPU-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 73
    Info (12023): Found entity 1: eCPU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/btstrp.vhd
    Info (12022): Found design unit 1: eBTSTRP-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/btstrp.vhd Line: 70
    Info (12023): Found entity 1: eBTSTRP File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/btstrp.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/alu.vhd
    Info (12022): Found design unit 1: eALU-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/alu.vhd Line: 99
    Info (12023): Found entity 1: eALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/alu.vhd Line: 67
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e_types.vhd
    Info (12022): Found design unit 1: rk8e_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e_types.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e.vhd
    Info (12022): Found design unit 1: eRK8E-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 173
    Info (12023): Found entity 1: eRK8E File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 147
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pr8e_types.vhd
    Info (12022): Found design unit 1: pr8e_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pr8e_types.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pr8e.vhd
    Info (12022): Found design unit 1: ePR8E-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pr8e.vhd Line: 100
    Info (12023): Found entity 1: ePR8E File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pr8e.vhd Line: 81
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pdp8.vhd
    Info (12022): Found design unit 1: ePDP8-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 120
    Info (12023): Found entity 1: ePDP8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ms8c.vhd
    Info (12022): Found design unit 1: eMS8C-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ms8c.vhd Line: 89
    Info (12023): Found entity 1: eMS8C File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ms8c.vhd Line: 69
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ls8e_types.vhd
    Info (12022): Found design unit 1: ls8e_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ls8e_types.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ls8e.vhd
    Info (12022): Found design unit 1: eLS8E-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ls8e.vhd Line: 80
    Info (12023): Found entity 1: eLS8E File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ls8e.vhd Line: 62
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e_types.vhd
    Info (12022): Found design unit 1: kl8e_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e_types.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e.vhd
    Info (12022): Found design unit 1: eKL8E-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd Line: 72
    Info (12023): Found entity 1: eKL8E File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd Line: 54
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kc8e_types.vhd
    Info (12022): Found design unit 1: kc8e_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kc8e_types.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kc8e.vhd
    Info (12022): Found design unit 1: eKC8E-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kc8e.vhd Line: 76
    Info (12023): Found entity 1: eKC8E File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kc8e.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dk8e_types.vhd
    Info (12022): Found design unit 1: dk8e_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e_types.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dk8e.vhd
    Info (12022): Found design unit 1: eDK8E-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd Line: 86
    Info (12023): Found entity 1: eDK8E File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd Line: 71
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dev_types.vhd
    Info (12022): Found design unit 1: dev_types File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dev_types.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/busmux.vhd
    Info (12022): Found design unit 1: eBUSMUX-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/busmux.vhd Line: 93
    Info (12023): Found entity 1: eBUSMUX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/busmux.vhd Line: 70
Info (12021): Found 0 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/busmon.vhd
Info (12021): Found 2 design units, including 1 entities, in source file pdp8_top.vhd
    Info (12022): Found design unit 1: pdp8_top-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 157
    Info (12023): Found entity 1: pdp8_top File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file debouncesw.vhd
    Info (12022): Found design unit 1: debounceSW-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/debounceSW.vhd Line: 22
    Info (12023): Found entity 1: debounceSW File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/debounceSW.vhd Line: 12
Info (12127): Elaborating entity "pdp8_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(140): used explicit default value for signal "sramAddress" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(141): used explicit default value for signal "n_sRamWE" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 141
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(142): used explicit default value for signal "n_sRamCS" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 142
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(143): used explicit default value for signal "n_sRamOE" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 143
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(146): used explicit default value for signal "n_sdRamCas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 146
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(147): used explicit default value for signal "n_sdRamRas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 147
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(148): used explicit default value for signal "n_sdRamWe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 148
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(149): used explicit default value for signal "n_sdRamCe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(150): used explicit default value for signal "sdRamClk" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 150
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(151): used explicit default value for signal "sdRamClkEn" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 151
Warning (10540): VHDL Signal Declaration warning at pdp8_top.vhd(152): used explicit default value for signal "sdRamAddr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at pdp8_top.vhd(158): object "rk8eSTAT" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 158
Warning (10873): Using initial value X (don't care) for net "swOPT.SP0" at pdp8_top.vhd(161) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 161
Warning (10873): Using initial value X (don't care) for net "swOPT.SP1" at pdp8_top.vhd(161) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 161
Warning (10873): Using initial value X (don't care) for net "swOPT.SP2" at pdp8_top.vhd(161) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 161
Warning (10873): Using initial value X (don't care) for net "swOPT.SP3" at pdp8_top.vhd(161) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 161
Info (12128): Elaborating entity "debounceSW" for hierarchy "debounceSW:debounceReset" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 220
Info (12128): Elaborating entity "ANSITerm1" for hierarchy "ANSITerm1:ANSITerm" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 284
Info (12128): Elaborating entity "IOP16" for hierarchy "ANSITerm1:ANSITerm|IOP16:IOP16" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at IOP16B.vhd(118): object "w_OP_NOP" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 118
Info (10041): Inferred latch for "w_zBit" at IOP16B.vhd(317) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 317
Info (12128): Elaborating entity "GrayCounter" for hierarchy "ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 158
Info (12128): Elaborating entity "IOP_ROM" for hierarchy "ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 223
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./ANSITerm/IOP16/IOP16_ASSEMBLER/PDP_Term/PDP_Term.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0004.tdf
    Info (12023): Found entity 1: altsyncram_0004 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0004" for hierarchy "ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (86) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16_ASSEMBLER/PDP_Term/PDP_Term.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd Line: 60
Info (12128): Elaborating entity "RegFile8x8" for hierarchy "ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 339
Info (12128): Elaborating entity "ANSIDisplayVGA" for hierarchy "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at ANSIDisplayVGA.vhd(112): object "func_reset" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 112
Warning (10541): VHDL Signal Declaration warning at ANSIDisplayVGA.vhd(158): used implicit default value for signal "dispAttRDData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 158
Info (12128): Elaborating entity "SansBoldRomReduced" for hierarchy "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd Line: 60
Info (12133): Instantiated megafunction "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_irt3.tdf
    Info (12023): Found entity 1: altsyncram_irt3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_irt3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_irt3" for hierarchy "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "SansFontBoldReduced.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX Line: 10
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd Line: 67
Info (12133): Instantiated megafunction "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldr3.tdf
    Info (12023): Found entity 1: altsyncram_ldr3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_ldr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ldr3" for hierarchy "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Wrap_Keyboard" for hierarchy "ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd Line: 176
Info (12128): Elaborating entity "ps2_keyboard_to_ascii" for hierarchy "ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd Line: 36
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd Line: 73
Info (12128): Elaborating entity "debounce" for hierarchy "ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd Line: 67
Info (12128): Elaborating entity "BaudRate6850" for hierarchy "ANSITerm1:ANSITerm|BaudRate6850:BAUDRATEGEN" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd Line: 193
Info (12128): Elaborating entity "bufferedUART" for hierarchy "ANSITerm1:ANSITerm|bufferedUART:UART" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd Line: 203
Info (12129): Elaborating entity "ePDP8" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 358
Warning (10541): VHDL Signal Declaration warning at pdp8.vhd(87): used implicit default value for signal "lprDSR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 87
Warning (10541): VHDL Signal Declaration warning at pdp8.vhd(89): used implicit default value for signal "lprTXD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 89
Warning (10541): VHDL Signal Declaration warning at pdp8.vhd(94): used implicit default value for signal "ptrRTS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at pdp8.vhd(96): used implicit default value for signal "ptrTXD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 96
Info (12129): Elaborating entity "eBUSMUX" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eBUSMUX:iBUSMUX" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 187
Info (12129): Elaborating entity "eKL8E" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eKL8E:iTTY1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 209
Warning (10541): VHDL Signal Declaration warning at kl8e.vhd(62): used implicit default value for signal "rts" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd Line: 62
Warning (10812): VHDL warning at kl8e.vhd(133): sensitivity list already contains txDEV File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd Line: 133
Warning (10812): VHDL warning at kl8e.vhd(133): sensitivity list already contains rxDEV File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd Line: 133
Info (12128): Elaborating entity "eUART_BRG" for hierarchy "ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd Line: 94
Info (12128): Elaborating entity "eKL8E_RX" for hierarchy "ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd Line: 104
Info (12128): Elaborating entity "eUART_RX" for hierarchy "ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_rx.vhd Line: 200
Info (12128): Elaborating entity "eKL8E_TX" for hierarchy "ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd Line: 118
Info (12128): Elaborating entity "eUART_TX" for hierarchy "ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_tx.vhd Line: 212
Info (12129): Elaborating entity "eDK8E" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eDK8E:iRTC" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 278
Warning (10541): VHDL Signal Declaration warning at dk8e.vhd(78): used implicit default value for signal "clkTRIG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at dk8e.vhd(103): object "clkEnMUX" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd Line: 103
Info (12129): Elaborating entity "eKC8E" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eKC8E:iPANEL" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 292
Info (12129): Elaborating entity "eCPU" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 307
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(189): object "FZ" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(335): object "oops" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(5666): object "lastdma" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5666
Warning (10812): VHDL warning at cpu.vhd(5899): sensitivity list already contains dev File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5899
Warning (10631): VHDL Process Statement warning at cpu.vhd(5936): inferring latch(es) for signal or variable "MD", which holds its previous value in one or more paths through the process File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[11]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[10]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[9]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[8]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[7]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[6]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[5]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[4]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[3]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[2]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[1]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (10041): Inferred latch for "MD[0]" at cpu.vhd(5936) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 5936
Info (12129): Elaborating entity "eALU" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eALU:iALU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 561
Info (12129): Elaborating entity "eCTRLFF" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eCTRLFF:iCTRLFF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 592
Info (12129): Elaborating entity "eEAE" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 602
Info (12129): Elaborating entity "eEMODE" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 615
Info (12129): Elaborating entity "eFZ" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eFZ:iFZ" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 625
Info (12129): Elaborating entity "eGTF" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eGTF:iGTF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 635
Info (12129): Elaborating entity "eHLTTRP" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eHLTTRP:iHLTTRP" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 646
Info (12129): Elaborating entity "ePC" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|ePC:iPC" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 656
Info (12129): Elaborating entity "eMQ" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 671
Info (12129): Elaborating entity "eMQA" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 684
Info (12129): Elaborating entity "eIE" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eIE:iIE" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 695
Info (12129): Elaborating entity "eII" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eII:iII" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 705
Info (12129): Elaborating entity "eUSRTRP" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 715
Info (12129): Elaborating entity "eIR" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eIR:iIR" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 725
Info (12129): Elaborating entity "eMA" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eMA:iMA" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 736
Info (12129): Elaborating entity "eMB" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eMB:iMB" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 753
Info (12129): Elaborating entity "eIB" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eIB:iIB" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 769
Info (12129): Elaborating entity "eIF" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eIF:iIF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 782
Info (12129): Elaborating entity "eID" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eID:iID" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 794
Info (12129): Elaborating entity "eDF" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eDF:iDF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 804
Info (12129): Elaborating entity "eBTSTRP" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eBTSTRP:iBTSTRP" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 818
Info (12129): Elaborating entity "ePDF" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|ePDF:iPDF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 828
Info (12129): Elaborating entity "ePEX" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|ePEX:iPEX" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 838
Info (12129): Elaborating entity "ePNLTRP" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|ePNLTRP:iPNLTRP" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 848
Info (12129): Elaborating entity "ePWRTRP" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|ePWRTRP:iPWRTRP" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 860
Info (12129): Elaborating entity "eeSC" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 871
Info (12129): Elaborating entity "eSF" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eSF:iSF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 884
Info (12129): Elaborating entity "eSP" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 898
Info (12129): Elaborating entity "eSR" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eSR:iSR" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 922
Info (12129): Elaborating entity "eUB" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eUB:iUB" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 936
Info (12129): Elaborating entity "eUF" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eUF:iUF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 949
Info (12129): Elaborating entity "eXMA" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd Line: 961
Info (12129): Elaborating entity "eMS8C" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eMS8C:iRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 321
Info (12129): Elaborating entity "eRK8E" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eRK8E:iDISK" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd Line: 331
Warning (10036): Verilog HDL or VHDL warning at rk8e.vhd(232): object "shiftEN" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 232
Warning (10036): Verilog HDL or VHDL warning at rk8e.vhd(233): object "shiftCNT" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 233
Warning (10037): Verilog HDL or VHDL warning at rk8e.vhd(645): conditional expression evaluates to a constant File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 645
Warning (10037): Verilog HDL or VHDL warning at rk8e.vhd(686): conditional expression evaluates to a constant File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 686
Warning (10037): Verilog HDL or VHDL warning at rk8e.vhd(707): conditional expression evaluates to a constant File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 707
Warning (10037): Verilog HDL or VHDL warning at rk8e.vhd(753): conditional expression evaluates to a constant File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 753
Warning (10037): Verilog HDL or VHDL warning at rk8e.vhd(855): conditional expression evaluates to a constant File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 855
Warning (10037): Verilog HDL or VHDL warning at rk8e.vhd(885): conditional expression evaluates to a constant File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 885
Info (12129): Elaborating entity "eRK05" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 1120
Info (12129): Elaborating entity "eSD" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd Line: 1212
Info (12129): Elaborating entity "eSDSPI" using architecture "A:rtl" for hierarchy "ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 1416
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer ANSITerm1:ANSITerm|IOP16:IOP16|o_periphAdr[1] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer ANSITerm1:ANSITerm|IOP16:IOP16|o_periphAdr[2] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer ANSITerm1:ANSITerm|IOP16:IOP16|o_periphAdr[3] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer ANSITerm1:ANSITerm|IOP16:IOP16|o_periphAdr[4] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer ANSITerm1:ANSITerm|IOP16:IOP16|o_periphAdr[5] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer ANSITerm1:ANSITerm|IOP16:IOP16|o_periphAdr[6] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer ANSITerm1:ANSITerm|IOP16:IOP16|o_periphAdr[7] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd Line: 86
Warning (276027): Inferred dual-clock RAM node "ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ePDP8:iPDP8|eMS8C:iRAM|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|Mult0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd Line: 307
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 329
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 330
Info (12130): Elaborated megafunction instantiation "ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_73d1.tdf
    Info (12023): Found entity 1: altsyncram_73d1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_73d1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/decode_msa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/decode_f8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hob.tdf
    Info (12023): Found entity 1: mux_hob File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/mux_hob.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_3ce1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|lpm_mult:Mult0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd Line: 307
Info (12133): Instantiated megafunction "ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|lpm_mult:Mult0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd Line: 307
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vct.tdf
    Info (12023): Found entity 1: mult_vct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/mult_vct.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 329
Info (12133): Instantiated megafunction "ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd Line: 329
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/add_sub_8pc.tdf Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "io_PS2_CLK" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 132
    Warning (13040): bidirectional pin "io_PS2_DAT" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 133
    Warning (13040): bidirectional pin "sramData[0]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 139
    Warning (13040): bidirectional pin "sramData[1]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 139
    Warning (13040): bidirectional pin "sramData[2]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 139
    Warning (13040): bidirectional pin "sramData[3]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 139
    Warning (13040): bidirectional pin "sramData[4]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 139
    Warning (13040): bidirectional pin "sramData[5]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 139
    Warning (13040): bidirectional pin "sramData[6]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 139
    Warning (13040): bidirectional pin "sramData[7]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 139
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd Line: 66
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TTY1_RTS_ser" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 103
    Warning (13410): Pin "sramAddress[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[15]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[16]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[17]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[18]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "sramAddress[19]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 140
    Warning (13410): Pin "n_sRamWE" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 141
    Warning (13410): Pin "n_sRamCS" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 142
    Warning (13410): Pin "n_sRamOE" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 143
    Warning (13410): Pin "n_sdRamCas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 146
    Warning (13410): Pin "n_sdRamRas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 147
    Warning (13410): Pin "n_sdRamWe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 148
    Warning (13410): Pin "n_sdRamCe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 149
    Warning (13410): Pin "sdRamClk" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 150
    Warning (13410): Pin "sdRamClkEn" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 151
    Warning (13410): Pin "sdRamAddr[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
    Warning (13410): Pin "sdRamAddr[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 152
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkdiv[1] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd Line: 95
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[18] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[17] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[16] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[15] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[13] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[8] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[4] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[3] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[2] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[1] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
    Critical Warning (18010): Register ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[0] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd Line: 211
Info (17049): 69 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ANSITerm1:ANSITerm|bufferedUART:UART|statusReg[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd Line: 63
    Info (17048): Logic cell "ANSITerm1:ANSITerm|bufferedUART:UART|n_cts~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd Line: 55
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ldACPB" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 86
    Warning (15610): No output dependent on input pin "TTY1_CTS_ser" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "sdRamData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
    Warning (15610): No output dependent on input pin "sdRamData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd Line: 153
Info (21057): Implemented 5712 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 5494 logic cells
    Info (21064): Implemented 88 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Sat Jul 03 10:54:27 2021
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:19


