Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Wed Nov 29 19:37:36 2023
| Host         : cz9812-IdeaPad-3-15ALC6 running 64-bit HamoniKR
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17025 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128645 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.697        0.000                      0                   30        0.241        0.000                      0                   30        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        35.697        0.000                      0                   30        0.241        0.000                      0                   30       19.363        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_inst/inst/clk_in1
  To Clock:  clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.697ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.839ns (23.055%)  route 2.800ns (76.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          1.066     5.509    sync_inst/trig
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.695    41.420    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[2]/C
                         clock pessimism              0.155    41.575    
                         clock uncertainty           -0.164    41.411    
    SLICE_X111Y37        FDCE (Setup_fdce_C_CE)      -0.205    41.206    sync_inst/c_v_reg[2]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                 35.697    

Slack (MET) :             35.697ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.839ns (23.055%)  route 2.800ns (76.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          1.066     5.509    sync_inst/trig
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.695    41.420    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[3]/C
                         clock pessimism              0.155    41.575    
                         clock uncertainty           -0.164    41.411    
    SLICE_X111Y37        FDCE (Setup_fdce_C_CE)      -0.205    41.206    sync_inst/c_v_reg[3]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                 35.697    

Slack (MET) :             35.697ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.839ns (23.055%)  route 2.800ns (76.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          1.066     5.509    sync_inst/trig
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.695    41.420    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[7]/C
                         clock pessimism              0.155    41.575    
                         clock uncertainty           -0.164    41.411    
    SLICE_X111Y37        FDCE (Setup_fdce_C_CE)      -0.205    41.206    sync_inst/c_v_reg[7]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                 35.697    

Slack (MET) :             35.697ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.839ns (23.055%)  route 2.800ns (76.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          1.066     5.509    sync_inst/trig
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.695    41.420    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[8]/C
                         clock pessimism              0.155    41.575    
                         clock uncertainty           -0.164    41.411    
    SLICE_X111Y37        FDCE (Setup_fdce_C_CE)      -0.205    41.206    sync_inst/c_v_reg[8]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                 35.697    

Slack (MET) :             35.838ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.839ns (23.976%)  route 2.660ns (76.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 41.421 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          0.926     5.369    sync_inst/trig
    SLICE_X111Y38        FDCE                                         r  sync_inst/c_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.696    41.421    sync_inst/CLK
    SLICE_X111Y38        FDCE                                         r  sync_inst/c_v_reg[6]/C
                         clock pessimism              0.155    41.576    
                         clock uncertainty           -0.164    41.412    
    SLICE_X111Y38        FDCE (Setup_fdce_C_CE)      -0.205    41.207    sync_inst/c_v_reg[6]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                 35.838    

Slack (MET) :             35.886ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.839ns (24.320%)  route 2.611ns (75.680%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          0.876     5.320    sync_inst/trig
    SLICE_X110Y37        FDCE                                         r  sync_inst/c_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.695    41.420    sync_inst/CLK
    SLICE_X110Y37        FDCE                                         r  sync_inst/c_v_reg[1]/C
                         clock pessimism              0.155    41.575    
                         clock uncertainty           -0.164    41.411    
    SLICE_X110Y37        FDCE (Setup_fdce_C_CE)      -0.205    41.206    sync_inst/c_v_reg[1]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                 35.886    

Slack (MET) :             35.886ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.839ns (24.320%)  route 2.611ns (75.680%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          0.876     5.320    sync_inst/trig
    SLICE_X110Y37        FDCE                                         r  sync_inst/c_v_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.695    41.420    sync_inst/CLK
    SLICE_X110Y37        FDCE                                         r  sync_inst/c_v_reg[9]/C
                         clock pessimism              0.155    41.575    
                         clock uncertainty           -0.164    41.411    
    SLICE_X110Y37        FDCE (Setup_fdce_C_CE)      -0.205    41.206    sync_inst/c_v_reg[9]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                 35.886    

Slack (MET) :             36.027ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.839ns (25.347%)  route 2.471ns (74.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 41.421 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          0.737     5.180    sync_inst/trig
    SLICE_X110Y38        FDCE                                         r  sync_inst/c_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.696    41.421    sync_inst/CLK
    SLICE_X110Y38        FDCE                                         r  sync_inst/c_v_reg[5]/C
                         clock pessimism              0.155    41.576    
                         clock uncertainty           -0.164    41.412    
    SLICE_X110Y38        FDCE (Setup_fdce_C_CE)      -0.205    41.207    sync_inst/c_v_reg[5]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                 36.027    

Slack (MET) :             36.084ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.839ns (25.787%)  route 2.415ns (74.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 41.421 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          0.680     5.124    sync_inst/trig
    SLICE_X113Y38        FDCE                                         r  sync_inst/c_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.696    41.421    sync_inst/CLK
    SLICE_X113Y38        FDCE                                         r  sync_inst/c_v_reg[0]/C
                         clock pessimism              0.155    41.576    
                         clock uncertainty           -0.164    41.412    
    SLICE_X113Y38        FDCE (Setup_fdce_C_CE)      -0.205    41.207    sync_inst/c_v_reg[0]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 36.084    

Slack (MET) :             36.084ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.839ns (25.787%)  route 2.415ns (74.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 41.421 - 39.725 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.803     1.803    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.870     1.870    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.419     2.289 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.839     3.128    sync_inst/c_h[1]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.296     3.424 f  sync_inst/c_h[9]_i_2/O
                         net (fo=6, routed)           0.895     4.319    sync_inst/c_h[9]_i_2_n_0
    SLICE_X113Y34        LUT6 (Prop_lut6_I5_O)        0.124     4.443 r  sync_inst/c_v[9]_i_1/O
                         net (fo=10, routed)          0.680     5.124    sync_inst/trig
    SLICE_X113Y38        FDCE                                         r  sync_inst/c_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       1.609    41.334    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.696    41.421    sync_inst/CLK
    SLICE_X113Y38        FDCE                                         r  sync_inst/c_v_reg[4]/C
                         clock pessimism              0.155    41.576    
                         clock uncertainty           -0.164    41.412    
    SLICE_X113Y38        FDCE (Setup_fdce_C_CE)      -0.205    41.207    sync_inst/c_v_reg[4]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 36.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.634     0.634    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.128     0.762 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.116     0.878    sync_inst/c_h[1]
    SLICE_X111Y32        LUT4 (Prop_lut4_I2_O)        0.104     0.982 r  sync_inst/c_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.982    sync_inst/c_h_1[3]
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.903     0.903    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[3]/C
                         clock pessimism             -0.269     0.634    
    SLICE_X111Y32        FDCE (Hold_fdce_C_D)         0.107     0.741    sync_inst/c_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.638     0.638    sync_inst/CLK
    SLICE_X110Y38        FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y38        FDCE (Prop_fdce_C_Q)         0.141     0.779 r  sync_inst/c_v_reg[5]/Q
                         net (fo=20, routed)          0.160     0.939    sync_inst/c_v[5]
    SLICE_X111Y38        LUT3 (Prop_lut3_I0_O)        0.045     0.984 r  sync_inst/c_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.984    sync_inst/c_v_0[6]
    SLICE_X111Y38        FDCE                                         r  sync_inst/c_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.909     0.909    sync_inst/CLK
    SLICE_X111Y38        FDCE                                         r  sync_inst/c_v_reg[6]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X111Y38        FDCE (Hold_fdce_C_D)         0.092     0.743    sync_inst/c_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.635     0.635    sync_inst/CLK
    SLICE_X111Y33        FDCE                                         r  sync_inst/c_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  sync_inst/c_h_reg[4]/Q
                         net (fo=4, routed)           0.168     0.944    sync_inst/c_h[4]
    SLICE_X111Y33        LUT5 (Prop_lut5_I4_O)        0.042     0.986 r  sync_inst/c_h[4]_i_1/O
                         net (fo=1, routed)           0.000     0.986    sync_inst/c_h_1[4]
    SLICE_X111Y33        FDCE                                         r  sync_inst/c_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.904     0.904    sync_inst/CLK
    SLICE_X111Y33        FDCE                                         r  sync_inst/c_h_reg[4]/C
                         clock pessimism             -0.269     0.635    
    SLICE_X111Y33        FDCE (Hold_fdce_C_D)         0.105     0.740    sync_inst/c_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.634     0.634    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDCE (Prop_fdce_C_Q)         0.128     0.762 r  sync_inst/c_h_reg[1]/Q
                         net (fo=5, routed)           0.116     0.878    sync_inst/c_h[1]
    SLICE_X111Y32        LUT3 (Prop_lut3_I0_O)        0.098     0.976 r  sync_inst/c_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.976    sync_inst/c_h_1[2]
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.903     0.903    sync_inst/CLK
    SLICE_X111Y32        FDCE                                         r  sync_inst/c_h_reg[2]/C
                         clock pessimism             -0.269     0.634    
    SLICE_X111Y32        FDCE (Hold_fdce_C_D)         0.092     0.726    sync_inst/c_h_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.637     0.637    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y37        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  sync_inst/c_v_reg[2]/Q
                         net (fo=11, routed)          0.180     0.958    sync_inst/c_v[2]
    SLICE_X111Y37        LUT5 (Prop_lut5_I0_O)        0.042     1.000 r  sync_inst/c_v[3]_i_1/O
                         net (fo=1, routed)           0.000     1.000    sync_inst/c_v_0[3]
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.907     0.907    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[3]/C
                         clock pessimism             -0.270     0.637    
    SLICE_X111Y37        FDCE (Hold_fdce_C_D)         0.107     0.744    sync_inst/c_v_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.637     0.637    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y37        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  sync_inst/c_v_reg[2]/Q
                         net (fo=11, routed)          0.180     0.958    sync_inst/c_v[2]
    SLICE_X111Y37        LUT5 (Prop_lut5_I4_O)        0.045     1.003 r  sync_inst/c_v[2]_i_1/O
                         net (fo=1, routed)           0.000     1.003    sync_inst/c_v_0[2]
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.907     0.907    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[2]/C
                         clock pessimism             -0.270     0.637    
    SLICE_X111Y37        FDCE (Hold_fdce_C_D)         0.091     0.728    sync_inst/c_v_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.812%)  route 0.195ns (51.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.636     0.636    sync_inst/CLK
    SLICE_X113Y34        FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     0.777 r  sync_inst/c_h_reg[6]/Q
                         net (fo=8, routed)           0.195     0.972    sync_inst/c_h[6]
    SLICE_X110Y33        LUT6 (Prop_lut6_I3_O)        0.045     1.017 r  sync_inst/c_h[5]_i_1/O
                         net (fo=1, routed)           0.000     1.017    sync_inst/c_h_1[5]
    SLICE_X110Y33        FDCE                                         r  sync_inst/c_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.904     0.904    sync_inst/CLK
    SLICE_X110Y33        FDCE                                         r  sync_inst/c_h_reg[5]/C
                         clock pessimism             -0.255     0.649    
    SLICE_X110Y33        FDCE (Hold_fdce_C_D)         0.092     0.741    sync_inst/c_h_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.359%)  route 0.207ns (52.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.637     0.637    sync_inst/CLK
    SLICE_X111Y37        FDCE                                         r  sync_inst/c_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y37        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  sync_inst/c_v_reg[2]/Q
                         net (fo=11, routed)          0.207     0.984    sync_inst/c_v[2]
    SLICE_X110Y38        LUT6 (Prop_lut6_I4_O)        0.045     1.029 r  sync_inst/c_v[5]_i_1/O
                         net (fo=1, routed)           0.000     1.029    sync_inst/c_v_0[5]
    SLICE_X110Y38        FDCE                                         r  sync_inst/c_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.909     0.909    sync_inst/CLK
    SLICE_X110Y38        FDCE                                         r  sync_inst/c_v_reg[5]/C
                         clock pessimism             -0.255     0.654    
    SLICE_X110Y38        FDCE (Hold_fdce_C_D)         0.092     0.746    sync_inst/c_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.638     0.638    sync_inst/CLK
    SLICE_X113Y38        FDCE                                         r  sync_inst/c_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDCE (Prop_fdce_C_Q)         0.141     0.779 f  sync_inst/c_v_reg[0]/Q
                         net (fo=9, routed)           0.193     0.971    sync_inst/c_v[0]
    SLICE_X113Y38        LUT1 (Prop_lut1_I0_O)        0.045     1.016 r  sync_inst/c_v[0]_i_1/O
                         net (fo=1, routed)           0.000     1.016    sync_inst/c_v_0[0]
    SLICE_X113Y38        FDCE                                         r  sync_inst/c_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.909     0.909    sync_inst/CLK
    SLICE_X113Y38        FDCE                                         r  sync_inst/c_v_reg[0]/C
                         clock pessimism             -0.271     0.638    
    SLICE_X113Y38        FDCE (Hold_fdce_C_D)         0.091     0.729    sync_inst/c_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.903%)  route 0.219ns (54.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.595     0.595    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.637     0.637    sync_inst/CLK
    SLICE_X110Y37        FDCE                                         r  sync_inst/c_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  sync_inst/c_v_reg[9]/Q
                         net (fo=20, routed)          0.219     0.997    sync_inst/c_v[9]
    SLICE_X110Y37        LUT6 (Prop_lut6_I1_O)        0.045     1.042 r  sync_inst/c_v[9]_i_2/O
                         net (fo=1, routed)           0.000     1.042    sync_inst/c_v_0[9]
    SLICE_X110Y37        FDCE                                         r  sync_inst/c_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17026, routed)       0.862     0.862    clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.907     0.907    sync_inst/CLK
    SLICE_X110Y37        FDCE                                         r  sync_inst/c_v_reg[9]/C
                         clock pessimism             -0.270     0.637    
    SLICE_X110Y37        FDCE (Hold_fdce_C_D)         0.091     0.728    sync_inst/c_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X111Y32    sync_inst/c_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X111Y32    sync_inst/c_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X111Y32    sync_inst/c_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X111Y32    sync_inst/c_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X111Y33    sync_inst/c_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X110Y33    sync_inst/c_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X113Y34    sync_inst/c_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X113Y34    sync_inst/c_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X113Y34    sync_inst/c_h_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X113Y34    sync_inst/c_h_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X113Y38    sync_inst/c_v_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X113Y38    sync_inst/c_v_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X110Y38    sync_inst/c_v_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y38    sync_inst/c_v_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y33    sync_inst/c_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y33    sync_inst/c_h_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X110Y33    sync_inst/c_h_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X110Y33    sync_inst/c_h_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y32    sync_inst/c_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y32    sync_inst/c_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y32    sync_inst/c_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y32    sync_inst/c_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y32    sync_inst/c_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y32    sync_inst/c_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y32    sync_inst/c_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y32    sync_inst/c_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y33    sync_inst/c_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X111Y33    sync_inst/c_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



