{"vcs1":{"timestamp_begin":1696240985.097109583, "rt":20.26, "ut":18.19, "st":0.93}}
{"vcselab":{"timestamp_begin":1696241005.456052879, "rt":1.75, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1696241007.283868422, "rt":0.67, "ut":0.44, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696240984.276996044}
{"VCS_COMP_START_TIME": 1696240984.276996044}
{"VCS_COMP_END_TIME": 1696241008.129369973}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ps +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 391540}}
{"stitch_vcselab": {"peak_mem": 227832}}
