set ::env(PROJECT_NAME) wbuart32
set ::env(DESIGN_TOP) wbuart
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/wbuart32/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/wbuart32/rtl/wbuart.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
