<stg><name>cnnshift_arr<ap_fixed,ap_fixed<16,14,5,3,0>,config2></name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:26  %output_V_addr = getelementptr [9 x i128]* %output_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:27  %output_V_load = load i128* %output_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:28  %output_V_addr_1 = getelementptr [9 x i128]* %output_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:29  %output_V_load_1 = load i128* %output_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader23.preheader:0  %data_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="128">
<![CDATA[
.preheader23.preheader:2  %trunc_ln203 = trunc i128 %data_V_read_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:5  %DataIn_V_assign_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:8  %DataIn_V_assign_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_4"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:11  %DataIn_V_assign_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_6"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:12  %DataOut_V_7 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_3, i64 0, i64 4), i16 %DataIn_V_assign_6, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_7"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:13  %DataOut_V_6 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_3, i64 0, i64 4), i16 %DataOut_V_7, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_6"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:14  %DataIn_V_assign_8 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_8"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:17  %DataIn_V_assign_s = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:20  %DataIn_V_assign_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:21  %DataOut_V_12 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_6, i64 0, i64 4), i16 %DataIn_V_assign_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_12"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:23  %DataIn_V_assign_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:27  %output_V_load = load i128* %output_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:29  %output_V_load_1 = load i128* %output_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:30  %output_V_addr_2 = getelementptr [9 x i128]* %output_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:31  %output_V_load_2 = load i128* %output_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:32  %output_V_addr_3 = getelementptr [9 x i128]* %output_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_V_addr_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:33  %output_V_load_3 = load i128* %output_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:46  %tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_1, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:50  %tmp = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:51  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load, i32 48, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="128">
<![CDATA[
.preheader23.preheader:52  %trunc_ln203_1 = trunc i128 %output_V_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:55  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:56  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="32">
<![CDATA[
.preheader23.preheader:57  %tmp_24 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i32.i16.i32(i16 %trunc_ln203, i16 %tmp_19, i16 %DataOut_V_12, i32 %tmp_3, i16 %DataOut_V_6, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:58  store i128 %tmp_24, i128* %output_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:18  %DataOut_V_10 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_5, i64 0, i64 4), i16 %DataIn_V_assign_s, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_10"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:19  %DataOut_V_11 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_5, i64 0, i64 4), i16 %DataOut_V_10, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_11"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:31  %output_V_load_2 = load i128* %output_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:33  %output_V_load_3 = load i128* %output_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:34  %output_V_addr_4 = getelementptr [9 x i128]* %output_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_V_addr_4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:35  %output_V_load_4 = load i128* %output_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:36  %output_V_addr_5 = getelementptr [9 x i128]* %output_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_V_addr_5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:37  %output_V_load_5 = load i128* %output_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:49  %tmp_22 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_2, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:59  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_2, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:60  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:63  %tmp_7 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %output_V_load_3, i32 64, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:64  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="32">
<![CDATA[
.preheader23.preheader:65  %tmp_26 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i64.i16.i32(i16 %DataIn_V_assign_4, i64 %tmp_7, i16 %DataOut_V_11, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:66  store i128 %tmp_26, i128* %output_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:6  %DataOut_V_3 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_1, i64 0, i64 4), i16 %DataIn_V_assign_2, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:24  %DataOut_V_14 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_7, i64 0, i64 4), i16 %DataIn_V_assign_3, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_14"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:25  %DataOut_V14 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_7, i64 0, i64 4), i16 %DataOut_V_14, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V14"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:35  %output_V_load_4 = load i128* %output_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:37  %output_V_load_5 = load i128* %output_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:38  %output_V_addr_6 = getelementptr [9 x i128]* %output_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_V_addr_6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:39  %output_V_load_6 = load i128* %output_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:40  %output_V_addr_7 = getelementptr [9 x i128]* %output_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_V_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:41  %output_V_load_7 = load i128* %output_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_7"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:45  %tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_4, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:48  %tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_5, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:67  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_4, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:68  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:71  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_5, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:72  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="32">
<![CDATA[
.preheader23.preheader:73  %tmp_28 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i16.i16.i32(i16 %DataIn_V_assign_8, i32 %tmp_11, i16 %DataOut_V_3, i16 %tmp_21, i16 %DataOut_V14, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:74  store i128 %tmp_28, i128* %output_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:3  %DataOut_V_1 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_0, i64 0, i64 4), i16 %trunc_ln203, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:4  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_0, i64 0, i64 4), i16 %DataOut_V_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:9  %DataOut_V_5 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_2, i64 0, i64 4), i16 %DataIn_V_assign_4, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_5"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:10  %DataOut_V_4 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_2, i64 0, i64 4), i16 %DataOut_V_5, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:39  %output_V_load_6 = load i128* %output_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:41  %output_V_load_7 = load i128* %output_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_7"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:42  %tmp_s = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_7, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23.preheader:43  %output_V_addr_8 = getelementptr [9 x i128]* %output_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_V_addr_8"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:44  %output_V_load_8 = load i128* %output_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_8"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="32">
<![CDATA[
.preheader23.preheader:53  %tmp_23 = call i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i32.i16.i32(i32 %tmp, i16 %DataOut_V_10, i32 %tmp_1, i16 %DataOut_V_4, i32 %trunc_ln203_1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:54  store i128 %tmp_23, i128* %output_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:75  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_6, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:76  %tmp_14 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %output_V_load_6, i32 16, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:79  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_7, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:80  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_7, i32 48, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="16">
<![CDATA[
.preheader23.preheader:81  %tmp_30 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i32.i16.i16(i16 %DataIn_V_assign_1, i32 %tmp_15, i16 %DataOut_V_7, i32 %tmp_16, i16 %DataOut_V, i16 %tmp_s)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:82  store i128 %tmp_30, i128* %output_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:15  %DataOut_V_9 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_4, i64 0, i64 4), i16 %DataIn_V_assign_8, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_9"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:16  %DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_4, i64 0, i64 4), i16 %DataOut_V_9, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_8"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:22  %DataOut_V_13 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_6, i64 0, i64 4), i16 %DataOut_V_12, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_13"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="4">
<![CDATA[
.preheader23.preheader:44  %output_V_load_8 = load i128* %output_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="output_V_load_8"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:47  %tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %output_V_load_8, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="32">
<![CDATA[
.preheader23.preheader:61  %tmp_25 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i32.i16.i32(i16 %DataIn_V_assign_2, i16 %tmp_22, i16 %DataOut_V_14, i32 %tmp_5, i16 %DataOut_V_8, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:62  store i128 %tmp_25, i128* %output_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="32">
<![CDATA[
.preheader23.preheader:69  %tmp_27 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i16.i16.i32(i16 %DataIn_V_assign_6, i32 %tmp_9, i16 %DataOut_V_1, i16 %tmp_18, i16 %DataOut_V_13, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:70  store i128 %tmp_27, i128* %output_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:83  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_8, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:84  %tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %output_V_load_8, i32 48, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader23.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader23.preheader:7  %DataOut_V_2 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_1, i64 0, i64 4), i16 %DataOut_V_3, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="64">
<![CDATA[
.preheader23.preheader:77  %tmp_29 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i64(i16 %DataIn_V_assign_s, i32 %tmp_13, i16 %DataOut_V_5, i64 %tmp_14)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:78  store i128 %tmp_29, i128* %output_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="16">
<![CDATA[
.preheader23.preheader:85  %tmp_32 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i32.i16.i32.i16.i16(i16 %DataIn_V_assign_3, i32 %tmp_17, i16 %DataOut_V_9, i32 %tmp_31, i16 %DataOut_V_2, i16 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="128" op_1_bw="4" op_2_bw="128">
<![CDATA[
.preheader23.preheader:86  store i128 %tmp_32, i128* %output_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
.preheader23.preheader:87  ret void

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
