(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = ((~&(((8'haf) ^ (8'ha7)) | ((8'ha7) + (8'h9e)))) ? {((~^(8'h9e)) >>> (^(8'h9d)))} : ((((8'had) ? (8'hb0) : (8'hae)) ? ((8'hac) ? (8'h9e) : (8'hab)) : {(8'ha7)}) ? (8'ha9) : (((8'hb0) ? (8'ha0) : (8'h9f)) * ((8'haf) <<< (8'ha5))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire7;
  wire [(4'ha):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ($signed(wire2[(1'h0):(1'h0)]) && $unsigned(wire1));
  assign wire5 = {{wire4}};
  assign wire6 = $unsigned((($unsigned(wire1) <= (wire2 ? wire2 : wire5)) ?
                     (^wire2[(3'h5):(3'h5)]) : $unsigned((~&(8'ha7)))));
  assign wire7 = ((($unsigned(wire0) != (wire6 << wire1)) ^ ($unsigned(wire0) * $signed(wire0))) ^~ $unsigned(wire1));
endmodule