
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//colrm_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401100 <.init>:
  401100:	stp	x29, x30, [sp, #-16]!
  401104:	mov	x29, sp
  401108:	bl	4014b0 <ferror@plt+0x60>
  40110c:	ldp	x29, x30, [sp], #16
  401110:	ret

Disassembly of section .plt:

0000000000401120 <memcpy@plt-0x20>:
  401120:	stp	x16, x30, [sp, #-16]!
  401124:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401128:	ldr	x17, [x16, #4088]
  40112c:	add	x16, x16, #0xff8
  401130:	br	x17
  401134:	nop
  401138:	nop
  40113c:	nop

0000000000401140 <memcpy@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401144:	ldr	x17, [x16]
  401148:	add	x16, x16, #0x0
  40114c:	br	x17

0000000000401150 <_exit@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401154:	ldr	x17, [x16, #8]
  401158:	add	x16, x16, #0x8
  40115c:	br	x17

0000000000401160 <strtoul@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401164:	ldr	x17, [x16, #16]
  401168:	add	x16, x16, #0x10
  40116c:	br	x17

0000000000401170 <strlen@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401174:	ldr	x17, [x16, #24]
  401178:	add	x16, x16, #0x18
  40117c:	br	x17

0000000000401180 <fputs@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401184:	ldr	x17, [x16, #32]
  401188:	add	x16, x16, #0x20
  40118c:	br	x17

0000000000401190 <exit@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401194:	ldr	x17, [x16, #40]
  401198:	add	x16, x16, #0x28
  40119c:	br	x17

00000000004011a0 <dup@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4011a4:	ldr	x17, [x16, #48]
  4011a8:	add	x16, x16, #0x30
  4011ac:	br	x17

00000000004011b0 <strtoimax@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4011b4:	ldr	x17, [x16, #56]
  4011b8:	add	x16, x16, #0x38
  4011bc:	br	x17

00000000004011c0 <strtod@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4011c4:	ldr	x17, [x16, #64]
  4011c8:	add	x16, x16, #0x40
  4011cc:	br	x17

00000000004011d0 <__cxa_atexit@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4011d4:	ldr	x17, [x16, #72]
  4011d8:	add	x16, x16, #0x48
  4011dc:	br	x17

00000000004011e0 <fputc@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4011e4:	ldr	x17, [x16, #80]
  4011e8:	add	x16, x16, #0x50
  4011ec:	br	x17

00000000004011f0 <snprintf@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4011f4:	ldr	x17, [x16, #88]
  4011f8:	add	x16, x16, #0x58
  4011fc:	br	x17

0000000000401200 <localeconv@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401204:	ldr	x17, [x16, #96]
  401208:	add	x16, x16, #0x60
  40120c:	br	x17

0000000000401210 <fileno@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401214:	ldr	x17, [x16, #104]
  401218:	add	x16, x16, #0x68
  40121c:	br	x17

0000000000401220 <malloc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401224:	ldr	x17, [x16, #112]
  401228:	add	x16, x16, #0x70
  40122c:	br	x17

0000000000401230 <wcwidth@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401234:	ldr	x17, [x16, #120]
  401238:	add	x16, x16, #0x78
  40123c:	br	x17

0000000000401240 <strncmp@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401244:	ldr	x17, [x16, #128]
  401248:	add	x16, x16, #0x80
  40124c:	br	x17

0000000000401250 <bindtextdomain@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401254:	ldr	x17, [x16, #136]
  401258:	add	x16, x16, #0x88
  40125c:	br	x17

0000000000401260 <__libc_start_main@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401264:	ldr	x17, [x16, #144]
  401268:	add	x16, x16, #0x90
  40126c:	br	x17

0000000000401270 <fgetc@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401274:	ldr	x17, [x16, #152]
  401278:	add	x16, x16, #0x98
  40127c:	br	x17

0000000000401280 <strdup@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401284:	ldr	x17, [x16, #160]
  401288:	add	x16, x16, #0xa0
  40128c:	br	x17

0000000000401290 <close@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401294:	ldr	x17, [x16, #168]
  401298:	add	x16, x16, #0xa8
  40129c:	br	x17

00000000004012a0 <__gmon_start__@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4012a4:	ldr	x17, [x16, #176]
  4012a8:	add	x16, x16, #0xb0
  4012ac:	br	x17

00000000004012b0 <putwc@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4012b4:	ldr	x17, [x16, #184]
  4012b8:	add	x16, x16, #0xb8
  4012bc:	br	x17

00000000004012c0 <strtoumax@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4012c4:	ldr	x17, [x16, #192]
  4012c8:	add	x16, x16, #0xc0
  4012cc:	br	x17

00000000004012d0 <getwc@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4012d4:	ldr	x17, [x16, #200]
  4012d8:	add	x16, x16, #0xc8
  4012dc:	br	x17

00000000004012e0 <abort@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4012e4:	ldr	x17, [x16, #208]
  4012e8:	add	x16, x16, #0xd0
  4012ec:	br	x17

00000000004012f0 <textdomain@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4012f4:	ldr	x17, [x16, #216]
  4012f8:	add	x16, x16, #0xd8
  4012fc:	br	x17

0000000000401300 <getopt_long@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401304:	ldr	x17, [x16, #224]
  401308:	add	x16, x16, #0xe0
  40130c:	br	x17

0000000000401310 <strcmp@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401314:	ldr	x17, [x16, #232]
  401318:	add	x16, x16, #0xe8
  40131c:	br	x17

0000000000401320 <warn@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401324:	ldr	x17, [x16, #240]
  401328:	add	x16, x16, #0xf0
  40132c:	br	x17

0000000000401330 <__ctype_b_loc@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401334:	ldr	x17, [x16, #248]
  401338:	add	x16, x16, #0xf8
  40133c:	br	x17

0000000000401340 <strtol@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401344:	ldr	x17, [x16, #256]
  401348:	add	x16, x16, #0x100
  40134c:	br	x17

0000000000401350 <free@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401354:	ldr	x17, [x16, #264]
  401358:	add	x16, x16, #0x108
  40135c:	br	x17

0000000000401360 <vasprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401364:	ldr	x17, [x16, #272]
  401368:	add	x16, x16, #0x110
  40136c:	br	x17

0000000000401370 <strndup@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401374:	ldr	x17, [x16, #280]
  401378:	add	x16, x16, #0x118
  40137c:	br	x17

0000000000401380 <strspn@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401384:	ldr	x17, [x16, #288]
  401388:	add	x16, x16, #0x120
  40138c:	br	x17

0000000000401390 <strchr@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401394:	ldr	x17, [x16, #296]
  401398:	add	x16, x16, #0x128
  40139c:	br	x17

00000000004013a0 <fflush@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4013a4:	ldr	x17, [x16, #304]
  4013a8:	add	x16, x16, #0x130
  4013ac:	br	x17

00000000004013b0 <warnx@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4013b4:	ldr	x17, [x16, #312]
  4013b8:	add	x16, x16, #0x138
  4013bc:	br	x17

00000000004013c0 <errx@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4013c4:	ldr	x17, [x16, #320]
  4013c8:	add	x16, x16, #0x140
  4013cc:	br	x17

00000000004013d0 <strcspn@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4013d4:	ldr	x17, [x16, #328]
  4013d8:	add	x16, x16, #0x148
  4013dc:	br	x17

00000000004013e0 <printf@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4013e4:	ldr	x17, [x16, #336]
  4013e8:	add	x16, x16, #0x150
  4013ec:	br	x17

00000000004013f0 <__assert_fail@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  4013f4:	ldr	x17, [x16, #344]
  4013f8:	add	x16, x16, #0x158
  4013fc:	br	x17

0000000000401400 <__errno_location@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401404:	ldr	x17, [x16, #352]
  401408:	add	x16, x16, #0x160
  40140c:	br	x17

0000000000401410 <gettext@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401414:	ldr	x17, [x16, #360]
  401418:	add	x16, x16, #0x168
  40141c:	br	x17

0000000000401420 <fprintf@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401424:	ldr	x17, [x16, #368]
  401428:	add	x16, x16, #0x170
  40142c:	br	x17

0000000000401430 <err@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401434:	ldr	x17, [x16, #376]
  401438:	add	x16, x16, #0x178
  40143c:	br	x17

0000000000401440 <setlocale@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401444:	ldr	x17, [x16, #384]
  401448:	add	x16, x16, #0x180
  40144c:	br	x17

0000000000401450 <ferror@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14bb0>
  401454:	ldr	x17, [x16, #392]
  401458:	add	x16, x16, #0x188
  40145c:	br	x17

Disassembly of section .text:

0000000000401460 <.text>:
  401460:	mov	x29, #0x0                   	// #0
  401464:	mov	x30, #0x0                   	// #0
  401468:	mov	x5, x0
  40146c:	ldr	x1, [sp]
  401470:	add	x2, sp, #0x8
  401474:	mov	x6, sp
  401478:	movz	x0, #0x0, lsl #48
  40147c:	movk	x0, #0x0, lsl #32
  401480:	movk	x0, #0x40, lsl #16
  401484:	movk	x0, #0x1be4
  401488:	movz	x3, #0x0, lsl #48
  40148c:	movk	x3, #0x0, lsl #32
  401490:	movk	x3, #0x40, lsl #16
  401494:	movk	x3, #0x4958
  401498:	movz	x4, #0x0, lsl #48
  40149c:	movk	x4, #0x0, lsl #32
  4014a0:	movk	x4, #0x40, lsl #16
  4014a4:	movk	x4, #0x49d8
  4014a8:	bl	401260 <__libc_start_main@plt>
  4014ac:	bl	4012e0 <abort@plt>
  4014b0:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4014b4:	ldr	x0, [x0, #4064]
  4014b8:	cbz	x0, 4014c0 <ferror@plt+0x70>
  4014bc:	b	4012a0 <__gmon_start__@plt>
  4014c0:	ret
  4014c4:	stp	x29, x30, [sp, #-32]!
  4014c8:	mov	x29, sp
  4014cc:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4014d0:	add	x0, x0, #0x1b8
  4014d4:	str	x0, [sp, #24]
  4014d8:	ldr	x0, [sp, #24]
  4014dc:	str	x0, [sp, #24]
  4014e0:	ldr	x1, [sp, #24]
  4014e4:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4014e8:	add	x0, x0, #0x1b8
  4014ec:	cmp	x1, x0
  4014f0:	b.eq	40152c <ferror@plt+0xdc>  // b.none
  4014f4:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4014f8:	add	x0, x0, #0xa08
  4014fc:	ldr	x0, [x0]
  401500:	str	x0, [sp, #16]
  401504:	ldr	x0, [sp, #16]
  401508:	str	x0, [sp, #16]
  40150c:	ldr	x0, [sp, #16]
  401510:	cmp	x0, #0x0
  401514:	b.eq	401530 <ferror@plt+0xe0>  // b.none
  401518:	ldr	x1, [sp, #16]
  40151c:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401520:	add	x0, x0, #0x1b8
  401524:	blr	x1
  401528:	b	401530 <ferror@plt+0xe0>
  40152c:	nop
  401530:	ldp	x29, x30, [sp], #32
  401534:	ret
  401538:	stp	x29, x30, [sp, #-48]!
  40153c:	mov	x29, sp
  401540:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401544:	add	x0, x0, #0x1b8
  401548:	str	x0, [sp, #40]
  40154c:	ldr	x0, [sp, #40]
  401550:	str	x0, [sp, #40]
  401554:	ldr	x1, [sp, #40]
  401558:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  40155c:	add	x0, x0, #0x1b8
  401560:	sub	x0, x1, x0
  401564:	asr	x0, x0, #3
  401568:	lsr	x1, x0, #63
  40156c:	add	x0, x1, x0
  401570:	asr	x0, x0, #1
  401574:	str	x0, [sp, #32]
  401578:	ldr	x0, [sp, #32]
  40157c:	cmp	x0, #0x0
  401580:	b.eq	4015c0 <ferror@plt+0x170>  // b.none
  401584:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401588:	add	x0, x0, #0xa10
  40158c:	ldr	x0, [x0]
  401590:	str	x0, [sp, #24]
  401594:	ldr	x0, [sp, #24]
  401598:	str	x0, [sp, #24]
  40159c:	ldr	x0, [sp, #24]
  4015a0:	cmp	x0, #0x0
  4015a4:	b.eq	4015c4 <ferror@plt+0x174>  // b.none
  4015a8:	ldr	x2, [sp, #24]
  4015ac:	ldr	x1, [sp, #32]
  4015b0:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4015b4:	add	x0, x0, #0x1b8
  4015b8:	blr	x2
  4015bc:	b	4015c4 <ferror@plt+0x174>
  4015c0:	nop
  4015c4:	ldp	x29, x30, [sp], #48
  4015c8:	ret
  4015cc:	stp	x29, x30, [sp, #-16]!
  4015d0:	mov	x29, sp
  4015d4:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4015d8:	add	x0, x0, #0x1d8
  4015dc:	ldrb	w0, [x0]
  4015e0:	and	x0, x0, #0xff
  4015e4:	cmp	x0, #0x0
  4015e8:	b.ne	401604 <ferror@plt+0x1b4>  // b.any
  4015ec:	bl	4014c4 <ferror@plt+0x74>
  4015f0:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4015f4:	add	x0, x0, #0x1d8
  4015f8:	mov	w1, #0x1                   	// #1
  4015fc:	strb	w1, [x0]
  401600:	b	401608 <ferror@plt+0x1b8>
  401604:	nop
  401608:	ldp	x29, x30, [sp], #16
  40160c:	ret
  401610:	stp	x29, x30, [sp, #-16]!
  401614:	mov	x29, sp
  401618:	bl	401538 <ferror@plt+0xe8>
  40161c:	nop
  401620:	ldp	x29, x30, [sp], #16
  401624:	ret
  401628:	stp	x29, x30, [sp, #-48]!
  40162c:	mov	x29, sp
  401630:	str	x0, [sp, #24]
  401634:	bl	401400 <__errno_location@plt>
  401638:	str	wzr, [x0]
  40163c:	ldr	x0, [sp, #24]
  401640:	bl	401450 <ferror@plt>
  401644:	cmp	w0, #0x0
  401648:	b.ne	4016a4 <ferror@plt+0x254>  // b.any
  40164c:	ldr	x0, [sp, #24]
  401650:	bl	4013a0 <fflush@plt>
  401654:	cmp	w0, #0x0
  401658:	b.ne	4016a4 <ferror@plt+0x254>  // b.any
  40165c:	ldr	x0, [sp, #24]
  401660:	bl	401210 <fileno@plt>
  401664:	str	w0, [sp, #44]
  401668:	ldr	w0, [sp, #44]
  40166c:	cmp	w0, #0x0
  401670:	b.lt	4016ac <ferror@plt+0x25c>  // b.tstop
  401674:	ldr	w0, [sp, #44]
  401678:	bl	4011a0 <dup@plt>
  40167c:	str	w0, [sp, #44]
  401680:	ldr	w0, [sp, #44]
  401684:	cmp	w0, #0x0
  401688:	b.lt	4016ac <ferror@plt+0x25c>  // b.tstop
  40168c:	ldr	w0, [sp, #44]
  401690:	bl	401290 <close@plt>
  401694:	cmp	w0, #0x0
  401698:	b.ne	4016ac <ferror@plt+0x25c>  // b.any
  40169c:	mov	w0, #0x0                   	// #0
  4016a0:	b	4016cc <ferror@plt+0x27c>
  4016a4:	nop
  4016a8:	b	4016b0 <ferror@plt+0x260>
  4016ac:	nop
  4016b0:	bl	401400 <__errno_location@plt>
  4016b4:	ldr	w0, [x0]
  4016b8:	cmp	w0, #0x9
  4016bc:	b.ne	4016c8 <ferror@plt+0x278>  // b.any
  4016c0:	mov	w0, #0x0                   	// #0
  4016c4:	b	4016cc <ferror@plt+0x27c>
  4016c8:	mov	w0, #0xffffffff            	// #-1
  4016cc:	ldp	x29, x30, [sp], #48
  4016d0:	ret
  4016d4:	stp	x29, x30, [sp, #-16]!
  4016d8:	mov	x29, sp
  4016dc:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4016e0:	add	x0, x0, #0x1c0
  4016e4:	ldr	x0, [x0]
  4016e8:	bl	401628 <ferror@plt+0x1d8>
  4016ec:	cmp	w0, #0x0
  4016f0:	b.eq	401740 <ferror@plt+0x2f0>  // b.none
  4016f4:	bl	401400 <__errno_location@plt>
  4016f8:	ldr	w0, [x0]
  4016fc:	cmp	w0, #0x20
  401700:	b.eq	401740 <ferror@plt+0x2f0>  // b.none
  401704:	bl	401400 <__errno_location@plt>
  401708:	ldr	w0, [x0]
  40170c:	cmp	w0, #0x0
  401710:	b.eq	401728 <ferror@plt+0x2d8>  // b.none
  401714:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401718:	add	x0, x0, #0xa18
  40171c:	bl	401410 <gettext@plt>
  401720:	bl	401320 <warn@plt>
  401724:	b	401738 <ferror@plt+0x2e8>
  401728:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  40172c:	add	x0, x0, #0xa18
  401730:	bl	401410 <gettext@plt>
  401734:	bl	4013b0 <warnx@plt>
  401738:	mov	w0, #0x1                   	// #1
  40173c:	bl	401150 <_exit@plt>
  401740:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401744:	add	x0, x0, #0x1b8
  401748:	ldr	x0, [x0]
  40174c:	bl	401628 <ferror@plt+0x1d8>
  401750:	cmp	w0, #0x0
  401754:	b.eq	401760 <ferror@plt+0x310>  // b.none
  401758:	mov	w0, #0x1                   	// #1
  40175c:	bl	401150 <_exit@plt>
  401760:	nop
  401764:	ldp	x29, x30, [sp], #16
  401768:	ret
  40176c:	stp	x29, x30, [sp, #-16]!
  401770:	mov	x29, sp
  401774:	adrp	x0, 401000 <memcpy@plt-0x140>
  401778:	add	x0, x0, #0x6d4
  40177c:	bl	4049e0 <ferror@plt+0x3590>
  401780:	nop
  401784:	ldp	x29, x30, [sp], #16
  401788:	ret
  40178c:	stp	x29, x30, [sp, #-48]!
  401790:	mov	x29, sp
  401794:	str	x19, [sp, #16]
  401798:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  40179c:	add	x0, x0, #0x1c0
  4017a0:	ldr	x0, [x0]
  4017a4:	str	x0, [sp, #40]
  4017a8:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4017ac:	add	x0, x0, #0xa28
  4017b0:	bl	401410 <gettext@plt>
  4017b4:	mov	x1, x0
  4017b8:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4017bc:	add	x0, x0, #0x1d0
  4017c0:	ldr	x0, [x0]
  4017c4:	mov	x2, x0
  4017c8:	ldr	x0, [sp, #40]
  4017cc:	bl	401420 <fprintf@plt>
  4017d0:	ldr	x1, [sp, #40]
  4017d4:	mov	w0, #0xa                   	// #10
  4017d8:	bl	4011e0 <fputc@plt>
  4017dc:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4017e0:	add	x0, x0, #0xa50
  4017e4:	bl	401410 <gettext@plt>
  4017e8:	ldr	x1, [sp, #40]
  4017ec:	bl	401180 <fputs@plt>
  4017f0:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4017f4:	add	x0, x0, #0xa78
  4017f8:	bl	401410 <gettext@plt>
  4017fc:	ldr	x1, [sp, #40]
  401800:	bl	401180 <fputs@plt>
  401804:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401808:	add	x0, x0, #0xa88
  40180c:	bl	401410 <gettext@plt>
  401810:	mov	x19, x0
  401814:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401818:	add	x0, x0, #0xaa0
  40181c:	bl	401410 <gettext@plt>
  401820:	mov	x4, x0
  401824:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401828:	add	x3, x0, #0xab0
  40182c:	mov	x2, x19
  401830:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401834:	add	x1, x0, #0xac0
  401838:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  40183c:	add	x0, x0, #0xad0
  401840:	bl	4013e0 <printf@plt>
  401844:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401848:	add	x0, x0, #0xae8
  40184c:	bl	401410 <gettext@plt>
  401850:	mov	x1, x0
  401854:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401858:	add	x0, x0, #0x1d0
  40185c:	ldr	x0, [x0]
  401860:	mov	x2, x0
  401864:	ldr	x0, [sp, #40]
  401868:	bl	401420 <fprintf@plt>
  40186c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401870:	add	x0, x0, #0xb28
  401874:	bl	401410 <gettext@plt>
  401878:	mov	x2, x0
  40187c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401880:	add	x1, x0, #0xb48
  401884:	mov	x0, x2
  401888:	bl	4013e0 <printf@plt>
  40188c:	mov	w0, #0x0                   	// #0
  401890:	bl	401190 <exit@plt>
  401894:	stp	x29, x30, [sp, #-64]!
  401898:	mov	x29, sp
  40189c:	str	x0, [sp, #24]
  4018a0:	str	x1, [sp, #16]
  4018a4:	str	xzr, [sp, #56]
  4018a8:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4018ac:	add	x0, x0, #0x1c8
  4018b0:	ldr	x0, [x0]
  4018b4:	bl	4012d0 <getwc@plt>
  4018b8:	str	w0, [sp, #36]
  4018bc:	ldr	w0, [sp, #36]
  4018c0:	cmn	w0, #0x1
  4018c4:	b.ne	4018d0 <ferror@plt+0x480>  // b.any
  4018c8:	mov	w0, #0x0                   	// #0
  4018cc:	b	401bdc <ferror@plt+0x78c>
  4018d0:	ldr	w0, [sp, #36]
  4018d4:	cmp	w0, #0x9
  4018d8:	b.ne	4018f8 <ferror@plt+0x4a8>  // b.any
  4018dc:	ldr	x0, [sp, #56]
  4018e0:	add	w0, w0, #0x8
  4018e4:	and	w0, w0, #0xfffffff8
  4018e8:	ldr	x1, [sp, #56]
  4018ec:	sub	w0, w0, w1
  4018f0:	str	w0, [sp, #44]
  4018f4:	b	40194c <ferror@plt+0x4fc>
  4018f8:	ldr	w0, [sp, #36]
  4018fc:	cmp	w0, #0x8
  401900:	b.ne	401930 <ferror@plt+0x4e0>  // b.any
  401904:	ldr	x0, [sp, #56]
  401908:	cmp	x0, #0x0
  40190c:	b.eq	40191c <ferror@plt+0x4cc>  // b.none
  401910:	ldr	x0, [sp, #56]
  401914:	sub	w0, w0, #0x1
  401918:	b	401920 <ferror@plt+0x4d0>
  40191c:	mov	w0, #0x0                   	// #0
  401920:	ldr	x1, [sp, #56]
  401924:	sub	w0, w0, w1
  401928:	str	w0, [sp, #44]
  40192c:	b	40194c <ferror@plt+0x4fc>
  401930:	ldr	w0, [sp, #36]
  401934:	bl	401230 <wcwidth@plt>
  401938:	str	w0, [sp, #44]
  40193c:	ldr	w0, [sp, #44]
  401940:	cmp	w0, #0x0
  401944:	b.ge	40194c <ferror@plt+0x4fc>  // b.tcont
  401948:	str	wzr, [sp, #44]
  40194c:	ldrsw	x0, [sp, #44]
  401950:	ldr	x1, [sp, #56]
  401954:	add	x0, x1, x0
  401958:	str	x0, [sp, #56]
  40195c:	ldr	w0, [sp, #36]
  401960:	cmp	w0, #0xa
  401964:	b.ne	401988 <ferror@plt+0x538>  // b.any
  401968:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  40196c:	add	x0, x0, #0x1c0
  401970:	ldr	x0, [x0]
  401974:	mov	x1, x0
  401978:	ldr	w0, [sp, #36]
  40197c:	bl	4012b0 <putwc@plt>
  401980:	str	xzr, [sp, #56]
  401984:	b	4019c0 <ferror@plt+0x570>
  401988:	ldr	x0, [sp, #24]
  40198c:	cmp	x0, #0x0
  401990:	b.eq	4019a4 <ferror@plt+0x554>  // b.none
  401994:	ldr	x1, [sp, #56]
  401998:	ldr	x0, [sp, #24]
  40199c:	cmp	x1, x0
  4019a0:	b.cs	4019c4 <ferror@plt+0x574>  // b.hs, b.nlast
  4019a4:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4019a8:	add	x0, x0, #0x1c0
  4019ac:	ldr	x0, [x0]
  4019b0:	mov	x1, x0
  4019b4:	ldr	w0, [sp, #36]
  4019b8:	bl	4012b0 <putwc@plt>
  4019bc:	nop
  4019c0:	b	4018a8 <ferror@plt+0x458>
  4019c4:	nop
  4019c8:	ldrsw	x0, [sp, #44]
  4019cc:	ldr	x1, [sp, #56]
  4019d0:	sub	x0, x1, x0
  4019d4:	add	x0, x0, #0x1
  4019d8:	str	x0, [sp, #48]
  4019dc:	b	401a04 <ferror@plt+0x5b4>
  4019e0:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4019e4:	add	x0, x0, #0x1c0
  4019e8:	ldr	x0, [x0]
  4019ec:	mov	x1, x0
  4019f0:	mov	w0, #0x20                  	// #32
  4019f4:	bl	4012b0 <putwc@plt>
  4019f8:	ldr	x0, [sp, #48]
  4019fc:	add	x0, x0, #0x1
  401a00:	str	x0, [sp, #48]
  401a04:	ldr	x1, [sp, #48]
  401a08:	ldr	x0, [sp, #24]
  401a0c:	cmp	x1, x0
  401a10:	b.cc	4019e0 <ferror@plt+0x590>  // b.lo, b.ul, b.last
  401a14:	b	401ae8 <ferror@plt+0x698>
  401a18:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401a1c:	add	x0, x0, #0x1c8
  401a20:	ldr	x0, [x0]
  401a24:	bl	4012d0 <getwc@plt>
  401a28:	str	w0, [sp, #36]
  401a2c:	ldr	w0, [sp, #36]
  401a30:	cmn	w0, #0x1
  401a34:	b.ne	401a40 <ferror@plt+0x5f0>  // b.any
  401a38:	mov	w0, #0x0                   	// #0
  401a3c:	b	401bdc <ferror@plt+0x78c>
  401a40:	ldr	w0, [sp, #36]
  401a44:	cmp	w0, #0xa
  401a48:	b.ne	401a6c <ferror@plt+0x61c>  // b.any
  401a4c:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401a50:	add	x0, x0, #0x1c0
  401a54:	ldr	x0, [x0]
  401a58:	mov	x1, x0
  401a5c:	ldr	w0, [sp, #36]
  401a60:	bl	4012b0 <putwc@plt>
  401a64:	mov	w0, #0x1                   	// #1
  401a68:	b	401bdc <ferror@plt+0x78c>
  401a6c:	ldr	w0, [sp, #36]
  401a70:	cmp	w0, #0x9
  401a74:	b.ne	401a8c <ferror@plt+0x63c>  // b.any
  401a78:	ldr	x0, [sp, #56]
  401a7c:	add	x0, x0, #0x8
  401a80:	and	x0, x0, #0xfffffffffffffff8
  401a84:	str	x0, [sp, #56]
  401a88:	b	401ae8 <ferror@plt+0x698>
  401a8c:	ldr	w0, [sp, #36]
  401a90:	cmp	w0, #0x8
  401a94:	b.ne	401abc <ferror@plt+0x66c>  // b.any
  401a98:	ldr	x0, [sp, #56]
  401a9c:	cmp	x0, #0x0
  401aa0:	b.eq	401ab0 <ferror@plt+0x660>  // b.none
  401aa4:	ldr	x0, [sp, #56]
  401aa8:	sub	x0, x0, #0x1
  401aac:	b	401ab4 <ferror@plt+0x664>
  401ab0:	mov	x0, #0x0                   	// #0
  401ab4:	str	x0, [sp, #56]
  401ab8:	b	401ae8 <ferror@plt+0x698>
  401abc:	ldr	w0, [sp, #36]
  401ac0:	bl	401230 <wcwidth@plt>
  401ac4:	str	w0, [sp, #44]
  401ac8:	ldr	w0, [sp, #44]
  401acc:	cmp	w0, #0x0
  401ad0:	b.ge	401ad8 <ferror@plt+0x688>  // b.tcont
  401ad4:	str	wzr, [sp, #44]
  401ad8:	ldrsw	x0, [sp, #44]
  401adc:	ldr	x1, [sp, #56]
  401ae0:	add	x0, x1, x0
  401ae4:	str	x0, [sp, #56]
  401ae8:	ldr	x0, [sp, #16]
  401aec:	cmp	x0, #0x0
  401af0:	b.eq	401a18 <ferror@plt+0x5c8>  // b.none
  401af4:	ldr	x1, [sp, #56]
  401af8:	ldr	x0, [sp, #16]
  401afc:	cmp	x1, x0
  401b00:	b.cc	401a18 <ferror@plt+0x5c8>  // b.lo, b.ul, b.last
  401b04:	str	wzr, [sp, #40]
  401b08:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401b0c:	add	x0, x0, #0x1c8
  401b10:	ldr	x0, [x0]
  401b14:	bl	4012d0 <getwc@plt>
  401b18:	str	w0, [sp, #36]
  401b1c:	ldr	w0, [sp, #36]
  401b20:	cmn	w0, #0x1
  401b24:	b.eq	401bd4 <ferror@plt+0x784>  // b.none
  401b28:	ldr	w0, [sp, #36]
  401b2c:	cmp	w0, #0xa
  401b30:	b.ne	401b54 <ferror@plt+0x704>  // b.any
  401b34:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401b38:	add	x0, x0, #0x1c0
  401b3c:	ldr	x0, [x0]
  401b40:	mov	x1, x0
  401b44:	ldr	w0, [sp, #36]
  401b48:	bl	4012b0 <putwc@plt>
  401b4c:	mov	w0, #0x1                   	// #1
  401b50:	b	401bdc <ferror@plt+0x78c>
  401b54:	ldr	w0, [sp, #40]
  401b58:	cmp	w0, #0x0
  401b5c:	b.ne	401bb8 <ferror@plt+0x768>  // b.any
  401b60:	ldr	x1, [sp, #16]
  401b64:	ldr	x0, [sp, #56]
  401b68:	cmp	x1, x0
  401b6c:	b.cs	401bb8 <ferror@plt+0x768>  // b.hs, b.nlast
  401b70:	ldr	x0, [sp, #16]
  401b74:	str	x0, [sp, #48]
  401b78:	b	401ba0 <ferror@plt+0x750>
  401b7c:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401b80:	add	x0, x0, #0x1c0
  401b84:	ldr	x0, [x0]
  401b88:	mov	x1, x0
  401b8c:	mov	w0, #0x20                  	// #32
  401b90:	bl	4012b0 <putwc@plt>
  401b94:	ldr	x0, [sp, #48]
  401b98:	add	x0, x0, #0x1
  401b9c:	str	x0, [sp, #48]
  401ba0:	ldr	x1, [sp, #48]
  401ba4:	ldr	x0, [sp, #56]
  401ba8:	cmp	x1, x0
  401bac:	b.cc	401b7c <ferror@plt+0x72c>  // b.lo, b.ul, b.last
  401bb0:	mov	w0, #0x1                   	// #1
  401bb4:	str	w0, [sp, #40]
  401bb8:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401bbc:	add	x0, x0, #0x1c0
  401bc0:	ldr	x0, [x0]
  401bc4:	mov	x1, x0
  401bc8:	ldr	w0, [sp, #36]
  401bcc:	bl	4012b0 <putwc@plt>
  401bd0:	b	401b08 <ferror@plt+0x6b8>
  401bd4:	nop
  401bd8:	mov	w0, #0x0                   	// #0
  401bdc:	ldp	x29, x30, [sp], #64
  401be0:	ret
  401be4:	stp	x29, x30, [sp, #-80]!
  401be8:	mov	x29, sp
  401bec:	str	x19, [sp, #16]
  401bf0:	str	w0, [sp, #44]
  401bf4:	str	x1, [sp, #32]
  401bf8:	str	xzr, [sp, #72]
  401bfc:	str	xzr, [sp, #64]
  401c00:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401c04:	add	x1, x0, #0xb58
  401c08:	mov	w0, #0x6                   	// #6
  401c0c:	bl	401440 <setlocale@plt>
  401c10:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401c14:	add	x1, x0, #0xb60
  401c18:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401c1c:	add	x0, x0, #0xb78
  401c20:	bl	401250 <bindtextdomain@plt>
  401c24:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401c28:	add	x0, x0, #0xb78
  401c2c:	bl	4012f0 <textdomain@plt>
  401c30:	bl	40176c <ferror@plt+0x31c>
  401c34:	nop
  401c38:	mov	x4, #0x0                   	// #0
  401c3c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401c40:	add	x3, x0, #0xc18
  401c44:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401c48:	add	x2, x0, #0xbd8
  401c4c:	ldr	x1, [sp, #32]
  401c50:	ldr	w0, [sp, #44]
  401c54:	bl	401300 <getopt_long@plt>
  401c58:	str	w0, [sp, #60]
  401c5c:	ldr	w0, [sp, #60]
  401c60:	cmn	w0, #0x1
  401c64:	b.eq	401cf8 <ferror@plt+0x8a8>  // b.none
  401c68:	ldr	w0, [sp, #60]
  401c6c:	cmp	w0, #0x56
  401c70:	b.eq	401c84 <ferror@plt+0x834>  // b.none
  401c74:	ldr	w0, [sp, #60]
  401c78:	cmp	w0, #0x68
  401c7c:	b.eq	401cb8 <ferror@plt+0x868>  // b.none
  401c80:	b	401cbc <ferror@plt+0x86c>
  401c84:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401c88:	add	x0, x0, #0xb88
  401c8c:	bl	401410 <gettext@plt>
  401c90:	mov	x3, x0
  401c94:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401c98:	add	x0, x0, #0x1d0
  401c9c:	ldr	x1, [x0]
  401ca0:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401ca4:	add	x2, x0, #0xb98
  401ca8:	mov	x0, x3
  401cac:	bl	4013e0 <printf@plt>
  401cb0:	mov	w0, #0x0                   	// #0
  401cb4:	bl	401190 <exit@plt>
  401cb8:	bl	40178c <ferror@plt+0x33c>
  401cbc:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401cc0:	add	x0, x0, #0x1b8
  401cc4:	ldr	x19, [x0]
  401cc8:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401ccc:	add	x0, x0, #0xbb0
  401cd0:	bl	401410 <gettext@plt>
  401cd4:	mov	x1, x0
  401cd8:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401cdc:	add	x0, x0, #0x1d0
  401ce0:	ldr	x0, [x0]
  401ce4:	mov	x2, x0
  401ce8:	mov	x0, x19
  401cec:	bl	401420 <fprintf@plt>
  401cf0:	mov	w0, #0x1                   	// #1
  401cf4:	bl	401190 <exit@plt>
  401cf8:	ldr	w0, [sp, #44]
  401cfc:	cmp	w0, #0x1
  401d00:	b.le	401d34 <ferror@plt+0x8e4>
  401d04:	ldr	x0, [sp, #32]
  401d08:	add	x0, x0, #0x8
  401d0c:	str	x0, [sp, #32]
  401d10:	ldr	x0, [sp, #32]
  401d14:	ldr	x19, [x0]
  401d18:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401d1c:	add	x0, x0, #0xbe8
  401d20:	bl	401410 <gettext@plt>
  401d24:	mov	x1, x0
  401d28:	mov	x0, x19
  401d2c:	bl	402f80 <ferror@plt+0x1b30>
  401d30:	str	x0, [sp, #72]
  401d34:	ldr	w0, [sp, #44]
  401d38:	cmp	w0, #0x2
  401d3c:	b.le	401d70 <ferror@plt+0x920>
  401d40:	ldr	x0, [sp, #32]
  401d44:	add	x0, x0, #0x8
  401d48:	str	x0, [sp, #32]
  401d4c:	ldr	x0, [sp, #32]
  401d50:	ldr	x19, [x0]
  401d54:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  401d58:	add	x0, x0, #0xbf8
  401d5c:	bl	401410 <gettext@plt>
  401d60:	mov	x1, x0
  401d64:	mov	x0, x19
  401d68:	bl	402f80 <ferror@plt+0x1b30>
  401d6c:	str	x0, [sp, #64]
  401d70:	nop
  401d74:	ldr	x1, [sp, #64]
  401d78:	ldr	x0, [sp, #72]
  401d7c:	bl	401894 <ferror@plt+0x444>
  401d80:	cmp	w0, #0x0
  401d84:	b.ne	401d74 <ferror@plt+0x924>  // b.any
  401d88:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401d8c:	add	x0, x0, #0x1c0
  401d90:	ldr	x0, [x0]
  401d94:	bl	4013a0 <fflush@plt>
  401d98:	mov	w0, #0x0                   	// #0
  401d9c:	ldr	x19, [sp, #16]
  401da0:	ldp	x29, x30, [sp], #80
  401da4:	ret
  401da8:	sub	sp, sp, #0x10
  401dac:	str	w0, [sp, #12]
  401db0:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  401db4:	add	x0, x0, #0x1a0
  401db8:	ldr	w1, [sp, #12]
  401dbc:	str	w1, [x0]
  401dc0:	nop
  401dc4:	add	sp, sp, #0x10
  401dc8:	ret
  401dcc:	sub	sp, sp, #0x10
  401dd0:	str	x0, [sp, #8]
  401dd4:	str	w1, [sp, #4]
  401dd8:	str	w2, [sp]
  401ddc:	b	401e2c <ferror@plt+0x9dc>
  401de0:	ldr	x0, [sp, #8]
  401de4:	ldr	x1, [x0]
  401de8:	ldrsw	x0, [sp, #4]
  401dec:	mov	x2, #0x0                   	// #0
  401df0:	umulh	x0, x1, x0
  401df4:	cmp	x0, #0x0
  401df8:	b.eq	401e00 <ferror@plt+0x9b0>  // b.none
  401dfc:	mov	x2, #0x1                   	// #1
  401e00:	mov	x0, x2
  401e04:	cmp	x0, #0x0
  401e08:	b.eq	401e14 <ferror@plt+0x9c4>  // b.none
  401e0c:	mov	w0, #0xffffffde            	// #-34
  401e10:	b	401e44 <ferror@plt+0x9f4>
  401e14:	ldr	x0, [sp, #8]
  401e18:	ldr	x1, [x0]
  401e1c:	ldrsw	x0, [sp, #4]
  401e20:	mul	x1, x1, x0
  401e24:	ldr	x0, [sp, #8]
  401e28:	str	x1, [x0]
  401e2c:	ldr	w0, [sp]
  401e30:	sub	w1, w0, #0x1
  401e34:	str	w1, [sp]
  401e38:	cmp	w0, #0x0
  401e3c:	b.ne	401de0 <ferror@plt+0x990>  // b.any
  401e40:	mov	w0, #0x0                   	// #0
  401e44:	add	sp, sp, #0x10
  401e48:	ret
  401e4c:	stp	x29, x30, [sp, #-192]!
  401e50:	mov	x29, sp
  401e54:	str	x0, [sp, #40]
  401e58:	str	x1, [sp, #32]
  401e5c:	str	x2, [sp, #24]
  401e60:	str	xzr, [sp, #176]
  401e64:	mov	w0, #0x400                 	// #1024
  401e68:	str	w0, [sp, #172]
  401e6c:	str	wzr, [sp, #168]
  401e70:	str	wzr, [sp, #164]
  401e74:	str	wzr, [sp, #160]
  401e78:	ldr	x0, [sp, #32]
  401e7c:	str	xzr, [x0]
  401e80:	ldr	x0, [sp, #40]
  401e84:	cmp	x0, #0x0
  401e88:	b.eq	401e9c <ferror@plt+0xa4c>  // b.none
  401e8c:	ldr	x0, [sp, #40]
  401e90:	ldrsb	w0, [x0]
  401e94:	cmp	w0, #0x0
  401e98:	b.ne	401ea8 <ferror@plt+0xa58>  // b.any
  401e9c:	mov	w0, #0xffffffea            	// #-22
  401ea0:	str	w0, [sp, #168]
  401ea4:	b	402490 <ferror@plt+0x1040>
  401ea8:	ldr	x0, [sp, #40]
  401eac:	str	x0, [sp, #184]
  401eb0:	b	401ec0 <ferror@plt+0xa70>
  401eb4:	ldr	x0, [sp, #184]
  401eb8:	add	x0, x0, #0x1
  401ebc:	str	x0, [sp, #184]
  401ec0:	bl	401330 <__ctype_b_loc@plt>
  401ec4:	ldr	x1, [x0]
  401ec8:	ldr	x0, [sp, #184]
  401ecc:	ldrsb	w0, [x0]
  401ed0:	and	w0, w0, #0xff
  401ed4:	and	x0, x0, #0xff
  401ed8:	lsl	x0, x0, #1
  401edc:	add	x0, x1, x0
  401ee0:	ldrh	w0, [x0]
  401ee4:	and	w0, w0, #0x2000
  401ee8:	cmp	w0, #0x0
  401eec:	b.ne	401eb4 <ferror@plt+0xa64>  // b.any
  401ef0:	ldr	x0, [sp, #184]
  401ef4:	ldrsb	w0, [x0]
  401ef8:	cmp	w0, #0x2d
  401efc:	b.ne	401f0c <ferror@plt+0xabc>  // b.any
  401f00:	mov	w0, #0xffffffea            	// #-22
  401f04:	str	w0, [sp, #168]
  401f08:	b	402490 <ferror@plt+0x1040>
  401f0c:	bl	401400 <__errno_location@plt>
  401f10:	str	wzr, [x0]
  401f14:	str	xzr, [sp, #72]
  401f18:	add	x0, sp, #0x48
  401f1c:	mov	w2, #0x0                   	// #0
  401f20:	mov	x1, x0
  401f24:	ldr	x0, [sp, #40]
  401f28:	bl	4012c0 <strtoumax@plt>
  401f2c:	str	x0, [sp, #64]
  401f30:	ldr	x0, [sp, #72]
  401f34:	ldr	x1, [sp, #40]
  401f38:	cmp	x1, x0
  401f3c:	b.eq	401f68 <ferror@plt+0xb18>  // b.none
  401f40:	bl	401400 <__errno_location@plt>
  401f44:	ldr	w0, [x0]
  401f48:	cmp	w0, #0x0
  401f4c:	b.eq	401f94 <ferror@plt+0xb44>  // b.none
  401f50:	ldr	x0, [sp, #64]
  401f54:	cmn	x0, #0x1
  401f58:	b.eq	401f68 <ferror@plt+0xb18>  // b.none
  401f5c:	ldr	x0, [sp, #64]
  401f60:	cmp	x0, #0x0
  401f64:	b.ne	401f94 <ferror@plt+0xb44>  // b.any
  401f68:	bl	401400 <__errno_location@plt>
  401f6c:	ldr	w0, [x0]
  401f70:	cmp	w0, #0x0
  401f74:	b.eq	401f88 <ferror@plt+0xb38>  // b.none
  401f78:	bl	401400 <__errno_location@plt>
  401f7c:	ldr	w0, [x0]
  401f80:	neg	w0, w0
  401f84:	b	401f8c <ferror@plt+0xb3c>
  401f88:	mov	w0, #0xffffffea            	// #-22
  401f8c:	str	w0, [sp, #168]
  401f90:	b	402490 <ferror@plt+0x1040>
  401f94:	ldr	x0, [sp, #72]
  401f98:	cmp	x0, #0x0
  401f9c:	b.eq	402478 <ferror@plt+0x1028>  // b.none
  401fa0:	ldr	x0, [sp, #72]
  401fa4:	ldrsb	w0, [x0]
  401fa8:	cmp	w0, #0x0
  401fac:	b.eq	402478 <ferror@plt+0x1028>  // b.none
  401fb0:	ldr	x0, [sp, #72]
  401fb4:	str	x0, [sp, #184]
  401fb8:	ldr	x0, [sp, #184]
  401fbc:	add	x0, x0, #0x1
  401fc0:	ldrsb	w0, [x0]
  401fc4:	cmp	w0, #0x69
  401fc8:	b.ne	402014 <ferror@plt+0xbc4>  // b.any
  401fcc:	ldr	x0, [sp, #184]
  401fd0:	add	x0, x0, #0x2
  401fd4:	ldrsb	w0, [x0]
  401fd8:	cmp	w0, #0x42
  401fdc:	b.eq	401ff4 <ferror@plt+0xba4>  // b.none
  401fe0:	ldr	x0, [sp, #184]
  401fe4:	add	x0, x0, #0x2
  401fe8:	ldrsb	w0, [x0]
  401fec:	cmp	w0, #0x62
  401ff0:	b.ne	402014 <ferror@plt+0xbc4>  // b.any
  401ff4:	ldr	x0, [sp, #184]
  401ff8:	add	x0, x0, #0x3
  401ffc:	ldrsb	w0, [x0]
  402000:	cmp	w0, #0x0
  402004:	b.ne	402014 <ferror@plt+0xbc4>  // b.any
  402008:	mov	w0, #0x400                 	// #1024
  40200c:	str	w0, [sp, #172]
  402010:	b	40224c <ferror@plt+0xdfc>
  402014:	ldr	x0, [sp, #184]
  402018:	add	x0, x0, #0x1
  40201c:	ldrsb	w0, [x0]
  402020:	cmp	w0, #0x42
  402024:	b.eq	40203c <ferror@plt+0xbec>  // b.none
  402028:	ldr	x0, [sp, #184]
  40202c:	add	x0, x0, #0x1
  402030:	ldrsb	w0, [x0]
  402034:	cmp	w0, #0x62
  402038:	b.ne	40205c <ferror@plt+0xc0c>  // b.any
  40203c:	ldr	x0, [sp, #184]
  402040:	add	x0, x0, #0x2
  402044:	ldrsb	w0, [x0]
  402048:	cmp	w0, #0x0
  40204c:	b.ne	40205c <ferror@plt+0xc0c>  // b.any
  402050:	mov	w0, #0x3e8                 	// #1000
  402054:	str	w0, [sp, #172]
  402058:	b	40224c <ferror@plt+0xdfc>
  40205c:	ldr	x0, [sp, #184]
  402060:	add	x0, x0, #0x1
  402064:	ldrsb	w0, [x0]
  402068:	cmp	w0, #0x0
  40206c:	b.eq	40224c <ferror@plt+0xdfc>  // b.none
  402070:	bl	401200 <localeconv@plt>
  402074:	str	x0, [sp, #128]
  402078:	ldr	x0, [sp, #128]
  40207c:	cmp	x0, #0x0
  402080:	b.eq	402090 <ferror@plt+0xc40>  // b.none
  402084:	ldr	x0, [sp, #128]
  402088:	ldr	x0, [x0]
  40208c:	b	402094 <ferror@plt+0xc44>
  402090:	mov	x0, #0x0                   	// #0
  402094:	str	x0, [sp, #120]
  402098:	ldr	x0, [sp, #120]
  40209c:	cmp	x0, #0x0
  4020a0:	b.eq	4020b0 <ferror@plt+0xc60>  // b.none
  4020a4:	ldr	x0, [sp, #120]
  4020a8:	bl	401170 <strlen@plt>
  4020ac:	b	4020b4 <ferror@plt+0xc64>
  4020b0:	mov	x0, #0x0                   	// #0
  4020b4:	str	x0, [sp, #112]
  4020b8:	ldr	x0, [sp, #176]
  4020bc:	cmp	x0, #0x0
  4020c0:	b.ne	402240 <ferror@plt+0xdf0>  // b.any
  4020c4:	ldr	x0, [sp, #184]
  4020c8:	ldrsb	w0, [x0]
  4020cc:	cmp	w0, #0x0
  4020d0:	b.eq	402240 <ferror@plt+0xdf0>  // b.none
  4020d4:	ldr	x0, [sp, #120]
  4020d8:	cmp	x0, #0x0
  4020dc:	b.eq	402240 <ferror@plt+0xdf0>  // b.none
  4020e0:	ldr	x2, [sp, #112]
  4020e4:	ldr	x1, [sp, #184]
  4020e8:	ldr	x0, [sp, #120]
  4020ec:	bl	401240 <strncmp@plt>
  4020f0:	cmp	w0, #0x0
  4020f4:	b.ne	402240 <ferror@plt+0xdf0>  // b.any
  4020f8:	ldr	x1, [sp, #184]
  4020fc:	ldr	x0, [sp, #112]
  402100:	add	x0, x1, x0
  402104:	str	x0, [sp, #104]
  402108:	ldr	x0, [sp, #104]
  40210c:	str	x0, [sp, #184]
  402110:	b	40212c <ferror@plt+0xcdc>
  402114:	ldr	w0, [sp, #160]
  402118:	add	w0, w0, #0x1
  40211c:	str	w0, [sp, #160]
  402120:	ldr	x0, [sp, #184]
  402124:	add	x0, x0, #0x1
  402128:	str	x0, [sp, #184]
  40212c:	ldr	x0, [sp, #184]
  402130:	ldrsb	w0, [x0]
  402134:	cmp	w0, #0x30
  402138:	b.eq	402114 <ferror@plt+0xcc4>  // b.none
  40213c:	ldr	x0, [sp, #184]
  402140:	str	x0, [sp, #104]
  402144:	bl	401330 <__ctype_b_loc@plt>
  402148:	ldr	x1, [x0]
  40214c:	ldr	x0, [sp, #104]
  402150:	ldrsb	w0, [x0]
  402154:	sxtb	x0, w0
  402158:	lsl	x0, x0, #1
  40215c:	add	x0, x1, x0
  402160:	ldrh	w0, [x0]
  402164:	and	w0, w0, #0x800
  402168:	cmp	w0, #0x0
  40216c:	b.eq	4021f8 <ferror@plt+0xda8>  // b.none
  402170:	bl	401400 <__errno_location@plt>
  402174:	str	wzr, [x0]
  402178:	str	xzr, [sp, #72]
  40217c:	add	x0, sp, #0x48
  402180:	mov	w2, #0x0                   	// #0
  402184:	mov	x1, x0
  402188:	ldr	x0, [sp, #104]
  40218c:	bl	4012c0 <strtoumax@plt>
  402190:	str	x0, [sp, #176]
  402194:	ldr	x0, [sp, #72]
  402198:	ldr	x1, [sp, #104]
  40219c:	cmp	x1, x0
  4021a0:	b.eq	4021cc <ferror@plt+0xd7c>  // b.none
  4021a4:	bl	401400 <__errno_location@plt>
  4021a8:	ldr	w0, [x0]
  4021ac:	cmp	w0, #0x0
  4021b0:	b.eq	402200 <ferror@plt+0xdb0>  // b.none
  4021b4:	ldr	x0, [sp, #176]
  4021b8:	cmn	x0, #0x1
  4021bc:	b.eq	4021cc <ferror@plt+0xd7c>  // b.none
  4021c0:	ldr	x0, [sp, #176]
  4021c4:	cmp	x0, #0x0
  4021c8:	b.ne	402200 <ferror@plt+0xdb0>  // b.any
  4021cc:	bl	401400 <__errno_location@plt>
  4021d0:	ldr	w0, [x0]
  4021d4:	cmp	w0, #0x0
  4021d8:	b.eq	4021ec <ferror@plt+0xd9c>  // b.none
  4021dc:	bl	401400 <__errno_location@plt>
  4021e0:	ldr	w0, [x0]
  4021e4:	neg	w0, w0
  4021e8:	b	4021f0 <ferror@plt+0xda0>
  4021ec:	mov	w0, #0xffffffea            	// #-22
  4021f0:	str	w0, [sp, #168]
  4021f4:	b	402490 <ferror@plt+0x1040>
  4021f8:	ldr	x0, [sp, #184]
  4021fc:	str	x0, [sp, #72]
  402200:	ldr	x0, [sp, #176]
  402204:	cmp	x0, #0x0
  402208:	b.eq	402234 <ferror@plt+0xde4>  // b.none
  40220c:	ldr	x0, [sp, #72]
  402210:	cmp	x0, #0x0
  402214:	b.eq	402228 <ferror@plt+0xdd8>  // b.none
  402218:	ldr	x0, [sp, #72]
  40221c:	ldrsb	w0, [x0]
  402220:	cmp	w0, #0x0
  402224:	b.ne	402234 <ferror@plt+0xde4>  // b.any
  402228:	mov	w0, #0xffffffea            	// #-22
  40222c:	str	w0, [sp, #168]
  402230:	b	402490 <ferror@plt+0x1040>
  402234:	ldr	x0, [sp, #72]
  402238:	str	x0, [sp, #184]
  40223c:	b	401fb8 <ferror@plt+0xb68>
  402240:	mov	w0, #0xffffffea            	// #-22
  402244:	str	w0, [sp, #168]
  402248:	b	402490 <ferror@plt+0x1040>
  40224c:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402250:	add	x0, x0, #0x1a8
  402254:	ldr	x2, [x0]
  402258:	ldr	x0, [sp, #184]
  40225c:	ldrsb	w0, [x0]
  402260:	mov	w1, w0
  402264:	mov	x0, x2
  402268:	bl	401390 <strchr@plt>
  40226c:	str	x0, [sp, #96]
  402270:	ldr	x0, [sp, #96]
  402274:	cmp	x0, #0x0
  402278:	b.eq	40229c <ferror@plt+0xe4c>  // b.none
  40227c:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402280:	add	x0, x0, #0x1a8
  402284:	ldr	x0, [x0]
  402288:	ldr	x1, [sp, #96]
  40228c:	sub	x0, x1, x0
  402290:	add	w0, w0, #0x1
  402294:	str	w0, [sp, #164]
  402298:	b	4022f8 <ferror@plt+0xea8>
  40229c:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4022a0:	add	x0, x0, #0x1b0
  4022a4:	ldr	x2, [x0]
  4022a8:	ldr	x0, [sp, #184]
  4022ac:	ldrsb	w0, [x0]
  4022b0:	mov	w1, w0
  4022b4:	mov	x0, x2
  4022b8:	bl	401390 <strchr@plt>
  4022bc:	str	x0, [sp, #96]
  4022c0:	ldr	x0, [sp, #96]
  4022c4:	cmp	x0, #0x0
  4022c8:	b.eq	4022ec <ferror@plt+0xe9c>  // b.none
  4022cc:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4022d0:	add	x0, x0, #0x1b0
  4022d4:	ldr	x0, [x0]
  4022d8:	ldr	x1, [sp, #96]
  4022dc:	sub	x0, x1, x0
  4022e0:	add	w0, w0, #0x1
  4022e4:	str	w0, [sp, #164]
  4022e8:	b	4022f8 <ferror@plt+0xea8>
  4022ec:	mov	w0, #0xffffffea            	// #-22
  4022f0:	str	w0, [sp, #168]
  4022f4:	b	402490 <ferror@plt+0x1040>
  4022f8:	add	x0, sp, #0x40
  4022fc:	ldr	w2, [sp, #164]
  402300:	ldr	w1, [sp, #172]
  402304:	bl	401dcc <ferror@plt+0x97c>
  402308:	str	w0, [sp, #168]
  40230c:	ldr	x0, [sp, #24]
  402310:	cmp	x0, #0x0
  402314:	b.eq	402324 <ferror@plt+0xed4>  // b.none
  402318:	ldr	x0, [sp, #24]
  40231c:	ldr	w1, [sp, #164]
  402320:	str	w1, [x0]
  402324:	ldr	x0, [sp, #176]
  402328:	cmp	x0, #0x0
  40232c:	b.eq	402480 <ferror@plt+0x1030>  // b.none
  402330:	ldr	w0, [sp, #164]
  402334:	cmp	w0, #0x0
  402338:	b.eq	402480 <ferror@plt+0x1030>  // b.none
  40233c:	mov	x0, #0xa                   	// #10
  402340:	str	x0, [sp, #144]
  402344:	mov	x0, #0x1                   	// #1
  402348:	str	x0, [sp, #136]
  40234c:	mov	x0, #0x1                   	// #1
  402350:	str	x0, [sp, #56]
  402354:	add	x0, sp, #0x38
  402358:	ldr	w2, [sp, #164]
  40235c:	ldr	w1, [sp, #172]
  402360:	bl	401dcc <ferror@plt+0x97c>
  402364:	b	402380 <ferror@plt+0xf30>
  402368:	ldr	x1, [sp, #144]
  40236c:	mov	x0, x1
  402370:	lsl	x0, x0, #2
  402374:	add	x0, x0, x1
  402378:	lsl	x0, x0, #1
  40237c:	str	x0, [sp, #144]
  402380:	ldr	x1, [sp, #144]
  402384:	ldr	x0, [sp, #176]
  402388:	cmp	x1, x0
  40238c:	b.cc	402368 <ferror@plt+0xf18>  // b.lo, b.ul, b.last
  402390:	str	wzr, [sp, #156]
  402394:	b	4023bc <ferror@plt+0xf6c>
  402398:	ldr	x1, [sp, #144]
  40239c:	mov	x0, x1
  4023a0:	lsl	x0, x0, #2
  4023a4:	add	x0, x0, x1
  4023a8:	lsl	x0, x0, #1
  4023ac:	str	x0, [sp, #144]
  4023b0:	ldr	w0, [sp, #156]
  4023b4:	add	w0, w0, #0x1
  4023b8:	str	w0, [sp, #156]
  4023bc:	ldr	w1, [sp, #156]
  4023c0:	ldr	w0, [sp, #160]
  4023c4:	cmp	w1, w0
  4023c8:	b.lt	402398 <ferror@plt+0xf48>  // b.tstop
  4023cc:	ldr	x2, [sp, #176]
  4023d0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4023d4:	movk	x0, #0xcccd
  4023d8:	umulh	x0, x2, x0
  4023dc:	lsr	x1, x0, #3
  4023e0:	mov	x0, x1
  4023e4:	lsl	x0, x0, #2
  4023e8:	add	x0, x0, x1
  4023ec:	lsl	x0, x0, #1
  4023f0:	sub	x1, x2, x0
  4023f4:	mov	w0, w1
  4023f8:	str	w0, [sp, #92]
  4023fc:	ldr	x1, [sp, #144]
  402400:	ldr	x0, [sp, #136]
  402404:	udiv	x0, x1, x0
  402408:	str	x0, [sp, #80]
  40240c:	ldr	x1, [sp, #176]
  402410:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402414:	movk	x0, #0xcccd
  402418:	umulh	x0, x1, x0
  40241c:	lsr	x0, x0, #3
  402420:	str	x0, [sp, #176]
  402424:	ldr	x1, [sp, #136]
  402428:	mov	x0, x1
  40242c:	lsl	x0, x0, #2
  402430:	add	x0, x0, x1
  402434:	lsl	x0, x0, #1
  402438:	str	x0, [sp, #136]
  40243c:	ldr	w0, [sp, #92]
  402440:	cmp	w0, #0x0
  402444:	b.eq	402468 <ferror@plt+0x1018>  // b.none
  402448:	ldr	x1, [sp, #56]
  40244c:	ldr	w0, [sp, #92]
  402450:	ldr	x2, [sp, #80]
  402454:	udiv	x0, x2, x0
  402458:	udiv	x1, x1, x0
  40245c:	ldr	x0, [sp, #64]
  402460:	add	x0, x1, x0
  402464:	str	x0, [sp, #64]
  402468:	ldr	x0, [sp, #176]
  40246c:	cmp	x0, #0x0
  402470:	b.ne	4023cc <ferror@plt+0xf7c>  // b.any
  402474:	b	402484 <ferror@plt+0x1034>
  402478:	nop
  40247c:	b	402484 <ferror@plt+0x1034>
  402480:	nop
  402484:	ldr	x1, [sp, #64]
  402488:	ldr	x0, [sp, #32]
  40248c:	str	x1, [x0]
  402490:	ldr	w0, [sp, #168]
  402494:	cmp	w0, #0x0
  402498:	b.ge	4024b0 <ferror@plt+0x1060>  // b.tcont
  40249c:	bl	401400 <__errno_location@plt>
  4024a0:	mov	x1, x0
  4024a4:	ldr	w0, [sp, #168]
  4024a8:	neg	w0, w0
  4024ac:	str	w0, [x1]
  4024b0:	ldr	w0, [sp, #168]
  4024b4:	ldp	x29, x30, [sp], #192
  4024b8:	ret
  4024bc:	stp	x29, x30, [sp, #-32]!
  4024c0:	mov	x29, sp
  4024c4:	str	x0, [sp, #24]
  4024c8:	str	x1, [sp, #16]
  4024cc:	mov	x2, #0x0                   	// #0
  4024d0:	ldr	x1, [sp, #16]
  4024d4:	ldr	x0, [sp, #24]
  4024d8:	bl	401e4c <ferror@plt+0x9fc>
  4024dc:	ldp	x29, x30, [sp], #32
  4024e0:	ret
  4024e4:	stp	x29, x30, [sp, #-48]!
  4024e8:	mov	x29, sp
  4024ec:	str	x0, [sp, #24]
  4024f0:	str	x1, [sp, #16]
  4024f4:	ldr	x0, [sp, #24]
  4024f8:	str	x0, [sp, #40]
  4024fc:	b	40250c <ferror@plt+0x10bc>
  402500:	ldr	x0, [sp, #40]
  402504:	add	x0, x0, #0x1
  402508:	str	x0, [sp, #40]
  40250c:	ldr	x0, [sp, #40]
  402510:	cmp	x0, #0x0
  402514:	b.eq	402558 <ferror@plt+0x1108>  // b.none
  402518:	ldr	x0, [sp, #40]
  40251c:	ldrsb	w0, [x0]
  402520:	cmp	w0, #0x0
  402524:	b.eq	402558 <ferror@plt+0x1108>  // b.none
  402528:	bl	401330 <__ctype_b_loc@plt>
  40252c:	ldr	x1, [x0]
  402530:	ldr	x0, [sp, #40]
  402534:	ldrsb	w0, [x0]
  402538:	and	w0, w0, #0xff
  40253c:	and	x0, x0, #0xff
  402540:	lsl	x0, x0, #1
  402544:	add	x0, x1, x0
  402548:	ldrh	w0, [x0]
  40254c:	and	w0, w0, #0x800
  402550:	cmp	w0, #0x0
  402554:	b.ne	402500 <ferror@plt+0x10b0>  // b.any
  402558:	ldr	x0, [sp, #16]
  40255c:	cmp	x0, #0x0
  402560:	b.eq	402570 <ferror@plt+0x1120>  // b.none
  402564:	ldr	x0, [sp, #16]
  402568:	ldr	x1, [sp, #40]
  40256c:	str	x1, [x0]
  402570:	ldr	x0, [sp, #40]
  402574:	cmp	x0, #0x0
  402578:	b.eq	4025a4 <ferror@plt+0x1154>  // b.none
  40257c:	ldr	x1, [sp, #40]
  402580:	ldr	x0, [sp, #24]
  402584:	cmp	x1, x0
  402588:	b.ls	4025a4 <ferror@plt+0x1154>  // b.plast
  40258c:	ldr	x0, [sp, #40]
  402590:	ldrsb	w0, [x0]
  402594:	cmp	w0, #0x0
  402598:	b.ne	4025a4 <ferror@plt+0x1154>  // b.any
  40259c:	mov	w0, #0x1                   	// #1
  4025a0:	b	4025a8 <ferror@plt+0x1158>
  4025a4:	mov	w0, #0x0                   	// #0
  4025a8:	ldp	x29, x30, [sp], #48
  4025ac:	ret
  4025b0:	stp	x29, x30, [sp, #-48]!
  4025b4:	mov	x29, sp
  4025b8:	str	x0, [sp, #24]
  4025bc:	str	x1, [sp, #16]
  4025c0:	ldr	x0, [sp, #24]
  4025c4:	str	x0, [sp, #40]
  4025c8:	b	4025d8 <ferror@plt+0x1188>
  4025cc:	ldr	x0, [sp, #40]
  4025d0:	add	x0, x0, #0x1
  4025d4:	str	x0, [sp, #40]
  4025d8:	ldr	x0, [sp, #40]
  4025dc:	cmp	x0, #0x0
  4025e0:	b.eq	402624 <ferror@plt+0x11d4>  // b.none
  4025e4:	ldr	x0, [sp, #40]
  4025e8:	ldrsb	w0, [x0]
  4025ec:	cmp	w0, #0x0
  4025f0:	b.eq	402624 <ferror@plt+0x11d4>  // b.none
  4025f4:	bl	401330 <__ctype_b_loc@plt>
  4025f8:	ldr	x1, [x0]
  4025fc:	ldr	x0, [sp, #40]
  402600:	ldrsb	w0, [x0]
  402604:	and	w0, w0, #0xff
  402608:	and	x0, x0, #0xff
  40260c:	lsl	x0, x0, #1
  402610:	add	x0, x1, x0
  402614:	ldrh	w0, [x0]
  402618:	and	w0, w0, #0x1000
  40261c:	cmp	w0, #0x0
  402620:	b.ne	4025cc <ferror@plt+0x117c>  // b.any
  402624:	ldr	x0, [sp, #16]
  402628:	cmp	x0, #0x0
  40262c:	b.eq	40263c <ferror@plt+0x11ec>  // b.none
  402630:	ldr	x0, [sp, #16]
  402634:	ldr	x1, [sp, #40]
  402638:	str	x1, [x0]
  40263c:	ldr	x0, [sp, #40]
  402640:	cmp	x0, #0x0
  402644:	b.eq	402670 <ferror@plt+0x1220>  // b.none
  402648:	ldr	x1, [sp, #40]
  40264c:	ldr	x0, [sp, #24]
  402650:	cmp	x1, x0
  402654:	b.ls	402670 <ferror@plt+0x1220>  // b.plast
  402658:	ldr	x0, [sp, #40]
  40265c:	ldrsb	w0, [x0]
  402660:	cmp	w0, #0x0
  402664:	b.ne	402670 <ferror@plt+0x1220>  // b.any
  402668:	mov	w0, #0x1                   	// #1
  40266c:	b	402674 <ferror@plt+0x1224>
  402670:	mov	w0, #0x0                   	// #0
  402674:	ldp	x29, x30, [sp], #48
  402678:	ret
  40267c:	stp	x29, x30, [sp, #-256]!
  402680:	mov	x29, sp
  402684:	str	x0, [sp, #24]
  402688:	str	x1, [sp, #16]
  40268c:	str	x2, [sp, #208]
  402690:	str	x3, [sp, #216]
  402694:	str	x4, [sp, #224]
  402698:	str	x5, [sp, #232]
  40269c:	str	x6, [sp, #240]
  4026a0:	str	x7, [sp, #248]
  4026a4:	str	q0, [sp, #80]
  4026a8:	str	q1, [sp, #96]
  4026ac:	str	q2, [sp, #112]
  4026b0:	str	q3, [sp, #128]
  4026b4:	str	q4, [sp, #144]
  4026b8:	str	q5, [sp, #160]
  4026bc:	str	q6, [sp, #176]
  4026c0:	str	q7, [sp, #192]
  4026c4:	add	x0, sp, #0x100
  4026c8:	str	x0, [sp, #32]
  4026cc:	add	x0, sp, #0x100
  4026d0:	str	x0, [sp, #40]
  4026d4:	add	x0, sp, #0xd0
  4026d8:	str	x0, [sp, #48]
  4026dc:	mov	w0, #0xffffffd0            	// #-48
  4026e0:	str	w0, [sp, #56]
  4026e4:	mov	w0, #0xffffff80            	// #-128
  4026e8:	str	w0, [sp, #60]
  4026ec:	ldr	w1, [sp, #56]
  4026f0:	ldr	x0, [sp, #32]
  4026f4:	cmp	w1, #0x0
  4026f8:	b.lt	40270c <ferror@plt+0x12bc>  // b.tstop
  4026fc:	add	x1, x0, #0xf
  402700:	and	x1, x1, #0xfffffffffffffff8
  402704:	str	x1, [sp, #32]
  402708:	b	40273c <ferror@plt+0x12ec>
  40270c:	add	w2, w1, #0x8
  402710:	str	w2, [sp, #56]
  402714:	ldr	w2, [sp, #56]
  402718:	cmp	w2, #0x0
  40271c:	b.le	402730 <ferror@plt+0x12e0>
  402720:	add	x1, x0, #0xf
  402724:	and	x1, x1, #0xfffffffffffffff8
  402728:	str	x1, [sp, #32]
  40272c:	b	40273c <ferror@plt+0x12ec>
  402730:	ldr	x2, [sp, #40]
  402734:	sxtw	x0, w1
  402738:	add	x0, x2, x0
  40273c:	ldr	x0, [x0]
  402740:	str	x0, [sp, #72]
  402744:	ldr	x0, [sp, #72]
  402748:	cmp	x0, #0x0
  40274c:	b.eq	4027ec <ferror@plt+0x139c>  // b.none
  402750:	ldr	w1, [sp, #56]
  402754:	ldr	x0, [sp, #32]
  402758:	cmp	w1, #0x0
  40275c:	b.lt	402770 <ferror@plt+0x1320>  // b.tstop
  402760:	add	x1, x0, #0xf
  402764:	and	x1, x1, #0xfffffffffffffff8
  402768:	str	x1, [sp, #32]
  40276c:	b	4027a0 <ferror@plt+0x1350>
  402770:	add	w2, w1, #0x8
  402774:	str	w2, [sp, #56]
  402778:	ldr	w2, [sp, #56]
  40277c:	cmp	w2, #0x0
  402780:	b.le	402794 <ferror@plt+0x1344>
  402784:	add	x1, x0, #0xf
  402788:	and	x1, x1, #0xfffffffffffffff8
  40278c:	str	x1, [sp, #32]
  402790:	b	4027a0 <ferror@plt+0x1350>
  402794:	ldr	x2, [sp, #40]
  402798:	sxtw	x0, w1
  40279c:	add	x0, x2, x0
  4027a0:	ldr	x0, [x0]
  4027a4:	str	x0, [sp, #64]
  4027a8:	ldr	x0, [sp, #64]
  4027ac:	cmp	x0, #0x0
  4027b0:	b.eq	4027f4 <ferror@plt+0x13a4>  // b.none
  4027b4:	ldr	x1, [sp, #72]
  4027b8:	ldr	x0, [sp, #24]
  4027bc:	bl	401310 <strcmp@plt>
  4027c0:	cmp	w0, #0x0
  4027c4:	b.ne	4027d0 <ferror@plt+0x1380>  // b.any
  4027c8:	mov	w0, #0x1                   	// #1
  4027cc:	b	40281c <ferror@plt+0x13cc>
  4027d0:	ldr	x1, [sp, #64]
  4027d4:	ldr	x0, [sp, #24]
  4027d8:	bl	401310 <strcmp@plt>
  4027dc:	cmp	w0, #0x0
  4027e0:	b.ne	4026ec <ferror@plt+0x129c>  // b.any
  4027e4:	mov	w0, #0x0                   	// #0
  4027e8:	b	40281c <ferror@plt+0x13cc>
  4027ec:	nop
  4027f0:	b	4027f8 <ferror@plt+0x13a8>
  4027f4:	nop
  4027f8:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4027fc:	add	x0, x0, #0x1a0
  402800:	ldr	w4, [x0]
  402804:	ldr	x3, [sp, #24]
  402808:	ldr	x2, [sp, #16]
  40280c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402810:	add	x1, x0, #0xc78
  402814:	mov	w0, w4
  402818:	bl	4013c0 <errx@plt>
  40281c:	ldp	x29, x30, [sp], #256
  402820:	ret
  402824:	sub	sp, sp, #0x20
  402828:	str	x0, [sp, #24]
  40282c:	str	x1, [sp, #16]
  402830:	str	w2, [sp, #12]
  402834:	b	402864 <ferror@plt+0x1414>
  402838:	ldr	x0, [sp, #24]
  40283c:	ldrsb	w1, [x0]
  402840:	ldr	w0, [sp, #12]
  402844:	sxtb	w0, w0
  402848:	cmp	w1, w0
  40284c:	b.ne	402858 <ferror@plt+0x1408>  // b.any
  402850:	ldr	x0, [sp, #24]
  402854:	b	40288c <ferror@plt+0x143c>
  402858:	ldr	x0, [sp, #24]
  40285c:	add	x0, x0, #0x1
  402860:	str	x0, [sp, #24]
  402864:	ldr	x0, [sp, #16]
  402868:	sub	x1, x0, #0x1
  40286c:	str	x1, [sp, #16]
  402870:	cmp	x0, #0x0
  402874:	b.eq	402888 <ferror@plt+0x1438>  // b.none
  402878:	ldr	x0, [sp, #24]
  40287c:	ldrsb	w0, [x0]
  402880:	cmp	w0, #0x0
  402884:	b.ne	402838 <ferror@plt+0x13e8>  // b.any
  402888:	mov	x0, #0x0                   	// #0
  40288c:	add	sp, sp, #0x20
  402890:	ret
  402894:	stp	x29, x30, [sp, #-48]!
  402898:	mov	x29, sp
  40289c:	str	x0, [sp, #24]
  4028a0:	str	x1, [sp, #16]
  4028a4:	ldr	x1, [sp, #16]
  4028a8:	ldr	x0, [sp, #24]
  4028ac:	bl	4029e8 <ferror@plt+0x1598>
  4028b0:	str	w0, [sp, #44]
  4028b4:	ldr	w0, [sp, #44]
  4028b8:	cmn	w0, #0x8, lsl #12
  4028bc:	b.lt	4028d0 <ferror@plt+0x1480>  // b.tstop
  4028c0:	ldr	w1, [sp, #44]
  4028c4:	mov	w0, #0x7fff                	// #32767
  4028c8:	cmp	w1, w0
  4028cc:	b.le	402904 <ferror@plt+0x14b4>
  4028d0:	bl	401400 <__errno_location@plt>
  4028d4:	mov	x1, x0
  4028d8:	mov	w0, #0x22                  	// #34
  4028dc:	str	w0, [x1]
  4028e0:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4028e4:	add	x0, x0, #0x1a0
  4028e8:	ldr	w4, [x0]
  4028ec:	ldr	x3, [sp, #24]
  4028f0:	ldr	x2, [sp, #16]
  4028f4:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4028f8:	add	x1, x0, #0xc78
  4028fc:	mov	w0, w4
  402900:	bl	401430 <err@plt>
  402904:	ldr	w0, [sp, #44]
  402908:	sxth	w0, w0
  40290c:	ldp	x29, x30, [sp], #48
  402910:	ret
  402914:	stp	x29, x30, [sp, #-64]!
  402918:	mov	x29, sp
  40291c:	str	x0, [sp, #40]
  402920:	str	x1, [sp, #32]
  402924:	str	w2, [sp, #28]
  402928:	ldr	w2, [sp, #28]
  40292c:	ldr	x1, [sp, #32]
  402930:	ldr	x0, [sp, #40]
  402934:	bl	402a68 <ferror@plt+0x1618>
  402938:	str	w0, [sp, #60]
  40293c:	ldr	w1, [sp, #60]
  402940:	mov	w0, #0xffff                	// #65535
  402944:	cmp	w1, w0
  402948:	b.ls	402980 <ferror@plt+0x1530>  // b.plast
  40294c:	bl	401400 <__errno_location@plt>
  402950:	mov	x1, x0
  402954:	mov	w0, #0x22                  	// #34
  402958:	str	w0, [x1]
  40295c:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402960:	add	x0, x0, #0x1a0
  402964:	ldr	w4, [x0]
  402968:	ldr	x3, [sp, #40]
  40296c:	ldr	x2, [sp, #32]
  402970:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402974:	add	x1, x0, #0xc78
  402978:	mov	w0, w4
  40297c:	bl	401430 <err@plt>
  402980:	ldr	w0, [sp, #60]
  402984:	and	w0, w0, #0xffff
  402988:	ldp	x29, x30, [sp], #64
  40298c:	ret
  402990:	stp	x29, x30, [sp, #-32]!
  402994:	mov	x29, sp
  402998:	str	x0, [sp, #24]
  40299c:	str	x1, [sp, #16]
  4029a0:	mov	w2, #0xa                   	// #10
  4029a4:	ldr	x1, [sp, #16]
  4029a8:	ldr	x0, [sp, #24]
  4029ac:	bl	402914 <ferror@plt+0x14c4>
  4029b0:	and	w0, w0, #0xffff
  4029b4:	ldp	x29, x30, [sp], #32
  4029b8:	ret
  4029bc:	stp	x29, x30, [sp, #-32]!
  4029c0:	mov	x29, sp
  4029c4:	str	x0, [sp, #24]
  4029c8:	str	x1, [sp, #16]
  4029cc:	mov	w2, #0x10                  	// #16
  4029d0:	ldr	x1, [sp, #16]
  4029d4:	ldr	x0, [sp, #24]
  4029d8:	bl	402914 <ferror@plt+0x14c4>
  4029dc:	and	w0, w0, #0xffff
  4029e0:	ldp	x29, x30, [sp], #32
  4029e4:	ret
  4029e8:	stp	x29, x30, [sp, #-48]!
  4029ec:	mov	x29, sp
  4029f0:	str	x0, [sp, #24]
  4029f4:	str	x1, [sp, #16]
  4029f8:	ldr	x1, [sp, #16]
  4029fc:	ldr	x0, [sp, #24]
  402a00:	bl	402b30 <ferror@plt+0x16e0>
  402a04:	str	x0, [sp, #40]
  402a08:	ldr	x1, [sp, #40]
  402a0c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  402a10:	cmp	x1, x0
  402a14:	b.lt	402a28 <ferror@plt+0x15d8>  // b.tstop
  402a18:	ldr	x1, [sp, #40]
  402a1c:	mov	x0, #0x7fffffff            	// #2147483647
  402a20:	cmp	x1, x0
  402a24:	b.le	402a5c <ferror@plt+0x160c>
  402a28:	bl	401400 <__errno_location@plt>
  402a2c:	mov	x1, x0
  402a30:	mov	w0, #0x22                  	// #34
  402a34:	str	w0, [x1]
  402a38:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402a3c:	add	x0, x0, #0x1a0
  402a40:	ldr	w4, [x0]
  402a44:	ldr	x3, [sp, #24]
  402a48:	ldr	x2, [sp, #16]
  402a4c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402a50:	add	x1, x0, #0xc78
  402a54:	mov	w0, w4
  402a58:	bl	401430 <err@plt>
  402a5c:	ldr	x0, [sp, #40]
  402a60:	ldp	x29, x30, [sp], #48
  402a64:	ret
  402a68:	stp	x29, x30, [sp, #-64]!
  402a6c:	mov	x29, sp
  402a70:	str	x0, [sp, #40]
  402a74:	str	x1, [sp, #32]
  402a78:	str	w2, [sp, #28]
  402a7c:	ldr	w2, [sp, #28]
  402a80:	ldr	x1, [sp, #32]
  402a84:	ldr	x0, [sp, #40]
  402a88:	bl	402c30 <ferror@plt+0x17e0>
  402a8c:	str	x0, [sp, #56]
  402a90:	ldr	x1, [sp, #56]
  402a94:	mov	x0, #0xffffffff            	// #4294967295
  402a98:	cmp	x1, x0
  402a9c:	b.ls	402ad4 <ferror@plt+0x1684>  // b.plast
  402aa0:	bl	401400 <__errno_location@plt>
  402aa4:	mov	x1, x0
  402aa8:	mov	w0, #0x22                  	// #34
  402aac:	str	w0, [x1]
  402ab0:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402ab4:	add	x0, x0, #0x1a0
  402ab8:	ldr	w4, [x0]
  402abc:	ldr	x3, [sp, #40]
  402ac0:	ldr	x2, [sp, #32]
  402ac4:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402ac8:	add	x1, x0, #0xc78
  402acc:	mov	w0, w4
  402ad0:	bl	401430 <err@plt>
  402ad4:	ldr	x0, [sp, #56]
  402ad8:	ldp	x29, x30, [sp], #64
  402adc:	ret
  402ae0:	stp	x29, x30, [sp, #-32]!
  402ae4:	mov	x29, sp
  402ae8:	str	x0, [sp, #24]
  402aec:	str	x1, [sp, #16]
  402af0:	mov	w2, #0xa                   	// #10
  402af4:	ldr	x1, [sp, #16]
  402af8:	ldr	x0, [sp, #24]
  402afc:	bl	402a68 <ferror@plt+0x1618>
  402b00:	ldp	x29, x30, [sp], #32
  402b04:	ret
  402b08:	stp	x29, x30, [sp, #-32]!
  402b0c:	mov	x29, sp
  402b10:	str	x0, [sp, #24]
  402b14:	str	x1, [sp, #16]
  402b18:	mov	w2, #0x10                  	// #16
  402b1c:	ldr	x1, [sp, #16]
  402b20:	ldr	x0, [sp, #24]
  402b24:	bl	402a68 <ferror@plt+0x1618>
  402b28:	ldp	x29, x30, [sp], #32
  402b2c:	ret
  402b30:	stp	x29, x30, [sp, #-48]!
  402b34:	mov	x29, sp
  402b38:	str	x0, [sp, #24]
  402b3c:	str	x1, [sp, #16]
  402b40:	str	xzr, [sp, #32]
  402b44:	bl	401400 <__errno_location@plt>
  402b48:	str	wzr, [x0]
  402b4c:	ldr	x0, [sp, #24]
  402b50:	cmp	x0, #0x0
  402b54:	b.eq	402bc4 <ferror@plt+0x1774>  // b.none
  402b58:	ldr	x0, [sp, #24]
  402b5c:	ldrsb	w0, [x0]
  402b60:	cmp	w0, #0x0
  402b64:	b.eq	402bc4 <ferror@plt+0x1774>  // b.none
  402b68:	add	x0, sp, #0x20
  402b6c:	mov	w2, #0xa                   	// #10
  402b70:	mov	x1, x0
  402b74:	ldr	x0, [sp, #24]
  402b78:	bl	4011b0 <strtoimax@plt>
  402b7c:	str	x0, [sp, #40]
  402b80:	bl	401400 <__errno_location@plt>
  402b84:	ldr	w0, [x0]
  402b88:	cmp	w0, #0x0
  402b8c:	b.ne	402bcc <ferror@plt+0x177c>  // b.any
  402b90:	ldr	x0, [sp, #32]
  402b94:	ldr	x1, [sp, #24]
  402b98:	cmp	x1, x0
  402b9c:	b.eq	402bcc <ferror@plt+0x177c>  // b.none
  402ba0:	ldr	x0, [sp, #32]
  402ba4:	cmp	x0, #0x0
  402ba8:	b.eq	402bbc <ferror@plt+0x176c>  // b.none
  402bac:	ldr	x0, [sp, #32]
  402bb0:	ldrsb	w0, [x0]
  402bb4:	cmp	w0, #0x0
  402bb8:	b.ne	402bcc <ferror@plt+0x177c>  // b.any
  402bbc:	ldr	x0, [sp, #40]
  402bc0:	b	402c28 <ferror@plt+0x17d8>
  402bc4:	nop
  402bc8:	b	402bd0 <ferror@plt+0x1780>
  402bcc:	nop
  402bd0:	bl	401400 <__errno_location@plt>
  402bd4:	ldr	w0, [x0]
  402bd8:	cmp	w0, #0x22
  402bdc:	b.ne	402c04 <ferror@plt+0x17b4>  // b.any
  402be0:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402be4:	add	x0, x0, #0x1a0
  402be8:	ldr	w4, [x0]
  402bec:	ldr	x3, [sp, #24]
  402bf0:	ldr	x2, [sp, #16]
  402bf4:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402bf8:	add	x1, x0, #0xc78
  402bfc:	mov	w0, w4
  402c00:	bl	401430 <err@plt>
  402c04:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402c08:	add	x0, x0, #0x1a0
  402c0c:	ldr	w4, [x0]
  402c10:	ldr	x3, [sp, #24]
  402c14:	ldr	x2, [sp, #16]
  402c18:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402c1c:	add	x1, x0, #0xc78
  402c20:	mov	w0, w4
  402c24:	bl	4013c0 <errx@plt>
  402c28:	ldp	x29, x30, [sp], #48
  402c2c:	ret
  402c30:	stp	x29, x30, [sp, #-64]!
  402c34:	mov	x29, sp
  402c38:	str	x0, [sp, #40]
  402c3c:	str	x1, [sp, #32]
  402c40:	str	w2, [sp, #28]
  402c44:	str	xzr, [sp, #48]
  402c48:	bl	401400 <__errno_location@plt>
  402c4c:	str	wzr, [x0]
  402c50:	ldr	x0, [sp, #40]
  402c54:	cmp	x0, #0x0
  402c58:	b.eq	402cc8 <ferror@plt+0x1878>  // b.none
  402c5c:	ldr	x0, [sp, #40]
  402c60:	ldrsb	w0, [x0]
  402c64:	cmp	w0, #0x0
  402c68:	b.eq	402cc8 <ferror@plt+0x1878>  // b.none
  402c6c:	add	x0, sp, #0x30
  402c70:	ldr	w2, [sp, #28]
  402c74:	mov	x1, x0
  402c78:	ldr	x0, [sp, #40]
  402c7c:	bl	4012c0 <strtoumax@plt>
  402c80:	str	x0, [sp, #56]
  402c84:	bl	401400 <__errno_location@plt>
  402c88:	ldr	w0, [x0]
  402c8c:	cmp	w0, #0x0
  402c90:	b.ne	402cd0 <ferror@plt+0x1880>  // b.any
  402c94:	ldr	x0, [sp, #48]
  402c98:	ldr	x1, [sp, #40]
  402c9c:	cmp	x1, x0
  402ca0:	b.eq	402cd0 <ferror@plt+0x1880>  // b.none
  402ca4:	ldr	x0, [sp, #48]
  402ca8:	cmp	x0, #0x0
  402cac:	b.eq	402cc0 <ferror@plt+0x1870>  // b.none
  402cb0:	ldr	x0, [sp, #48]
  402cb4:	ldrsb	w0, [x0]
  402cb8:	cmp	w0, #0x0
  402cbc:	b.ne	402cd0 <ferror@plt+0x1880>  // b.any
  402cc0:	ldr	x0, [sp, #56]
  402cc4:	b	402d2c <ferror@plt+0x18dc>
  402cc8:	nop
  402ccc:	b	402cd4 <ferror@plt+0x1884>
  402cd0:	nop
  402cd4:	bl	401400 <__errno_location@plt>
  402cd8:	ldr	w0, [x0]
  402cdc:	cmp	w0, #0x22
  402ce0:	b.ne	402d08 <ferror@plt+0x18b8>  // b.any
  402ce4:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402ce8:	add	x0, x0, #0x1a0
  402cec:	ldr	w4, [x0]
  402cf0:	ldr	x3, [sp, #40]
  402cf4:	ldr	x2, [sp, #32]
  402cf8:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402cfc:	add	x1, x0, #0xc78
  402d00:	mov	w0, w4
  402d04:	bl	401430 <err@plt>
  402d08:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402d0c:	add	x0, x0, #0x1a0
  402d10:	ldr	w4, [x0]
  402d14:	ldr	x3, [sp, #40]
  402d18:	ldr	x2, [sp, #32]
  402d1c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402d20:	add	x1, x0, #0xc78
  402d24:	mov	w0, w4
  402d28:	bl	4013c0 <errx@plt>
  402d2c:	ldp	x29, x30, [sp], #64
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-32]!
  402d38:	mov	x29, sp
  402d3c:	str	x0, [sp, #24]
  402d40:	str	x1, [sp, #16]
  402d44:	mov	w2, #0xa                   	// #10
  402d48:	ldr	x1, [sp, #16]
  402d4c:	ldr	x0, [sp, #24]
  402d50:	bl	402c30 <ferror@plt+0x17e0>
  402d54:	ldp	x29, x30, [sp], #32
  402d58:	ret
  402d5c:	stp	x29, x30, [sp, #-32]!
  402d60:	mov	x29, sp
  402d64:	str	x0, [sp, #24]
  402d68:	str	x1, [sp, #16]
  402d6c:	mov	w2, #0x10                  	// #16
  402d70:	ldr	x1, [sp, #16]
  402d74:	ldr	x0, [sp, #24]
  402d78:	bl	402c30 <ferror@plt+0x17e0>
  402d7c:	ldp	x29, x30, [sp], #32
  402d80:	ret
  402d84:	stp	x29, x30, [sp, #-48]!
  402d88:	mov	x29, sp
  402d8c:	str	x0, [sp, #24]
  402d90:	str	x1, [sp, #16]
  402d94:	str	xzr, [sp, #32]
  402d98:	bl	401400 <__errno_location@plt>
  402d9c:	str	wzr, [x0]
  402da0:	ldr	x0, [sp, #24]
  402da4:	cmp	x0, #0x0
  402da8:	b.eq	402e14 <ferror@plt+0x19c4>  // b.none
  402dac:	ldr	x0, [sp, #24]
  402db0:	ldrsb	w0, [x0]
  402db4:	cmp	w0, #0x0
  402db8:	b.eq	402e14 <ferror@plt+0x19c4>  // b.none
  402dbc:	add	x0, sp, #0x20
  402dc0:	mov	x1, x0
  402dc4:	ldr	x0, [sp, #24]
  402dc8:	bl	4011c0 <strtod@plt>
  402dcc:	str	d0, [sp, #40]
  402dd0:	bl	401400 <__errno_location@plt>
  402dd4:	ldr	w0, [x0]
  402dd8:	cmp	w0, #0x0
  402ddc:	b.ne	402e1c <ferror@plt+0x19cc>  // b.any
  402de0:	ldr	x0, [sp, #32]
  402de4:	ldr	x1, [sp, #24]
  402de8:	cmp	x1, x0
  402dec:	b.eq	402e1c <ferror@plt+0x19cc>  // b.none
  402df0:	ldr	x0, [sp, #32]
  402df4:	cmp	x0, #0x0
  402df8:	b.eq	402e0c <ferror@plt+0x19bc>  // b.none
  402dfc:	ldr	x0, [sp, #32]
  402e00:	ldrsb	w0, [x0]
  402e04:	cmp	w0, #0x0
  402e08:	b.ne	402e1c <ferror@plt+0x19cc>  // b.any
  402e0c:	ldr	d0, [sp, #40]
  402e10:	b	402e78 <ferror@plt+0x1a28>
  402e14:	nop
  402e18:	b	402e20 <ferror@plt+0x19d0>
  402e1c:	nop
  402e20:	bl	401400 <__errno_location@plt>
  402e24:	ldr	w0, [x0]
  402e28:	cmp	w0, #0x22
  402e2c:	b.ne	402e54 <ferror@plt+0x1a04>  // b.any
  402e30:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402e34:	add	x0, x0, #0x1a0
  402e38:	ldr	w4, [x0]
  402e3c:	ldr	x3, [sp, #24]
  402e40:	ldr	x2, [sp, #16]
  402e44:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402e48:	add	x1, x0, #0xc78
  402e4c:	mov	w0, w4
  402e50:	bl	401430 <err@plt>
  402e54:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402e58:	add	x0, x0, #0x1a0
  402e5c:	ldr	w4, [x0]
  402e60:	ldr	x3, [sp, #24]
  402e64:	ldr	x2, [sp, #16]
  402e68:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402e6c:	add	x1, x0, #0xc78
  402e70:	mov	w0, w4
  402e74:	bl	4013c0 <errx@plt>
  402e78:	ldp	x29, x30, [sp], #48
  402e7c:	ret
  402e80:	stp	x29, x30, [sp, #-48]!
  402e84:	mov	x29, sp
  402e88:	str	x0, [sp, #24]
  402e8c:	str	x1, [sp, #16]
  402e90:	str	xzr, [sp, #32]
  402e94:	bl	401400 <__errno_location@plt>
  402e98:	str	wzr, [x0]
  402e9c:	ldr	x0, [sp, #24]
  402ea0:	cmp	x0, #0x0
  402ea4:	b.eq	402f14 <ferror@plt+0x1ac4>  // b.none
  402ea8:	ldr	x0, [sp, #24]
  402eac:	ldrsb	w0, [x0]
  402eb0:	cmp	w0, #0x0
  402eb4:	b.eq	402f14 <ferror@plt+0x1ac4>  // b.none
  402eb8:	add	x0, sp, #0x20
  402ebc:	mov	w2, #0xa                   	// #10
  402ec0:	mov	x1, x0
  402ec4:	ldr	x0, [sp, #24]
  402ec8:	bl	401340 <strtol@plt>
  402ecc:	str	x0, [sp, #40]
  402ed0:	bl	401400 <__errno_location@plt>
  402ed4:	ldr	w0, [x0]
  402ed8:	cmp	w0, #0x0
  402edc:	b.ne	402f1c <ferror@plt+0x1acc>  // b.any
  402ee0:	ldr	x0, [sp, #32]
  402ee4:	ldr	x1, [sp, #24]
  402ee8:	cmp	x1, x0
  402eec:	b.eq	402f1c <ferror@plt+0x1acc>  // b.none
  402ef0:	ldr	x0, [sp, #32]
  402ef4:	cmp	x0, #0x0
  402ef8:	b.eq	402f0c <ferror@plt+0x1abc>  // b.none
  402efc:	ldr	x0, [sp, #32]
  402f00:	ldrsb	w0, [x0]
  402f04:	cmp	w0, #0x0
  402f08:	b.ne	402f1c <ferror@plt+0x1acc>  // b.any
  402f0c:	ldr	x0, [sp, #40]
  402f10:	b	402f78 <ferror@plt+0x1b28>
  402f14:	nop
  402f18:	b	402f20 <ferror@plt+0x1ad0>
  402f1c:	nop
  402f20:	bl	401400 <__errno_location@plt>
  402f24:	ldr	w0, [x0]
  402f28:	cmp	w0, #0x22
  402f2c:	b.ne	402f54 <ferror@plt+0x1b04>  // b.any
  402f30:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402f34:	add	x0, x0, #0x1a0
  402f38:	ldr	w4, [x0]
  402f3c:	ldr	x3, [sp, #24]
  402f40:	ldr	x2, [sp, #16]
  402f44:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402f48:	add	x1, x0, #0xc78
  402f4c:	mov	w0, w4
  402f50:	bl	401430 <err@plt>
  402f54:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  402f58:	add	x0, x0, #0x1a0
  402f5c:	ldr	w4, [x0]
  402f60:	ldr	x3, [sp, #24]
  402f64:	ldr	x2, [sp, #16]
  402f68:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  402f6c:	add	x1, x0, #0xc78
  402f70:	mov	w0, w4
  402f74:	bl	4013c0 <errx@plt>
  402f78:	ldp	x29, x30, [sp], #48
  402f7c:	ret
  402f80:	stp	x29, x30, [sp, #-48]!
  402f84:	mov	x29, sp
  402f88:	str	x0, [sp, #24]
  402f8c:	str	x1, [sp, #16]
  402f90:	str	xzr, [sp, #32]
  402f94:	bl	401400 <__errno_location@plt>
  402f98:	str	wzr, [x0]
  402f9c:	ldr	x0, [sp, #24]
  402fa0:	cmp	x0, #0x0
  402fa4:	b.eq	403014 <ferror@plt+0x1bc4>  // b.none
  402fa8:	ldr	x0, [sp, #24]
  402fac:	ldrsb	w0, [x0]
  402fb0:	cmp	w0, #0x0
  402fb4:	b.eq	403014 <ferror@plt+0x1bc4>  // b.none
  402fb8:	add	x0, sp, #0x20
  402fbc:	mov	w2, #0xa                   	// #10
  402fc0:	mov	x1, x0
  402fc4:	ldr	x0, [sp, #24]
  402fc8:	bl	401160 <strtoul@plt>
  402fcc:	str	x0, [sp, #40]
  402fd0:	bl	401400 <__errno_location@plt>
  402fd4:	ldr	w0, [x0]
  402fd8:	cmp	w0, #0x0
  402fdc:	b.ne	40301c <ferror@plt+0x1bcc>  // b.any
  402fe0:	ldr	x0, [sp, #32]
  402fe4:	ldr	x1, [sp, #24]
  402fe8:	cmp	x1, x0
  402fec:	b.eq	40301c <ferror@plt+0x1bcc>  // b.none
  402ff0:	ldr	x0, [sp, #32]
  402ff4:	cmp	x0, #0x0
  402ff8:	b.eq	40300c <ferror@plt+0x1bbc>  // b.none
  402ffc:	ldr	x0, [sp, #32]
  403000:	ldrsb	w0, [x0]
  403004:	cmp	w0, #0x0
  403008:	b.ne	40301c <ferror@plt+0x1bcc>  // b.any
  40300c:	ldr	x0, [sp, #40]
  403010:	b	403078 <ferror@plt+0x1c28>
  403014:	nop
  403018:	b	403020 <ferror@plt+0x1bd0>
  40301c:	nop
  403020:	bl	401400 <__errno_location@plt>
  403024:	ldr	w0, [x0]
  403028:	cmp	w0, #0x22
  40302c:	b.ne	403054 <ferror@plt+0x1c04>  // b.any
  403030:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  403034:	add	x0, x0, #0x1a0
  403038:	ldr	w4, [x0]
  40303c:	ldr	x3, [sp, #24]
  403040:	ldr	x2, [sp, #16]
  403044:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  403048:	add	x1, x0, #0xc78
  40304c:	mov	w0, w4
  403050:	bl	401430 <err@plt>
  403054:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  403058:	add	x0, x0, #0x1a0
  40305c:	ldr	w4, [x0]
  403060:	ldr	x3, [sp, #24]
  403064:	ldr	x2, [sp, #16]
  403068:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  40306c:	add	x1, x0, #0xc78
  403070:	mov	w0, w4
  403074:	bl	4013c0 <errx@plt>
  403078:	ldp	x29, x30, [sp], #48
  40307c:	ret
  403080:	stp	x29, x30, [sp, #-48]!
  403084:	mov	x29, sp
  403088:	str	x0, [sp, #24]
  40308c:	str	x1, [sp, #16]
  403090:	add	x0, sp, #0x28
  403094:	mov	x1, x0
  403098:	ldr	x0, [sp, #24]
  40309c:	bl	4024bc <ferror@plt+0x106c>
  4030a0:	cmp	w0, #0x0
  4030a4:	b.ne	4030b0 <ferror@plt+0x1c60>  // b.any
  4030a8:	ldr	x0, [sp, #40]
  4030ac:	b	403108 <ferror@plt+0x1cb8>
  4030b0:	bl	401400 <__errno_location@plt>
  4030b4:	ldr	w0, [x0]
  4030b8:	cmp	w0, #0x0
  4030bc:	b.eq	4030e4 <ferror@plt+0x1c94>  // b.none
  4030c0:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4030c4:	add	x0, x0, #0x1a0
  4030c8:	ldr	w4, [x0]
  4030cc:	ldr	x3, [sp, #24]
  4030d0:	ldr	x2, [sp, #16]
  4030d4:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4030d8:	add	x1, x0, #0xc78
  4030dc:	mov	w0, w4
  4030e0:	bl	401430 <err@plt>
  4030e4:	adrp	x0, 416000 <ferror@plt+0x14bb0>
  4030e8:	add	x0, x0, #0x1a0
  4030ec:	ldr	w4, [x0]
  4030f0:	ldr	x3, [sp, #24]
  4030f4:	ldr	x2, [sp, #16]
  4030f8:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4030fc:	add	x1, x0, #0xc78
  403100:	mov	w0, w4
  403104:	bl	4013c0 <errx@plt>
  403108:	ldp	x29, x30, [sp], #48
  40310c:	ret
  403110:	stp	x29, x30, [sp, #-64]!
  403114:	mov	x29, sp
  403118:	str	x0, [sp, #40]
  40311c:	str	x1, [sp, #32]
  403120:	str	x2, [sp, #24]
  403124:	ldr	x1, [sp, #24]
  403128:	ldr	x0, [sp, #40]
  40312c:	bl	402d84 <ferror@plt+0x1934>
  403130:	str	d0, [sp, #56]
  403134:	ldr	d0, [sp, #56]
  403138:	fcvtzs	d0, d0
  40313c:	ldr	x0, [sp, #32]
  403140:	str	d0, [x0]
  403144:	ldr	x0, [sp, #32]
  403148:	ldr	d0, [x0]
  40314c:	scvtf	d0, d0
  403150:	ldr	d1, [sp, #56]
  403154:	fsub	d0, d1, d0
  403158:	mov	x0, #0x848000000000        	// #145685290680320
  40315c:	movk	x0, #0x412e, lsl #48
  403160:	fmov	d1, x0
  403164:	fmul	d0, d0, d1
  403168:	fcvtzs	d0, d0
  40316c:	ldr	x0, [sp, #32]
  403170:	str	d0, [x0, #8]
  403174:	nop
  403178:	ldp	x29, x30, [sp], #64
  40317c:	ret
  403180:	sub	sp, sp, #0x20
  403184:	str	w0, [sp, #12]
  403188:	str	x1, [sp]
  40318c:	strh	wzr, [sp, #30]
  403190:	ldr	w0, [sp, #12]
  403194:	and	w0, w0, #0xf000
  403198:	cmp	w0, #0x4, lsl #12
  40319c:	b.ne	4031c4 <ferror@plt+0x1d74>  // b.any
  4031a0:	ldrh	w0, [sp, #30]
  4031a4:	add	w1, w0, #0x1
  4031a8:	strh	w1, [sp, #30]
  4031ac:	and	x0, x0, #0xffff
  4031b0:	ldr	x1, [sp]
  4031b4:	add	x0, x1, x0
  4031b8:	mov	w1, #0x64                  	// #100
  4031bc:	strb	w1, [x0]
  4031c0:	b	4032f8 <ferror@plt+0x1ea8>
  4031c4:	ldr	w0, [sp, #12]
  4031c8:	and	w0, w0, #0xf000
  4031cc:	cmp	w0, #0xa, lsl #12
  4031d0:	b.ne	4031f8 <ferror@plt+0x1da8>  // b.any
  4031d4:	ldrh	w0, [sp, #30]
  4031d8:	add	w1, w0, #0x1
  4031dc:	strh	w1, [sp, #30]
  4031e0:	and	x0, x0, #0xffff
  4031e4:	ldr	x1, [sp]
  4031e8:	add	x0, x1, x0
  4031ec:	mov	w1, #0x6c                  	// #108
  4031f0:	strb	w1, [x0]
  4031f4:	b	4032f8 <ferror@plt+0x1ea8>
  4031f8:	ldr	w0, [sp, #12]
  4031fc:	and	w0, w0, #0xf000
  403200:	cmp	w0, #0x2, lsl #12
  403204:	b.ne	40322c <ferror@plt+0x1ddc>  // b.any
  403208:	ldrh	w0, [sp, #30]
  40320c:	add	w1, w0, #0x1
  403210:	strh	w1, [sp, #30]
  403214:	and	x0, x0, #0xffff
  403218:	ldr	x1, [sp]
  40321c:	add	x0, x1, x0
  403220:	mov	w1, #0x63                  	// #99
  403224:	strb	w1, [x0]
  403228:	b	4032f8 <ferror@plt+0x1ea8>
  40322c:	ldr	w0, [sp, #12]
  403230:	and	w0, w0, #0xf000
  403234:	cmp	w0, #0x6, lsl #12
  403238:	b.ne	403260 <ferror@plt+0x1e10>  // b.any
  40323c:	ldrh	w0, [sp, #30]
  403240:	add	w1, w0, #0x1
  403244:	strh	w1, [sp, #30]
  403248:	and	x0, x0, #0xffff
  40324c:	ldr	x1, [sp]
  403250:	add	x0, x1, x0
  403254:	mov	w1, #0x62                  	// #98
  403258:	strb	w1, [x0]
  40325c:	b	4032f8 <ferror@plt+0x1ea8>
  403260:	ldr	w0, [sp, #12]
  403264:	and	w0, w0, #0xf000
  403268:	cmp	w0, #0xc, lsl #12
  40326c:	b.ne	403294 <ferror@plt+0x1e44>  // b.any
  403270:	ldrh	w0, [sp, #30]
  403274:	add	w1, w0, #0x1
  403278:	strh	w1, [sp, #30]
  40327c:	and	x0, x0, #0xffff
  403280:	ldr	x1, [sp]
  403284:	add	x0, x1, x0
  403288:	mov	w1, #0x73                  	// #115
  40328c:	strb	w1, [x0]
  403290:	b	4032f8 <ferror@plt+0x1ea8>
  403294:	ldr	w0, [sp, #12]
  403298:	and	w0, w0, #0xf000
  40329c:	cmp	w0, #0x1, lsl #12
  4032a0:	b.ne	4032c8 <ferror@plt+0x1e78>  // b.any
  4032a4:	ldrh	w0, [sp, #30]
  4032a8:	add	w1, w0, #0x1
  4032ac:	strh	w1, [sp, #30]
  4032b0:	and	x0, x0, #0xffff
  4032b4:	ldr	x1, [sp]
  4032b8:	add	x0, x1, x0
  4032bc:	mov	w1, #0x70                  	// #112
  4032c0:	strb	w1, [x0]
  4032c4:	b	4032f8 <ferror@plt+0x1ea8>
  4032c8:	ldr	w0, [sp, #12]
  4032cc:	and	w0, w0, #0xf000
  4032d0:	cmp	w0, #0x8, lsl #12
  4032d4:	b.ne	4032f8 <ferror@plt+0x1ea8>  // b.any
  4032d8:	ldrh	w0, [sp, #30]
  4032dc:	add	w1, w0, #0x1
  4032e0:	strh	w1, [sp, #30]
  4032e4:	and	x0, x0, #0xffff
  4032e8:	ldr	x1, [sp]
  4032ec:	add	x0, x1, x0
  4032f0:	mov	w1, #0x2d                  	// #45
  4032f4:	strb	w1, [x0]
  4032f8:	ldr	w0, [sp, #12]
  4032fc:	and	w0, w0, #0x100
  403300:	cmp	w0, #0x0
  403304:	b.eq	403310 <ferror@plt+0x1ec0>  // b.none
  403308:	mov	w0, #0x72                  	// #114
  40330c:	b	403314 <ferror@plt+0x1ec4>
  403310:	mov	w0, #0x2d                  	// #45
  403314:	ldrh	w1, [sp, #30]
  403318:	add	w2, w1, #0x1
  40331c:	strh	w2, [sp, #30]
  403320:	and	x1, x1, #0xffff
  403324:	ldr	x2, [sp]
  403328:	add	x1, x2, x1
  40332c:	strb	w0, [x1]
  403330:	ldr	w0, [sp, #12]
  403334:	and	w0, w0, #0x80
  403338:	cmp	w0, #0x0
  40333c:	b.eq	403348 <ferror@plt+0x1ef8>  // b.none
  403340:	mov	w0, #0x77                  	// #119
  403344:	b	40334c <ferror@plt+0x1efc>
  403348:	mov	w0, #0x2d                  	// #45
  40334c:	ldrh	w1, [sp, #30]
  403350:	add	w2, w1, #0x1
  403354:	strh	w2, [sp, #30]
  403358:	and	x1, x1, #0xffff
  40335c:	ldr	x2, [sp]
  403360:	add	x1, x2, x1
  403364:	strb	w0, [x1]
  403368:	ldr	w0, [sp, #12]
  40336c:	and	w0, w0, #0x800
  403370:	cmp	w0, #0x0
  403374:	b.eq	403398 <ferror@plt+0x1f48>  // b.none
  403378:	ldr	w0, [sp, #12]
  40337c:	and	w0, w0, #0x40
  403380:	cmp	w0, #0x0
  403384:	b.eq	403390 <ferror@plt+0x1f40>  // b.none
  403388:	mov	w0, #0x73                  	// #115
  40338c:	b	4033b4 <ferror@plt+0x1f64>
  403390:	mov	w0, #0x53                  	// #83
  403394:	b	4033b4 <ferror@plt+0x1f64>
  403398:	ldr	w0, [sp, #12]
  40339c:	and	w0, w0, #0x40
  4033a0:	cmp	w0, #0x0
  4033a4:	b.eq	4033b0 <ferror@plt+0x1f60>  // b.none
  4033a8:	mov	w0, #0x78                  	// #120
  4033ac:	b	4033b4 <ferror@plt+0x1f64>
  4033b0:	mov	w0, #0x2d                  	// #45
  4033b4:	ldrh	w1, [sp, #30]
  4033b8:	add	w2, w1, #0x1
  4033bc:	strh	w2, [sp, #30]
  4033c0:	and	x1, x1, #0xffff
  4033c4:	ldr	x2, [sp]
  4033c8:	add	x1, x2, x1
  4033cc:	strb	w0, [x1]
  4033d0:	ldr	w0, [sp, #12]
  4033d4:	and	w0, w0, #0x20
  4033d8:	cmp	w0, #0x0
  4033dc:	b.eq	4033e8 <ferror@plt+0x1f98>  // b.none
  4033e0:	mov	w0, #0x72                  	// #114
  4033e4:	b	4033ec <ferror@plt+0x1f9c>
  4033e8:	mov	w0, #0x2d                  	// #45
  4033ec:	ldrh	w1, [sp, #30]
  4033f0:	add	w2, w1, #0x1
  4033f4:	strh	w2, [sp, #30]
  4033f8:	and	x1, x1, #0xffff
  4033fc:	ldr	x2, [sp]
  403400:	add	x1, x2, x1
  403404:	strb	w0, [x1]
  403408:	ldr	w0, [sp, #12]
  40340c:	and	w0, w0, #0x10
  403410:	cmp	w0, #0x0
  403414:	b.eq	403420 <ferror@plt+0x1fd0>  // b.none
  403418:	mov	w0, #0x77                  	// #119
  40341c:	b	403424 <ferror@plt+0x1fd4>
  403420:	mov	w0, #0x2d                  	// #45
  403424:	ldrh	w1, [sp, #30]
  403428:	add	w2, w1, #0x1
  40342c:	strh	w2, [sp, #30]
  403430:	and	x1, x1, #0xffff
  403434:	ldr	x2, [sp]
  403438:	add	x1, x2, x1
  40343c:	strb	w0, [x1]
  403440:	ldr	w0, [sp, #12]
  403444:	and	w0, w0, #0x400
  403448:	cmp	w0, #0x0
  40344c:	b.eq	403470 <ferror@plt+0x2020>  // b.none
  403450:	ldr	w0, [sp, #12]
  403454:	and	w0, w0, #0x8
  403458:	cmp	w0, #0x0
  40345c:	b.eq	403468 <ferror@plt+0x2018>  // b.none
  403460:	mov	w0, #0x73                  	// #115
  403464:	b	40348c <ferror@plt+0x203c>
  403468:	mov	w0, #0x53                  	// #83
  40346c:	b	40348c <ferror@plt+0x203c>
  403470:	ldr	w0, [sp, #12]
  403474:	and	w0, w0, #0x8
  403478:	cmp	w0, #0x0
  40347c:	b.eq	403488 <ferror@plt+0x2038>  // b.none
  403480:	mov	w0, #0x78                  	// #120
  403484:	b	40348c <ferror@plt+0x203c>
  403488:	mov	w0, #0x2d                  	// #45
  40348c:	ldrh	w1, [sp, #30]
  403490:	add	w2, w1, #0x1
  403494:	strh	w2, [sp, #30]
  403498:	and	x1, x1, #0xffff
  40349c:	ldr	x2, [sp]
  4034a0:	add	x1, x2, x1
  4034a4:	strb	w0, [x1]
  4034a8:	ldr	w0, [sp, #12]
  4034ac:	and	w0, w0, #0x4
  4034b0:	cmp	w0, #0x0
  4034b4:	b.eq	4034c0 <ferror@plt+0x2070>  // b.none
  4034b8:	mov	w0, #0x72                  	// #114
  4034bc:	b	4034c4 <ferror@plt+0x2074>
  4034c0:	mov	w0, #0x2d                  	// #45
  4034c4:	ldrh	w1, [sp, #30]
  4034c8:	add	w2, w1, #0x1
  4034cc:	strh	w2, [sp, #30]
  4034d0:	and	x1, x1, #0xffff
  4034d4:	ldr	x2, [sp]
  4034d8:	add	x1, x2, x1
  4034dc:	strb	w0, [x1]
  4034e0:	ldr	w0, [sp, #12]
  4034e4:	and	w0, w0, #0x2
  4034e8:	cmp	w0, #0x0
  4034ec:	b.eq	4034f8 <ferror@plt+0x20a8>  // b.none
  4034f0:	mov	w0, #0x77                  	// #119
  4034f4:	b	4034fc <ferror@plt+0x20ac>
  4034f8:	mov	w0, #0x2d                  	// #45
  4034fc:	ldrh	w1, [sp, #30]
  403500:	add	w2, w1, #0x1
  403504:	strh	w2, [sp, #30]
  403508:	and	x1, x1, #0xffff
  40350c:	ldr	x2, [sp]
  403510:	add	x1, x2, x1
  403514:	strb	w0, [x1]
  403518:	ldr	w0, [sp, #12]
  40351c:	and	w0, w0, #0x200
  403520:	cmp	w0, #0x0
  403524:	b.eq	403548 <ferror@plt+0x20f8>  // b.none
  403528:	ldr	w0, [sp, #12]
  40352c:	and	w0, w0, #0x1
  403530:	cmp	w0, #0x0
  403534:	b.eq	403540 <ferror@plt+0x20f0>  // b.none
  403538:	mov	w0, #0x74                  	// #116
  40353c:	b	403564 <ferror@plt+0x2114>
  403540:	mov	w0, #0x54                  	// #84
  403544:	b	403564 <ferror@plt+0x2114>
  403548:	ldr	w0, [sp, #12]
  40354c:	and	w0, w0, #0x1
  403550:	cmp	w0, #0x0
  403554:	b.eq	403560 <ferror@plt+0x2110>  // b.none
  403558:	mov	w0, #0x78                  	// #120
  40355c:	b	403564 <ferror@plt+0x2114>
  403560:	mov	w0, #0x2d                  	// #45
  403564:	ldrh	w1, [sp, #30]
  403568:	add	w2, w1, #0x1
  40356c:	strh	w2, [sp, #30]
  403570:	and	x1, x1, #0xffff
  403574:	ldr	x2, [sp]
  403578:	add	x1, x2, x1
  40357c:	strb	w0, [x1]
  403580:	ldrh	w0, [sp, #30]
  403584:	ldr	x1, [sp]
  403588:	add	x0, x1, x0
  40358c:	strb	wzr, [x0]
  403590:	ldr	x0, [sp]
  403594:	add	sp, sp, #0x20
  403598:	ret
  40359c:	sub	sp, sp, #0x20
  4035a0:	str	x0, [sp, #8]
  4035a4:	mov	w0, #0xa                   	// #10
  4035a8:	str	w0, [sp, #28]
  4035ac:	b	4035d4 <ferror@plt+0x2184>
  4035b0:	ldr	w0, [sp, #28]
  4035b4:	mov	x1, #0x1                   	// #1
  4035b8:	lsl	x0, x1, x0
  4035bc:	ldr	x1, [sp, #8]
  4035c0:	cmp	x1, x0
  4035c4:	b.cc	4035e4 <ferror@plt+0x2194>  // b.lo, b.ul, b.last
  4035c8:	ldr	w0, [sp, #28]
  4035cc:	add	w0, w0, #0xa
  4035d0:	str	w0, [sp, #28]
  4035d4:	ldr	w0, [sp, #28]
  4035d8:	cmp	w0, #0x3c
  4035dc:	b.le	4035b0 <ferror@plt+0x2160>
  4035e0:	b	4035e8 <ferror@plt+0x2198>
  4035e4:	nop
  4035e8:	ldr	w0, [sp, #28]
  4035ec:	sub	w0, w0, #0xa
  4035f0:	add	sp, sp, #0x20
  4035f4:	ret
  4035f8:	stp	x29, x30, [sp, #-128]!
  4035fc:	mov	x29, sp
  403600:	str	w0, [sp, #28]
  403604:	str	x1, [sp, #16]
  403608:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  40360c:	add	x0, x0, #0xc88
  403610:	str	x0, [sp, #88]
  403614:	add	x0, sp, #0x20
  403618:	str	x0, [sp, #104]
  40361c:	ldr	w0, [sp, #28]
  403620:	and	w0, w0, #0x2
  403624:	cmp	w0, #0x0
  403628:	b.eq	403640 <ferror@plt+0x21f0>  // b.none
  40362c:	ldr	x0, [sp, #104]
  403630:	add	x1, x0, #0x1
  403634:	str	x1, [sp, #104]
  403638:	mov	w1, #0x20                  	// #32
  40363c:	strb	w1, [x0]
  403640:	ldr	x0, [sp, #16]
  403644:	bl	40359c <ferror@plt+0x214c>
  403648:	str	w0, [sp, #84]
  40364c:	ldr	w0, [sp, #84]
  403650:	cmp	w0, #0x0
  403654:	b.eq	403680 <ferror@plt+0x2230>  // b.none
  403658:	ldr	w0, [sp, #84]
  40365c:	mov	w1, #0x6667                	// #26215
  403660:	movk	w1, #0x6666, lsl #16
  403664:	smull	x1, w0, w1
  403668:	lsr	x1, x1, #32
  40366c:	asr	w1, w1, #2
  403670:	asr	w0, w0, #31
  403674:	sub	w0, w1, w0
  403678:	sxtw	x0, w0
  40367c:	b	403684 <ferror@plt+0x2234>
  403680:	mov	x0, #0x0                   	// #0
  403684:	ldr	x1, [sp, #88]
  403688:	add	x0, x1, x0
  40368c:	ldrb	w0, [x0]
  403690:	strb	w0, [sp, #83]
  403694:	ldr	w0, [sp, #84]
  403698:	cmp	w0, #0x0
  40369c:	b.eq	4036b0 <ferror@plt+0x2260>  // b.none
  4036a0:	ldr	w0, [sp, #84]
  4036a4:	ldr	x1, [sp, #16]
  4036a8:	lsr	x0, x1, x0
  4036ac:	b	4036b4 <ferror@plt+0x2264>
  4036b0:	ldr	x0, [sp, #16]
  4036b4:	str	w0, [sp, #124]
  4036b8:	ldr	w0, [sp, #84]
  4036bc:	cmp	w0, #0x0
  4036c0:	b.eq	4036e0 <ferror@plt+0x2290>  // b.none
  4036c4:	ldr	w0, [sp, #84]
  4036c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4036cc:	lsl	x0, x1, x0
  4036d0:	mvn	x1, x0
  4036d4:	ldr	x0, [sp, #16]
  4036d8:	and	x0, x1, x0
  4036dc:	b	4036e4 <ferror@plt+0x2294>
  4036e0:	mov	x0, #0x0                   	// #0
  4036e4:	str	x0, [sp, #112]
  4036e8:	ldr	x0, [sp, #104]
  4036ec:	add	x1, x0, #0x1
  4036f0:	str	x1, [sp, #104]
  4036f4:	ldrb	w1, [sp, #83]
  4036f8:	strb	w1, [x0]
  4036fc:	ldr	w0, [sp, #28]
  403700:	and	w0, w0, #0x1
  403704:	cmp	w0, #0x0
  403708:	b.eq	403740 <ferror@plt+0x22f0>  // b.none
  40370c:	ldrsb	w0, [sp, #83]
  403710:	cmp	w0, #0x42
  403714:	b.eq	403740 <ferror@plt+0x22f0>  // b.none
  403718:	ldr	x0, [sp, #104]
  40371c:	add	x1, x0, #0x1
  403720:	str	x1, [sp, #104]
  403724:	mov	w1, #0x69                  	// #105
  403728:	strb	w1, [x0]
  40372c:	ldr	x0, [sp, #104]
  403730:	add	x1, x0, #0x1
  403734:	str	x1, [sp, #104]
  403738:	mov	w1, #0x42                  	// #66
  40373c:	strb	w1, [x0]
  403740:	ldr	x0, [sp, #104]
  403744:	strb	wzr, [x0]
  403748:	ldr	x0, [sp, #112]
  40374c:	cmp	x0, #0x0
  403750:	b.eq	403828 <ferror@plt+0x23d8>  // b.none
  403754:	ldr	w0, [sp, #28]
  403758:	and	w0, w0, #0x4
  40375c:	cmp	w0, #0x0
  403760:	b.eq	4037d8 <ferror@plt+0x2388>  // b.none
  403764:	ldr	w0, [sp, #84]
  403768:	sub	w0, w0, #0xa
  40376c:	ldr	x1, [sp, #112]
  403770:	lsr	x0, x1, x0
  403774:	add	x1, x0, #0x5
  403778:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40377c:	movk	x0, #0xcccd
  403780:	umulh	x0, x1, x0
  403784:	lsr	x0, x0, #3
  403788:	str	x0, [sp, #112]
  40378c:	ldr	x2, [sp, #112]
  403790:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403794:	movk	x0, #0xcccd
  403798:	umulh	x0, x2, x0
  40379c:	lsr	x1, x0, #3
  4037a0:	mov	x0, x1
  4037a4:	lsl	x0, x0, #2
  4037a8:	add	x0, x0, x1
  4037ac:	lsl	x0, x0, #1
  4037b0:	sub	x1, x2, x0
  4037b4:	cmp	x1, #0x0
  4037b8:	b.ne	403828 <ferror@plt+0x23d8>  // b.any
  4037bc:	ldr	x1, [sp, #112]
  4037c0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4037c4:	movk	x0, #0xcccd
  4037c8:	umulh	x0, x1, x0
  4037cc:	lsr	x0, x0, #3
  4037d0:	str	x0, [sp, #112]
  4037d4:	b	403828 <ferror@plt+0x23d8>
  4037d8:	ldr	w0, [sp, #84]
  4037dc:	sub	w0, w0, #0xa
  4037e0:	ldr	x1, [sp, #112]
  4037e4:	lsr	x0, x1, x0
  4037e8:	add	x0, x0, #0x32
  4037ec:	lsr	x1, x0, #2
  4037f0:	mov	x0, #0xf5c3                	// #62915
  4037f4:	movk	x0, #0x5c28, lsl #16
  4037f8:	movk	x0, #0xc28f, lsl #32
  4037fc:	movk	x0, #0x28f5, lsl #48
  403800:	umulh	x0, x1, x0
  403804:	lsr	x0, x0, #2
  403808:	str	x0, [sp, #112]
  40380c:	ldr	x0, [sp, #112]
  403810:	cmp	x0, #0xa
  403814:	b.ne	403828 <ferror@plt+0x23d8>  // b.any
  403818:	ldr	w0, [sp, #124]
  40381c:	add	w0, w0, #0x1
  403820:	str	w0, [sp, #124]
  403824:	str	xzr, [sp, #112]
  403828:	ldr	x0, [sp, #112]
  40382c:	cmp	x0, #0x0
  403830:	b.eq	4038b4 <ferror@plt+0x2464>  // b.none
  403834:	bl	401200 <localeconv@plt>
  403838:	str	x0, [sp, #72]
  40383c:	ldr	x0, [sp, #72]
  403840:	cmp	x0, #0x0
  403844:	b.eq	403854 <ferror@plt+0x2404>  // b.none
  403848:	ldr	x0, [sp, #72]
  40384c:	ldr	x0, [x0]
  403850:	b	403858 <ferror@plt+0x2408>
  403854:	mov	x0, #0x0                   	// #0
  403858:	str	x0, [sp, #96]
  40385c:	ldr	x0, [sp, #96]
  403860:	cmp	x0, #0x0
  403864:	b.eq	403878 <ferror@plt+0x2428>  // b.none
  403868:	ldr	x0, [sp, #96]
  40386c:	ldrsb	w0, [x0]
  403870:	cmp	w0, #0x0
  403874:	b.ne	403884 <ferror@plt+0x2434>  // b.any
  403878:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  40387c:	add	x0, x0, #0xc90
  403880:	str	x0, [sp, #96]
  403884:	add	x0, sp, #0x20
  403888:	add	x7, sp, #0x28
  40388c:	mov	x6, x0
  403890:	ldr	x5, [sp, #112]
  403894:	ldr	x4, [sp, #96]
  403898:	ldr	w3, [sp, #124]
  40389c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4038a0:	add	x2, x0, #0xc98
  4038a4:	mov	x1, #0x20                  	// #32
  4038a8:	mov	x0, x7
  4038ac:	bl	4011f0 <snprintf@plt>
  4038b0:	b	4038d8 <ferror@plt+0x2488>
  4038b4:	add	x0, sp, #0x20
  4038b8:	add	x5, sp, #0x28
  4038bc:	mov	x4, x0
  4038c0:	ldr	w3, [sp, #124]
  4038c4:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4038c8:	add	x2, x0, #0xca8
  4038cc:	mov	x1, #0x20                  	// #32
  4038d0:	mov	x0, x5
  4038d4:	bl	4011f0 <snprintf@plt>
  4038d8:	add	x0, sp, #0x28
  4038dc:	bl	401280 <strdup@plt>
  4038e0:	ldp	x29, x30, [sp], #128
  4038e4:	ret
  4038e8:	stp	x29, x30, [sp, #-96]!
  4038ec:	mov	x29, sp
  4038f0:	str	x0, [sp, #40]
  4038f4:	str	x1, [sp, #32]
  4038f8:	str	x2, [sp, #24]
  4038fc:	str	x3, [sp, #16]
  403900:	str	xzr, [sp, #88]
  403904:	str	xzr, [sp, #72]
  403908:	ldr	x0, [sp, #40]
  40390c:	cmp	x0, #0x0
  403910:	b.eq	403948 <ferror@plt+0x24f8>  // b.none
  403914:	ldr	x0, [sp, #40]
  403918:	ldrsb	w0, [x0]
  40391c:	cmp	w0, #0x0
  403920:	b.eq	403948 <ferror@plt+0x24f8>  // b.none
  403924:	ldr	x0, [sp, #32]
  403928:	cmp	x0, #0x0
  40392c:	b.eq	403948 <ferror@plt+0x24f8>  // b.none
  403930:	ldr	x0, [sp, #24]
  403934:	cmp	x0, #0x0
  403938:	b.eq	403948 <ferror@plt+0x24f8>  // b.none
  40393c:	ldr	x0, [sp, #16]
  403940:	cmp	x0, #0x0
  403944:	b.ne	403950 <ferror@plt+0x2500>  // b.any
  403948:	mov	w0, #0xffffffff            	// #-1
  40394c:	b	403aa4 <ferror@plt+0x2654>
  403950:	ldr	x0, [sp, #40]
  403954:	str	x0, [sp, #80]
  403958:	b	403a7c <ferror@plt+0x262c>
  40395c:	str	xzr, [sp, #64]
  403960:	ldr	x1, [sp, #72]
  403964:	ldr	x0, [sp, #24]
  403968:	cmp	x1, x0
  40396c:	b.cc	403978 <ferror@plt+0x2528>  // b.lo, b.ul, b.last
  403970:	mov	w0, #0xfffffffe            	// #-2
  403974:	b	403aa4 <ferror@plt+0x2654>
  403978:	ldr	x0, [sp, #88]
  40397c:	cmp	x0, #0x0
  403980:	b.ne	40398c <ferror@plt+0x253c>  // b.any
  403984:	ldr	x0, [sp, #80]
  403988:	str	x0, [sp, #88]
  40398c:	ldr	x0, [sp, #80]
  403990:	ldrsb	w0, [x0]
  403994:	cmp	w0, #0x2c
  403998:	b.ne	4039a4 <ferror@plt+0x2554>  // b.any
  40399c:	ldr	x0, [sp, #80]
  4039a0:	str	x0, [sp, #64]
  4039a4:	ldr	x0, [sp, #80]
  4039a8:	add	x0, x0, #0x1
  4039ac:	ldrsb	w0, [x0]
  4039b0:	cmp	w0, #0x0
  4039b4:	b.ne	4039c4 <ferror@plt+0x2574>  // b.any
  4039b8:	ldr	x0, [sp, #80]
  4039bc:	add	x0, x0, #0x1
  4039c0:	str	x0, [sp, #64]
  4039c4:	ldr	x0, [sp, #88]
  4039c8:	cmp	x0, #0x0
  4039cc:	b.eq	403a6c <ferror@plt+0x261c>  // b.none
  4039d0:	ldr	x0, [sp, #64]
  4039d4:	cmp	x0, #0x0
  4039d8:	b.eq	403a6c <ferror@plt+0x261c>  // b.none
  4039dc:	ldr	x1, [sp, #64]
  4039e0:	ldr	x0, [sp, #88]
  4039e4:	cmp	x1, x0
  4039e8:	b.hi	4039f4 <ferror@plt+0x25a4>  // b.pmore
  4039ec:	mov	w0, #0xffffffff            	// #-1
  4039f0:	b	403aa4 <ferror@plt+0x2654>
  4039f4:	ldr	x1, [sp, #64]
  4039f8:	ldr	x0, [sp, #88]
  4039fc:	sub	x0, x1, x0
  403a00:	ldr	x2, [sp, #16]
  403a04:	mov	x1, x0
  403a08:	ldr	x0, [sp, #88]
  403a0c:	blr	x2
  403a10:	str	w0, [sp, #60]
  403a14:	ldr	w0, [sp, #60]
  403a18:	cmn	w0, #0x1
  403a1c:	b.ne	403a28 <ferror@plt+0x25d8>  // b.any
  403a20:	mov	w0, #0xffffffff            	// #-1
  403a24:	b	403aa4 <ferror@plt+0x2654>
  403a28:	ldr	x0, [sp, #72]
  403a2c:	add	x1, x0, #0x1
  403a30:	str	x1, [sp, #72]
  403a34:	lsl	x0, x0, #2
  403a38:	ldr	x1, [sp, #32]
  403a3c:	add	x0, x1, x0
  403a40:	ldr	w1, [sp, #60]
  403a44:	str	w1, [x0]
  403a48:	str	xzr, [sp, #88]
  403a4c:	ldr	x0, [sp, #64]
  403a50:	cmp	x0, #0x0
  403a54:	b.eq	403a70 <ferror@plt+0x2620>  // b.none
  403a58:	ldr	x0, [sp, #64]
  403a5c:	ldrsb	w0, [x0]
  403a60:	cmp	w0, #0x0
  403a64:	b.eq	403a9c <ferror@plt+0x264c>  // b.none
  403a68:	b	403a70 <ferror@plt+0x2620>
  403a6c:	nop
  403a70:	ldr	x0, [sp, #80]
  403a74:	add	x0, x0, #0x1
  403a78:	str	x0, [sp, #80]
  403a7c:	ldr	x0, [sp, #80]
  403a80:	cmp	x0, #0x0
  403a84:	b.eq	403aa0 <ferror@plt+0x2650>  // b.none
  403a88:	ldr	x0, [sp, #80]
  403a8c:	ldrsb	w0, [x0]
  403a90:	cmp	w0, #0x0
  403a94:	b.ne	40395c <ferror@plt+0x250c>  // b.any
  403a98:	b	403aa0 <ferror@plt+0x2650>
  403a9c:	nop
  403aa0:	ldr	x0, [sp, #72]
  403aa4:	ldp	x29, x30, [sp], #96
  403aa8:	ret
  403aac:	stp	x29, x30, [sp, #-80]!
  403ab0:	mov	x29, sp
  403ab4:	str	x0, [sp, #56]
  403ab8:	str	x1, [sp, #48]
  403abc:	str	x2, [sp, #40]
  403ac0:	str	x3, [sp, #32]
  403ac4:	str	x4, [sp, #24]
  403ac8:	ldr	x0, [sp, #56]
  403acc:	cmp	x0, #0x0
  403ad0:	b.eq	403b04 <ferror@plt+0x26b4>  // b.none
  403ad4:	ldr	x0, [sp, #56]
  403ad8:	ldrsb	w0, [x0]
  403adc:	cmp	w0, #0x0
  403ae0:	b.eq	403b04 <ferror@plt+0x26b4>  // b.none
  403ae4:	ldr	x0, [sp, #32]
  403ae8:	cmp	x0, #0x0
  403aec:	b.eq	403b04 <ferror@plt+0x26b4>  // b.none
  403af0:	ldr	x0, [sp, #32]
  403af4:	ldr	x0, [x0]
  403af8:	ldr	x1, [sp, #40]
  403afc:	cmp	x1, x0
  403b00:	b.cs	403b0c <ferror@plt+0x26bc>  // b.hs, b.nlast
  403b04:	mov	w0, #0xffffffff            	// #-1
  403b08:	b	403ba0 <ferror@plt+0x2750>
  403b0c:	ldr	x0, [sp, #56]
  403b10:	ldrsb	w0, [x0]
  403b14:	cmp	w0, #0x2b
  403b18:	b.ne	403b2c <ferror@plt+0x26dc>  // b.any
  403b1c:	ldr	x0, [sp, #56]
  403b20:	add	x0, x0, #0x1
  403b24:	str	x0, [sp, #72]
  403b28:	b	403b3c <ferror@plt+0x26ec>
  403b2c:	ldr	x0, [sp, #56]
  403b30:	str	x0, [sp, #72]
  403b34:	ldr	x0, [sp, #32]
  403b38:	str	xzr, [x0]
  403b3c:	ldr	x0, [sp, #32]
  403b40:	ldr	x0, [x0]
  403b44:	lsl	x0, x0, #2
  403b48:	ldr	x1, [sp, #48]
  403b4c:	add	x4, x1, x0
  403b50:	ldr	x0, [sp, #32]
  403b54:	ldr	x0, [x0]
  403b58:	ldr	x1, [sp, #40]
  403b5c:	sub	x0, x1, x0
  403b60:	ldr	x3, [sp, #24]
  403b64:	mov	x2, x0
  403b68:	mov	x1, x4
  403b6c:	ldr	x0, [sp, #72]
  403b70:	bl	4038e8 <ferror@plt+0x2498>
  403b74:	str	w0, [sp, #68]
  403b78:	ldr	w0, [sp, #68]
  403b7c:	cmp	w0, #0x0
  403b80:	b.le	403b9c <ferror@plt+0x274c>
  403b84:	ldr	x0, [sp, #32]
  403b88:	ldr	x1, [x0]
  403b8c:	ldrsw	x0, [sp, #68]
  403b90:	add	x1, x1, x0
  403b94:	ldr	x0, [sp, #32]
  403b98:	str	x1, [x0]
  403b9c:	ldr	w0, [sp, #68]
  403ba0:	ldp	x29, x30, [sp], #80
  403ba4:	ret
  403ba8:	stp	x29, x30, [sp, #-80]!
  403bac:	mov	x29, sp
  403bb0:	str	x0, [sp, #40]
  403bb4:	str	x1, [sp, #32]
  403bb8:	str	x2, [sp, #24]
  403bbc:	str	xzr, [sp, #72]
  403bc0:	ldr	x0, [sp, #40]
  403bc4:	cmp	x0, #0x0
  403bc8:	b.eq	403be4 <ferror@plt+0x2794>  // b.none
  403bcc:	ldr	x0, [sp, #24]
  403bd0:	cmp	x0, #0x0
  403bd4:	b.eq	403be4 <ferror@plt+0x2794>  // b.none
  403bd8:	ldr	x0, [sp, #32]
  403bdc:	cmp	x0, #0x0
  403be0:	b.ne	403bec <ferror@plt+0x279c>  // b.any
  403be4:	mov	w0, #0xffffffea            	// #-22
  403be8:	b	403d68 <ferror@plt+0x2918>
  403bec:	ldr	x0, [sp, #40]
  403bf0:	str	x0, [sp, #64]
  403bf4:	b	403d40 <ferror@plt+0x28f0>
  403bf8:	str	xzr, [sp, #56]
  403bfc:	ldr	x0, [sp, #72]
  403c00:	cmp	x0, #0x0
  403c04:	b.ne	403c10 <ferror@plt+0x27c0>  // b.any
  403c08:	ldr	x0, [sp, #64]
  403c0c:	str	x0, [sp, #72]
  403c10:	ldr	x0, [sp, #64]
  403c14:	ldrsb	w0, [x0]
  403c18:	cmp	w0, #0x2c
  403c1c:	b.ne	403c28 <ferror@plt+0x27d8>  // b.any
  403c20:	ldr	x0, [sp, #64]
  403c24:	str	x0, [sp, #56]
  403c28:	ldr	x0, [sp, #64]
  403c2c:	add	x0, x0, #0x1
  403c30:	ldrsb	w0, [x0]
  403c34:	cmp	w0, #0x0
  403c38:	b.ne	403c48 <ferror@plt+0x27f8>  // b.any
  403c3c:	ldr	x0, [sp, #64]
  403c40:	add	x0, x0, #0x1
  403c44:	str	x0, [sp, #56]
  403c48:	ldr	x0, [sp, #72]
  403c4c:	cmp	x0, #0x0
  403c50:	b.eq	403d30 <ferror@plt+0x28e0>  // b.none
  403c54:	ldr	x0, [sp, #56]
  403c58:	cmp	x0, #0x0
  403c5c:	b.eq	403d30 <ferror@plt+0x28e0>  // b.none
  403c60:	ldr	x1, [sp, #56]
  403c64:	ldr	x0, [sp, #72]
  403c68:	cmp	x1, x0
  403c6c:	b.hi	403c78 <ferror@plt+0x2828>  // b.pmore
  403c70:	mov	w0, #0xffffffff            	// #-1
  403c74:	b	403d68 <ferror@plt+0x2918>
  403c78:	ldr	x1, [sp, #56]
  403c7c:	ldr	x0, [sp, #72]
  403c80:	sub	x0, x1, x0
  403c84:	ldr	x2, [sp, #24]
  403c88:	mov	x1, x0
  403c8c:	ldr	x0, [sp, #72]
  403c90:	blr	x2
  403c94:	str	w0, [sp, #52]
  403c98:	ldr	w0, [sp, #52]
  403c9c:	cmp	w0, #0x0
  403ca0:	b.ge	403cac <ferror@plt+0x285c>  // b.tcont
  403ca4:	ldr	w0, [sp, #52]
  403ca8:	b	403d68 <ferror@plt+0x2918>
  403cac:	ldr	w0, [sp, #52]
  403cb0:	add	w1, w0, #0x7
  403cb4:	cmp	w0, #0x0
  403cb8:	csel	w0, w1, w0, lt  // lt = tstop
  403cbc:	asr	w0, w0, #3
  403cc0:	mov	w3, w0
  403cc4:	sxtw	x0, w3
  403cc8:	ldr	x1, [sp, #32]
  403ccc:	add	x0, x1, x0
  403cd0:	ldrsb	w2, [x0]
  403cd4:	ldr	w0, [sp, #52]
  403cd8:	negs	w1, w0
  403cdc:	and	w0, w0, #0x7
  403ce0:	and	w1, w1, #0x7
  403ce4:	csneg	w0, w0, w1, mi  // mi = first
  403ce8:	mov	w1, #0x1                   	// #1
  403cec:	lsl	w0, w1, w0
  403cf0:	sxtb	w1, w0
  403cf4:	sxtw	x0, w3
  403cf8:	ldr	x3, [sp, #32]
  403cfc:	add	x0, x3, x0
  403d00:	orr	w1, w2, w1
  403d04:	sxtb	w1, w1
  403d08:	strb	w1, [x0]
  403d0c:	str	xzr, [sp, #72]
  403d10:	ldr	x0, [sp, #56]
  403d14:	cmp	x0, #0x0
  403d18:	b.eq	403d34 <ferror@plt+0x28e4>  // b.none
  403d1c:	ldr	x0, [sp, #56]
  403d20:	ldrsb	w0, [x0]
  403d24:	cmp	w0, #0x0
  403d28:	b.eq	403d60 <ferror@plt+0x2910>  // b.none
  403d2c:	b	403d34 <ferror@plt+0x28e4>
  403d30:	nop
  403d34:	ldr	x0, [sp, #64]
  403d38:	add	x0, x0, #0x1
  403d3c:	str	x0, [sp, #64]
  403d40:	ldr	x0, [sp, #64]
  403d44:	cmp	x0, #0x0
  403d48:	b.eq	403d64 <ferror@plt+0x2914>  // b.none
  403d4c:	ldr	x0, [sp, #64]
  403d50:	ldrsb	w0, [x0]
  403d54:	cmp	w0, #0x0
  403d58:	b.ne	403bf8 <ferror@plt+0x27a8>  // b.any
  403d5c:	b	403d64 <ferror@plt+0x2914>
  403d60:	nop
  403d64:	mov	w0, #0x0                   	// #0
  403d68:	ldp	x29, x30, [sp], #80
  403d6c:	ret
  403d70:	stp	x29, x30, [sp, #-80]!
  403d74:	mov	x29, sp
  403d78:	str	x0, [sp, #40]
  403d7c:	str	x1, [sp, #32]
  403d80:	str	x2, [sp, #24]
  403d84:	str	xzr, [sp, #72]
  403d88:	ldr	x0, [sp, #40]
  403d8c:	cmp	x0, #0x0
  403d90:	b.eq	403dac <ferror@plt+0x295c>  // b.none
  403d94:	ldr	x0, [sp, #24]
  403d98:	cmp	x0, #0x0
  403d9c:	b.eq	403dac <ferror@plt+0x295c>  // b.none
  403da0:	ldr	x0, [sp, #32]
  403da4:	cmp	x0, #0x0
  403da8:	b.ne	403db4 <ferror@plt+0x2964>  // b.any
  403dac:	mov	w0, #0xffffffea            	// #-22
  403db0:	b	403ee8 <ferror@plt+0x2a98>
  403db4:	ldr	x0, [sp, #40]
  403db8:	str	x0, [sp, #64]
  403dbc:	b	403ec0 <ferror@plt+0x2a70>
  403dc0:	str	xzr, [sp, #56]
  403dc4:	ldr	x0, [sp, #72]
  403dc8:	cmp	x0, #0x0
  403dcc:	b.ne	403dd8 <ferror@plt+0x2988>  // b.any
  403dd0:	ldr	x0, [sp, #64]
  403dd4:	str	x0, [sp, #72]
  403dd8:	ldr	x0, [sp, #64]
  403ddc:	ldrsb	w0, [x0]
  403de0:	cmp	w0, #0x2c
  403de4:	b.ne	403df0 <ferror@plt+0x29a0>  // b.any
  403de8:	ldr	x0, [sp, #64]
  403dec:	str	x0, [sp, #56]
  403df0:	ldr	x0, [sp, #64]
  403df4:	add	x0, x0, #0x1
  403df8:	ldrsb	w0, [x0]
  403dfc:	cmp	w0, #0x0
  403e00:	b.ne	403e10 <ferror@plt+0x29c0>  // b.any
  403e04:	ldr	x0, [sp, #64]
  403e08:	add	x0, x0, #0x1
  403e0c:	str	x0, [sp, #56]
  403e10:	ldr	x0, [sp, #72]
  403e14:	cmp	x0, #0x0
  403e18:	b.eq	403eb0 <ferror@plt+0x2a60>  // b.none
  403e1c:	ldr	x0, [sp, #56]
  403e20:	cmp	x0, #0x0
  403e24:	b.eq	403eb0 <ferror@plt+0x2a60>  // b.none
  403e28:	ldr	x1, [sp, #56]
  403e2c:	ldr	x0, [sp, #72]
  403e30:	cmp	x1, x0
  403e34:	b.hi	403e40 <ferror@plt+0x29f0>  // b.pmore
  403e38:	mov	w0, #0xffffffff            	// #-1
  403e3c:	b	403ee8 <ferror@plt+0x2a98>
  403e40:	ldr	x1, [sp, #56]
  403e44:	ldr	x0, [sp, #72]
  403e48:	sub	x0, x1, x0
  403e4c:	ldr	x2, [sp, #24]
  403e50:	mov	x1, x0
  403e54:	ldr	x0, [sp, #72]
  403e58:	blr	x2
  403e5c:	str	x0, [sp, #48]
  403e60:	ldr	x0, [sp, #48]
  403e64:	cmp	x0, #0x0
  403e68:	b.ge	403e74 <ferror@plt+0x2a24>  // b.tcont
  403e6c:	ldr	x0, [sp, #48]
  403e70:	b	403ee8 <ferror@plt+0x2a98>
  403e74:	ldr	x0, [sp, #32]
  403e78:	ldr	x1, [x0]
  403e7c:	ldr	x0, [sp, #48]
  403e80:	orr	x1, x1, x0
  403e84:	ldr	x0, [sp, #32]
  403e88:	str	x1, [x0]
  403e8c:	str	xzr, [sp, #72]
  403e90:	ldr	x0, [sp, #56]
  403e94:	cmp	x0, #0x0
  403e98:	b.eq	403eb4 <ferror@plt+0x2a64>  // b.none
  403e9c:	ldr	x0, [sp, #56]
  403ea0:	ldrsb	w0, [x0]
  403ea4:	cmp	w0, #0x0
  403ea8:	b.eq	403ee0 <ferror@plt+0x2a90>  // b.none
  403eac:	b	403eb4 <ferror@plt+0x2a64>
  403eb0:	nop
  403eb4:	ldr	x0, [sp, #64]
  403eb8:	add	x0, x0, #0x1
  403ebc:	str	x0, [sp, #64]
  403ec0:	ldr	x0, [sp, #64]
  403ec4:	cmp	x0, #0x0
  403ec8:	b.eq	403ee4 <ferror@plt+0x2a94>  // b.none
  403ecc:	ldr	x0, [sp, #64]
  403ed0:	ldrsb	w0, [x0]
  403ed4:	cmp	w0, #0x0
  403ed8:	b.ne	403dc0 <ferror@plt+0x2970>  // b.any
  403edc:	b	403ee4 <ferror@plt+0x2a94>
  403ee0:	nop
  403ee4:	mov	w0, #0x0                   	// #0
  403ee8:	ldp	x29, x30, [sp], #80
  403eec:	ret
  403ef0:	stp	x29, x30, [sp, #-64]!
  403ef4:	mov	x29, sp
  403ef8:	str	x0, [sp, #40]
  403efc:	str	x1, [sp, #32]
  403f00:	str	x2, [sp, #24]
  403f04:	str	w3, [sp, #20]
  403f08:	str	xzr, [sp, #56]
  403f0c:	ldr	x0, [sp, #40]
  403f10:	cmp	x0, #0x0
  403f14:	b.ne	403f20 <ferror@plt+0x2ad0>  // b.any
  403f18:	mov	w0, #0x0                   	// #0
  403f1c:	b	4040fc <ferror@plt+0x2cac>
  403f20:	ldr	x0, [sp, #32]
  403f24:	ldr	w1, [sp, #20]
  403f28:	str	w1, [x0]
  403f2c:	ldr	x0, [sp, #32]
  403f30:	ldr	w1, [x0]
  403f34:	ldr	x0, [sp, #24]
  403f38:	str	w1, [x0]
  403f3c:	bl	401400 <__errno_location@plt>
  403f40:	str	wzr, [x0]
  403f44:	ldr	x0, [sp, #40]
  403f48:	ldrsb	w0, [x0]
  403f4c:	cmp	w0, #0x3a
  403f50:	b.ne	403fc4 <ferror@plt+0x2b74>  // b.any
  403f54:	ldr	x0, [sp, #40]
  403f58:	add	x0, x0, #0x1
  403f5c:	str	x0, [sp, #40]
  403f60:	add	x0, sp, #0x38
  403f64:	mov	w2, #0xa                   	// #10
  403f68:	mov	x1, x0
  403f6c:	ldr	x0, [sp, #40]
  403f70:	bl	401340 <strtol@plt>
  403f74:	mov	w1, w0
  403f78:	ldr	x0, [sp, #24]
  403f7c:	str	w1, [x0]
  403f80:	bl	401400 <__errno_location@plt>
  403f84:	ldr	w0, [x0]
  403f88:	cmp	w0, #0x0
  403f8c:	b.ne	403fbc <ferror@plt+0x2b6c>  // b.any
  403f90:	ldr	x0, [sp, #56]
  403f94:	cmp	x0, #0x0
  403f98:	b.eq	403fbc <ferror@plt+0x2b6c>  // b.none
  403f9c:	ldr	x0, [sp, #56]
  403fa0:	ldrsb	w0, [x0]
  403fa4:	cmp	w0, #0x0
  403fa8:	b.ne	403fbc <ferror@plt+0x2b6c>  // b.any
  403fac:	ldr	x0, [sp, #56]
  403fb0:	ldr	x1, [sp, #40]
  403fb4:	cmp	x1, x0
  403fb8:	b.ne	4040f8 <ferror@plt+0x2ca8>  // b.any
  403fbc:	mov	w0, #0xffffffff            	// #-1
  403fc0:	b	4040fc <ferror@plt+0x2cac>
  403fc4:	add	x0, sp, #0x38
  403fc8:	mov	w2, #0xa                   	// #10
  403fcc:	mov	x1, x0
  403fd0:	ldr	x0, [sp, #40]
  403fd4:	bl	401340 <strtol@plt>
  403fd8:	mov	w1, w0
  403fdc:	ldr	x0, [sp, #32]
  403fe0:	str	w1, [x0]
  403fe4:	ldr	x0, [sp, #32]
  403fe8:	ldr	w1, [x0]
  403fec:	ldr	x0, [sp, #24]
  403ff0:	str	w1, [x0]
  403ff4:	bl	401400 <__errno_location@plt>
  403ff8:	ldr	w0, [x0]
  403ffc:	cmp	w0, #0x0
  404000:	b.ne	404020 <ferror@plt+0x2bd0>  // b.any
  404004:	ldr	x0, [sp, #56]
  404008:	cmp	x0, #0x0
  40400c:	b.eq	404020 <ferror@plt+0x2bd0>  // b.none
  404010:	ldr	x0, [sp, #56]
  404014:	ldr	x1, [sp, #40]
  404018:	cmp	x1, x0
  40401c:	b.ne	404028 <ferror@plt+0x2bd8>  // b.any
  404020:	mov	w0, #0xffffffff            	// #-1
  404024:	b	4040fc <ferror@plt+0x2cac>
  404028:	ldr	x0, [sp, #56]
  40402c:	ldrsb	w0, [x0]
  404030:	cmp	w0, #0x3a
  404034:	b.ne	40405c <ferror@plt+0x2c0c>  // b.any
  404038:	ldr	x0, [sp, #56]
  40403c:	add	x0, x0, #0x1
  404040:	ldrsb	w0, [x0]
  404044:	cmp	w0, #0x0
  404048:	b.ne	40405c <ferror@plt+0x2c0c>  // b.any
  40404c:	ldr	x0, [sp, #24]
  404050:	ldr	w1, [sp, #20]
  404054:	str	w1, [x0]
  404058:	b	4040f8 <ferror@plt+0x2ca8>
  40405c:	ldr	x0, [sp, #56]
  404060:	ldrsb	w0, [x0]
  404064:	cmp	w0, #0x2d
  404068:	b.eq	40407c <ferror@plt+0x2c2c>  // b.none
  40406c:	ldr	x0, [sp, #56]
  404070:	ldrsb	w0, [x0]
  404074:	cmp	w0, #0x3a
  404078:	b.ne	4040f8 <ferror@plt+0x2ca8>  // b.any
  40407c:	ldr	x0, [sp, #56]
  404080:	add	x0, x0, #0x1
  404084:	str	x0, [sp, #40]
  404088:	str	xzr, [sp, #56]
  40408c:	bl	401400 <__errno_location@plt>
  404090:	str	wzr, [x0]
  404094:	add	x0, sp, #0x38
  404098:	mov	w2, #0xa                   	// #10
  40409c:	mov	x1, x0
  4040a0:	ldr	x0, [sp, #40]
  4040a4:	bl	401340 <strtol@plt>
  4040a8:	mov	w1, w0
  4040ac:	ldr	x0, [sp, #24]
  4040b0:	str	w1, [x0]
  4040b4:	bl	401400 <__errno_location@plt>
  4040b8:	ldr	w0, [x0]
  4040bc:	cmp	w0, #0x0
  4040c0:	b.ne	4040f0 <ferror@plt+0x2ca0>  // b.any
  4040c4:	ldr	x0, [sp, #56]
  4040c8:	cmp	x0, #0x0
  4040cc:	b.eq	4040f0 <ferror@plt+0x2ca0>  // b.none
  4040d0:	ldr	x0, [sp, #56]
  4040d4:	ldrsb	w0, [x0]
  4040d8:	cmp	w0, #0x0
  4040dc:	b.ne	4040f0 <ferror@plt+0x2ca0>  // b.any
  4040e0:	ldr	x0, [sp, #56]
  4040e4:	ldr	x1, [sp, #40]
  4040e8:	cmp	x1, x0
  4040ec:	b.ne	4040f8 <ferror@plt+0x2ca8>  // b.any
  4040f0:	mov	w0, #0xffffffff            	// #-1
  4040f4:	b	4040fc <ferror@plt+0x2cac>
  4040f8:	mov	w0, #0x0                   	// #0
  4040fc:	ldp	x29, x30, [sp], #64
  404100:	ret
  404104:	sub	sp, sp, #0x20
  404108:	str	x0, [sp, #8]
  40410c:	str	x1, [sp]
  404110:	ldr	x0, [sp, #8]
  404114:	str	x0, [sp, #24]
  404118:	ldr	x0, [sp]
  40411c:	str	xzr, [x0]
  404120:	b	404130 <ferror@plt+0x2ce0>
  404124:	ldr	x0, [sp, #24]
  404128:	add	x0, x0, #0x1
  40412c:	str	x0, [sp, #24]
  404130:	ldr	x0, [sp, #24]
  404134:	cmp	x0, #0x0
  404138:	b.eq	404160 <ferror@plt+0x2d10>  // b.none
  40413c:	ldr	x0, [sp, #24]
  404140:	ldrsb	w0, [x0]
  404144:	cmp	w0, #0x2f
  404148:	b.ne	404160 <ferror@plt+0x2d10>  // b.any
  40414c:	ldr	x0, [sp, #24]
  404150:	add	x0, x0, #0x1
  404154:	ldrsb	w0, [x0]
  404158:	cmp	w0, #0x2f
  40415c:	b.eq	404124 <ferror@plt+0x2cd4>  // b.none
  404160:	ldr	x0, [sp, #24]
  404164:	cmp	x0, #0x0
  404168:	b.eq	40417c <ferror@plt+0x2d2c>  // b.none
  40416c:	ldr	x0, [sp, #24]
  404170:	ldrsb	w0, [x0]
  404174:	cmp	w0, #0x0
  404178:	b.ne	404184 <ferror@plt+0x2d34>  // b.any
  40417c:	mov	x0, #0x0                   	// #0
  404180:	b	4041e4 <ferror@plt+0x2d94>
  404184:	ldr	x0, [sp]
  404188:	mov	x1, #0x1                   	// #1
  40418c:	str	x1, [x0]
  404190:	ldr	x0, [sp, #24]
  404194:	add	x0, x0, #0x1
  404198:	str	x0, [sp, #16]
  40419c:	b	4041c0 <ferror@plt+0x2d70>
  4041a0:	ldr	x0, [sp]
  4041a4:	ldr	x0, [x0]
  4041a8:	add	x1, x0, #0x1
  4041ac:	ldr	x0, [sp]
  4041b0:	str	x1, [x0]
  4041b4:	ldr	x0, [sp, #16]
  4041b8:	add	x0, x0, #0x1
  4041bc:	str	x0, [sp, #16]
  4041c0:	ldr	x0, [sp, #16]
  4041c4:	ldrsb	w0, [x0]
  4041c8:	cmp	w0, #0x0
  4041cc:	b.eq	4041e0 <ferror@plt+0x2d90>  // b.none
  4041d0:	ldr	x0, [sp, #16]
  4041d4:	ldrsb	w0, [x0]
  4041d8:	cmp	w0, #0x2f
  4041dc:	b.ne	4041a0 <ferror@plt+0x2d50>  // b.any
  4041e0:	ldr	x0, [sp, #24]
  4041e4:	add	sp, sp, #0x20
  4041e8:	ret
  4041ec:	stp	x29, x30, [sp, #-64]!
  4041f0:	mov	x29, sp
  4041f4:	str	x0, [sp, #24]
  4041f8:	str	x1, [sp, #16]
  4041fc:	b	4042fc <ferror@plt+0x2eac>
  404200:	add	x0, sp, #0x28
  404204:	mov	x1, x0
  404208:	ldr	x0, [sp, #24]
  40420c:	bl	404104 <ferror@plt+0x2cb4>
  404210:	str	x0, [sp, #56]
  404214:	add	x0, sp, #0x20
  404218:	mov	x1, x0
  40421c:	ldr	x0, [sp, #16]
  404220:	bl	404104 <ferror@plt+0x2cb4>
  404224:	str	x0, [sp, #48]
  404228:	ldr	x1, [sp, #40]
  40422c:	ldr	x0, [sp, #32]
  404230:	add	x0, x1, x0
  404234:	cmp	x0, #0x0
  404238:	b.ne	404244 <ferror@plt+0x2df4>  // b.any
  40423c:	mov	w0, #0x1                   	// #1
  404240:	b	404318 <ferror@plt+0x2ec8>
  404244:	ldr	x1, [sp, #40]
  404248:	ldr	x0, [sp, #32]
  40424c:	add	x0, x1, x0
  404250:	cmp	x0, #0x1
  404254:	b.ne	404298 <ferror@plt+0x2e48>  // b.any
  404258:	ldr	x0, [sp, #56]
  40425c:	cmp	x0, #0x0
  404260:	b.eq	404274 <ferror@plt+0x2e24>  // b.none
  404264:	ldr	x0, [sp, #56]
  404268:	ldrsb	w0, [x0]
  40426c:	cmp	w0, #0x2f
  404270:	b.eq	404290 <ferror@plt+0x2e40>  // b.none
  404274:	ldr	x0, [sp, #48]
  404278:	cmp	x0, #0x0
  40427c:	b.eq	404298 <ferror@plt+0x2e48>  // b.none
  404280:	ldr	x0, [sp, #48]
  404284:	ldrsb	w0, [x0]
  404288:	cmp	w0, #0x2f
  40428c:	b.ne	404298 <ferror@plt+0x2e48>  // b.any
  404290:	mov	w0, #0x1                   	// #1
  404294:	b	404318 <ferror@plt+0x2ec8>
  404298:	ldr	x0, [sp, #56]
  40429c:	cmp	x0, #0x0
  4042a0:	b.eq	404314 <ferror@plt+0x2ec4>  // b.none
  4042a4:	ldr	x0, [sp, #48]
  4042a8:	cmp	x0, #0x0
  4042ac:	b.eq	404314 <ferror@plt+0x2ec4>  // b.none
  4042b0:	ldr	x1, [sp, #40]
  4042b4:	ldr	x0, [sp, #32]
  4042b8:	cmp	x1, x0
  4042bc:	b.ne	404314 <ferror@plt+0x2ec4>  // b.any
  4042c0:	ldr	x0, [sp, #40]
  4042c4:	mov	x2, x0
  4042c8:	ldr	x1, [sp, #48]
  4042cc:	ldr	x0, [sp, #56]
  4042d0:	bl	401240 <strncmp@plt>
  4042d4:	cmp	w0, #0x0
  4042d8:	b.ne	404314 <ferror@plt+0x2ec4>  // b.any
  4042dc:	ldr	x0, [sp, #40]
  4042e0:	ldr	x1, [sp, #56]
  4042e4:	add	x0, x1, x0
  4042e8:	str	x0, [sp, #24]
  4042ec:	ldr	x0, [sp, #32]
  4042f0:	ldr	x1, [sp, #48]
  4042f4:	add	x0, x1, x0
  4042f8:	str	x0, [sp, #16]
  4042fc:	ldr	x0, [sp, #24]
  404300:	cmp	x0, #0x0
  404304:	b.eq	404314 <ferror@plt+0x2ec4>  // b.none
  404308:	ldr	x0, [sp, #16]
  40430c:	cmp	x0, #0x0
  404310:	b.ne	404200 <ferror@plt+0x2db0>  // b.any
  404314:	mov	w0, #0x0                   	// #0
  404318:	ldp	x29, x30, [sp], #64
  40431c:	ret
  404320:	stp	x29, x30, [sp, #-64]!
  404324:	mov	x29, sp
  404328:	str	x0, [sp, #40]
  40432c:	str	x1, [sp, #32]
  404330:	str	x2, [sp, #24]
  404334:	ldr	x0, [sp, #40]
  404338:	cmp	x0, #0x0
  40433c:	b.ne	40435c <ferror@plt+0x2f0c>  // b.any
  404340:	ldr	x0, [sp, #32]
  404344:	cmp	x0, #0x0
  404348:	b.ne	40435c <ferror@plt+0x2f0c>  // b.any
  40434c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  404350:	add	x0, x0, #0xcb0
  404354:	bl	401280 <strdup@plt>
  404358:	b	404480 <ferror@plt+0x3030>
  40435c:	ldr	x0, [sp, #40]
  404360:	cmp	x0, #0x0
  404364:	b.ne	404378 <ferror@plt+0x2f28>  // b.any
  404368:	ldr	x1, [sp, #24]
  40436c:	ldr	x0, [sp, #32]
  404370:	bl	401370 <strndup@plt>
  404374:	b	404480 <ferror@plt+0x3030>
  404378:	ldr	x0, [sp, #32]
  40437c:	cmp	x0, #0x0
  404380:	b.ne	404390 <ferror@plt+0x2f40>  // b.any
  404384:	ldr	x0, [sp, #40]
  404388:	bl	401280 <strdup@plt>
  40438c:	b	404480 <ferror@plt+0x3030>
  404390:	ldr	x0, [sp, #40]
  404394:	cmp	x0, #0x0
  404398:	b.ne	4043bc <ferror@plt+0x2f6c>  // b.any
  40439c:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4043a0:	add	x3, x0, #0xd10
  4043a4:	mov	w2, #0x383                 	// #899
  4043a8:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4043ac:	add	x1, x0, #0xcb8
  4043b0:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4043b4:	add	x0, x0, #0xcc8
  4043b8:	bl	4013f0 <__assert_fail@plt>
  4043bc:	ldr	x0, [sp, #32]
  4043c0:	cmp	x0, #0x0
  4043c4:	b.ne	4043e8 <ferror@plt+0x2f98>  // b.any
  4043c8:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4043cc:	add	x3, x0, #0xd10
  4043d0:	mov	w2, #0x384                 	// #900
  4043d4:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4043d8:	add	x1, x0, #0xcb8
  4043dc:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4043e0:	add	x0, x0, #0xcd0
  4043e4:	bl	4013f0 <__assert_fail@plt>
  4043e8:	ldr	x0, [sp, #40]
  4043ec:	bl	401170 <strlen@plt>
  4043f0:	str	x0, [sp, #56]
  4043f4:	ldr	x0, [sp, #56]
  4043f8:	mvn	x0, x0
  4043fc:	ldr	x1, [sp, #24]
  404400:	cmp	x1, x0
  404404:	b.ls	404410 <ferror@plt+0x2fc0>  // b.plast
  404408:	mov	x0, #0x0                   	// #0
  40440c:	b	404480 <ferror@plt+0x3030>
  404410:	ldr	x1, [sp, #56]
  404414:	ldr	x0, [sp, #24]
  404418:	add	x0, x1, x0
  40441c:	add	x0, x0, #0x1
  404420:	bl	401220 <malloc@plt>
  404424:	str	x0, [sp, #48]
  404428:	ldr	x0, [sp, #48]
  40442c:	cmp	x0, #0x0
  404430:	b.ne	40443c <ferror@plt+0x2fec>  // b.any
  404434:	mov	x0, #0x0                   	// #0
  404438:	b	404480 <ferror@plt+0x3030>
  40443c:	ldr	x2, [sp, #56]
  404440:	ldr	x1, [sp, #40]
  404444:	ldr	x0, [sp, #48]
  404448:	bl	401140 <memcpy@plt>
  40444c:	ldr	x1, [sp, #48]
  404450:	ldr	x0, [sp, #56]
  404454:	add	x0, x1, x0
  404458:	ldr	x2, [sp, #24]
  40445c:	ldr	x1, [sp, #32]
  404460:	bl	401140 <memcpy@plt>
  404464:	ldr	x1, [sp, #56]
  404468:	ldr	x0, [sp, #24]
  40446c:	add	x0, x1, x0
  404470:	ldr	x1, [sp, #48]
  404474:	add	x0, x1, x0
  404478:	strb	wzr, [x0]
  40447c:	ldr	x0, [sp, #48]
  404480:	ldp	x29, x30, [sp], #64
  404484:	ret
  404488:	stp	x29, x30, [sp, #-32]!
  40448c:	mov	x29, sp
  404490:	str	x0, [sp, #24]
  404494:	str	x1, [sp, #16]
  404498:	ldr	x0, [sp, #16]
  40449c:	cmp	x0, #0x0
  4044a0:	b.eq	4044b0 <ferror@plt+0x3060>  // b.none
  4044a4:	ldr	x0, [sp, #16]
  4044a8:	bl	401170 <strlen@plt>
  4044ac:	b	4044b4 <ferror@plt+0x3064>
  4044b0:	mov	x0, #0x0                   	// #0
  4044b4:	mov	x2, x0
  4044b8:	ldr	x1, [sp, #16]
  4044bc:	ldr	x0, [sp, #24]
  4044c0:	bl	404320 <ferror@plt+0x2ed0>
  4044c4:	ldp	x29, x30, [sp], #32
  4044c8:	ret
  4044cc:	stp	x29, x30, [sp, #-304]!
  4044d0:	mov	x29, sp
  4044d4:	str	x0, [sp, #56]
  4044d8:	str	x1, [sp, #48]
  4044dc:	str	x2, [sp, #256]
  4044e0:	str	x3, [sp, #264]
  4044e4:	str	x4, [sp, #272]
  4044e8:	str	x5, [sp, #280]
  4044ec:	str	x6, [sp, #288]
  4044f0:	str	x7, [sp, #296]
  4044f4:	str	q0, [sp, #128]
  4044f8:	str	q1, [sp, #144]
  4044fc:	str	q2, [sp, #160]
  404500:	str	q3, [sp, #176]
  404504:	str	q4, [sp, #192]
  404508:	str	q5, [sp, #208]
  40450c:	str	q6, [sp, #224]
  404510:	str	q7, [sp, #240]
  404514:	add	x0, sp, #0x130
  404518:	str	x0, [sp, #80]
  40451c:	add	x0, sp, #0x130
  404520:	str	x0, [sp, #88]
  404524:	add	x0, sp, #0x100
  404528:	str	x0, [sp, #96]
  40452c:	mov	w0, #0xffffffd0            	// #-48
  404530:	str	w0, [sp, #104]
  404534:	mov	w0, #0xffffff80            	// #-128
  404538:	str	w0, [sp, #108]
  40453c:	add	x2, sp, #0x10
  404540:	add	x3, sp, #0x50
  404544:	ldp	x0, x1, [x3]
  404548:	stp	x0, x1, [x2]
  40454c:	ldp	x0, x1, [x3, #16]
  404550:	stp	x0, x1, [x2, #16]
  404554:	add	x1, sp, #0x10
  404558:	add	x0, sp, #0x48
  40455c:	mov	x2, x1
  404560:	ldr	x1, [sp, #48]
  404564:	bl	401360 <vasprintf@plt>
  404568:	str	w0, [sp, #124]
  40456c:	ldr	w0, [sp, #124]
  404570:	cmp	w0, #0x0
  404574:	b.ge	404580 <ferror@plt+0x3130>  // b.tcont
  404578:	mov	x0, #0x0                   	// #0
  40457c:	b	4045a8 <ferror@plt+0x3158>
  404580:	ldr	x0, [sp, #72]
  404584:	ldrsw	x1, [sp, #124]
  404588:	mov	x2, x1
  40458c:	mov	x1, x0
  404590:	ldr	x0, [sp, #56]
  404594:	bl	404320 <ferror@plt+0x2ed0>
  404598:	str	x0, [sp, #112]
  40459c:	ldr	x0, [sp, #72]
  4045a0:	bl	401350 <free@plt>
  4045a4:	ldr	x0, [sp, #112]
  4045a8:	ldp	x29, x30, [sp], #304
  4045ac:	ret
  4045b0:	stp	x29, x30, [sp, #-48]!
  4045b4:	mov	x29, sp
  4045b8:	str	x0, [sp, #24]
  4045bc:	str	x1, [sp, #16]
  4045c0:	str	wzr, [sp, #44]
  4045c4:	str	wzr, [sp, #40]
  4045c8:	b	404634 <ferror@plt+0x31e4>
  4045cc:	ldr	w0, [sp, #44]
  4045d0:	cmp	w0, #0x0
  4045d4:	b.eq	4045e0 <ferror@plt+0x3190>  // b.none
  4045d8:	str	wzr, [sp, #44]
  4045dc:	b	404628 <ferror@plt+0x31d8>
  4045e0:	ldrsw	x0, [sp, #40]
  4045e4:	ldr	x1, [sp, #24]
  4045e8:	add	x0, x1, x0
  4045ec:	ldrsb	w0, [x0]
  4045f0:	cmp	w0, #0x5c
  4045f4:	b.ne	404604 <ferror@plt+0x31b4>  // b.any
  4045f8:	mov	w0, #0x1                   	// #1
  4045fc:	str	w0, [sp, #44]
  404600:	b	404628 <ferror@plt+0x31d8>
  404604:	ldrsw	x0, [sp, #40]
  404608:	ldr	x1, [sp, #24]
  40460c:	add	x0, x1, x0
  404610:	ldrsb	w0, [x0]
  404614:	mov	w1, w0
  404618:	ldr	x0, [sp, #16]
  40461c:	bl	401390 <strchr@plt>
  404620:	cmp	x0, #0x0
  404624:	b.ne	404650 <ferror@plt+0x3200>  // b.any
  404628:	ldr	w0, [sp, #40]
  40462c:	add	w0, w0, #0x1
  404630:	str	w0, [sp, #40]
  404634:	ldrsw	x0, [sp, #40]
  404638:	ldr	x1, [sp, #24]
  40463c:	add	x0, x1, x0
  404640:	ldrsb	w0, [x0]
  404644:	cmp	w0, #0x0
  404648:	b.ne	4045cc <ferror@plt+0x317c>  // b.any
  40464c:	b	404654 <ferror@plt+0x3204>
  404650:	nop
  404654:	ldr	w1, [sp, #40]
  404658:	ldr	w0, [sp, #44]
  40465c:	sub	w0, w1, w0
  404660:	sxtw	x0, w0
  404664:	ldp	x29, x30, [sp], #48
  404668:	ret
  40466c:	stp	x29, x30, [sp, #-64]!
  404670:	mov	x29, sp
  404674:	str	x0, [sp, #40]
  404678:	str	x1, [sp, #32]
  40467c:	str	x2, [sp, #24]
  404680:	str	w3, [sp, #20]
  404684:	ldr	x0, [sp, #40]
  404688:	ldr	x0, [x0]
  40468c:	str	x0, [sp, #56]
  404690:	ldr	x0, [sp, #56]
  404694:	ldrsb	w0, [x0]
  404698:	cmp	w0, #0x0
  40469c:	b.ne	4046dc <ferror@plt+0x328c>  // b.any
  4046a0:	ldr	x0, [sp, #40]
  4046a4:	ldr	x0, [x0]
  4046a8:	ldrsb	w0, [x0]
  4046ac:	cmp	w0, #0x0
  4046b0:	b.eq	4046d4 <ferror@plt+0x3284>  // b.none
  4046b4:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4046b8:	add	x3, x0, #0xd20
  4046bc:	mov	w2, #0x3c6                 	// #966
  4046c0:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4046c4:	add	x1, x0, #0xcb8
  4046c8:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  4046cc:	add	x0, x0, #0xcd8
  4046d0:	bl	4013f0 <__assert_fail@plt>
  4046d4:	mov	x0, #0x0                   	// #0
  4046d8:	b	40490c <ferror@plt+0x34bc>
  4046dc:	ldr	x1, [sp, #24]
  4046e0:	ldr	x0, [sp, #56]
  4046e4:	bl	401380 <strspn@plt>
  4046e8:	mov	x1, x0
  4046ec:	ldr	x0, [sp, #56]
  4046f0:	add	x0, x0, x1
  4046f4:	str	x0, [sp, #56]
  4046f8:	ldr	x0, [sp, #56]
  4046fc:	ldrsb	w0, [x0]
  404700:	cmp	w0, #0x0
  404704:	b.ne	40471c <ferror@plt+0x32cc>  // b.any
  404708:	ldr	x0, [sp, #40]
  40470c:	ldr	x1, [sp, #56]
  404710:	str	x1, [x0]
  404714:	mov	x0, #0x0                   	// #0
  404718:	b	40490c <ferror@plt+0x34bc>
  40471c:	ldr	w0, [sp, #20]
  404720:	cmp	w0, #0x0
  404724:	b.eq	404840 <ferror@plt+0x33f0>  // b.none
  404728:	ldr	x0, [sp, #56]
  40472c:	ldrsb	w0, [x0]
  404730:	mov	w1, w0
  404734:	adrp	x0, 404000 <ferror@plt+0x2bb0>
  404738:	add	x0, x0, #0xce8
  40473c:	bl	401390 <strchr@plt>
  404740:	cmp	x0, #0x0
  404744:	b.eq	404840 <ferror@plt+0x33f0>  // b.none
  404748:	ldr	x0, [sp, #56]
  40474c:	ldrsb	w0, [x0]
  404750:	strb	w0, [sp, #48]
  404754:	strb	wzr, [sp, #49]
  404758:	ldr	x0, [sp, #56]
  40475c:	add	x0, x0, #0x1
  404760:	add	x1, sp, #0x30
  404764:	bl	4045b0 <ferror@plt+0x3160>
  404768:	mov	x1, x0
  40476c:	ldr	x0, [sp, #32]
  404770:	str	x1, [x0]
  404774:	ldr	x0, [sp, #32]
  404778:	ldr	x0, [x0]
  40477c:	add	x0, x0, #0x1
  404780:	ldr	x1, [sp, #56]
  404784:	add	x0, x1, x0
  404788:	ldrsb	w0, [x0]
  40478c:	cmp	w0, #0x0
  404790:	b.eq	404804 <ferror@plt+0x33b4>  // b.none
  404794:	ldr	x0, [sp, #32]
  404798:	ldr	x0, [x0]
  40479c:	add	x0, x0, #0x1
  4047a0:	ldr	x1, [sp, #56]
  4047a4:	add	x0, x1, x0
  4047a8:	ldrsb	w1, [x0]
  4047ac:	ldrsb	w0, [sp, #48]
  4047b0:	cmp	w1, w0
  4047b4:	b.ne	404804 <ferror@plt+0x33b4>  // b.any
  4047b8:	ldr	x0, [sp, #32]
  4047bc:	ldr	x0, [x0]
  4047c0:	add	x0, x0, #0x2
  4047c4:	ldr	x1, [sp, #56]
  4047c8:	add	x0, x1, x0
  4047cc:	ldrsb	w0, [x0]
  4047d0:	cmp	w0, #0x0
  4047d4:	b.eq	404818 <ferror@plt+0x33c8>  // b.none
  4047d8:	ldr	x0, [sp, #32]
  4047dc:	ldr	x0, [x0]
  4047e0:	add	x0, x0, #0x2
  4047e4:	ldr	x1, [sp, #56]
  4047e8:	add	x0, x1, x0
  4047ec:	ldrsb	w0, [x0]
  4047f0:	mov	w1, w0
  4047f4:	ldr	x0, [sp, #24]
  4047f8:	bl	401390 <strchr@plt>
  4047fc:	cmp	x0, #0x0
  404800:	b.ne	404818 <ferror@plt+0x33c8>  // b.any
  404804:	ldr	x0, [sp, #40]
  404808:	ldr	x1, [sp, #56]
  40480c:	str	x1, [x0]
  404810:	mov	x0, #0x0                   	// #0
  404814:	b	40490c <ferror@plt+0x34bc>
  404818:	ldr	x0, [sp, #56]
  40481c:	add	x1, x0, #0x1
  404820:	str	x1, [sp, #56]
  404824:	ldr	x1, [sp, #32]
  404828:	ldr	x1, [x1]
  40482c:	add	x1, x1, #0x2
  404830:	add	x1, x0, x1
  404834:	ldr	x0, [sp, #40]
  404838:	str	x1, [x0]
  40483c:	b	404908 <ferror@plt+0x34b8>
  404840:	ldr	w0, [sp, #20]
  404844:	cmp	w0, #0x0
  404848:	b.eq	4048d8 <ferror@plt+0x3488>  // b.none
  40484c:	ldr	x1, [sp, #24]
  404850:	ldr	x0, [sp, #56]
  404854:	bl	4045b0 <ferror@plt+0x3160>
  404858:	mov	x1, x0
  40485c:	ldr	x0, [sp, #32]
  404860:	str	x1, [x0]
  404864:	ldr	x0, [sp, #32]
  404868:	ldr	x0, [x0]
  40486c:	ldr	x1, [sp, #56]
  404870:	add	x0, x1, x0
  404874:	ldrsb	w0, [x0]
  404878:	cmp	w0, #0x0
  40487c:	b.eq	4048bc <ferror@plt+0x346c>  // b.none
  404880:	ldr	x0, [sp, #32]
  404884:	ldr	x0, [x0]
  404888:	ldr	x1, [sp, #56]
  40488c:	add	x0, x1, x0
  404890:	ldrsb	w0, [x0]
  404894:	mov	w1, w0
  404898:	ldr	x0, [sp, #24]
  40489c:	bl	401390 <strchr@plt>
  4048a0:	cmp	x0, #0x0
  4048a4:	b.ne	4048bc <ferror@plt+0x346c>  // b.any
  4048a8:	ldr	x0, [sp, #40]
  4048ac:	ldr	x1, [sp, #56]
  4048b0:	str	x1, [x0]
  4048b4:	mov	x0, #0x0                   	// #0
  4048b8:	b	40490c <ferror@plt+0x34bc>
  4048bc:	ldr	x0, [sp, #32]
  4048c0:	ldr	x0, [x0]
  4048c4:	ldr	x1, [sp, #56]
  4048c8:	add	x1, x1, x0
  4048cc:	ldr	x0, [sp, #40]
  4048d0:	str	x1, [x0]
  4048d4:	b	404908 <ferror@plt+0x34b8>
  4048d8:	ldr	x1, [sp, #24]
  4048dc:	ldr	x0, [sp, #56]
  4048e0:	bl	4013d0 <strcspn@plt>
  4048e4:	mov	x1, x0
  4048e8:	ldr	x0, [sp, #32]
  4048ec:	str	x1, [x0]
  4048f0:	ldr	x0, [sp, #32]
  4048f4:	ldr	x0, [x0]
  4048f8:	ldr	x1, [sp, #56]
  4048fc:	add	x1, x1, x0
  404900:	ldr	x0, [sp, #40]
  404904:	str	x1, [x0]
  404908:	ldr	x0, [sp, #56]
  40490c:	ldp	x29, x30, [sp], #64
  404910:	ret
  404914:	stp	x29, x30, [sp, #-48]!
  404918:	mov	x29, sp
  40491c:	str	x0, [sp, #24]
  404920:	ldr	x0, [sp, #24]
  404924:	bl	401270 <fgetc@plt>
  404928:	str	w0, [sp, #44]
  40492c:	ldr	w0, [sp, #44]
  404930:	cmn	w0, #0x1
  404934:	b.ne	404940 <ferror@plt+0x34f0>  // b.any
  404938:	mov	w0, #0x1                   	// #1
  40493c:	b	404950 <ferror@plt+0x3500>
  404940:	ldr	w0, [sp, #44]
  404944:	cmp	w0, #0xa
  404948:	b.ne	404920 <ferror@plt+0x34d0>  // b.any
  40494c:	mov	w0, #0x0                   	// #0
  404950:	ldp	x29, x30, [sp], #48
  404954:	ret
  404958:	stp	x29, x30, [sp, #-64]!
  40495c:	mov	x29, sp
  404960:	stp	x19, x20, [sp, #16]
  404964:	adrp	x20, 415000 <ferror@plt+0x13bb0>
  404968:	add	x20, x20, #0xdf0
  40496c:	stp	x21, x22, [sp, #32]
  404970:	adrp	x21, 415000 <ferror@plt+0x13bb0>
  404974:	add	x21, x21, #0xde8
  404978:	sub	x20, x20, x21
  40497c:	mov	w22, w0
  404980:	stp	x23, x24, [sp, #48]
  404984:	mov	x23, x1
  404988:	mov	x24, x2
  40498c:	bl	401100 <memcpy@plt-0x40>
  404990:	cmp	xzr, x20, asr #3
  404994:	b.eq	4049c0 <ferror@plt+0x3570>  // b.none
  404998:	asr	x20, x20, #3
  40499c:	mov	x19, #0x0                   	// #0
  4049a0:	ldr	x3, [x21, x19, lsl #3]
  4049a4:	mov	x2, x24
  4049a8:	add	x19, x19, #0x1
  4049ac:	mov	x1, x23
  4049b0:	mov	w0, w22
  4049b4:	blr	x3
  4049b8:	cmp	x20, x19
  4049bc:	b.ne	4049a0 <ferror@plt+0x3550>  // b.any
  4049c0:	ldp	x19, x20, [sp, #16]
  4049c4:	ldp	x21, x22, [sp, #32]
  4049c8:	ldp	x23, x24, [sp, #48]
  4049cc:	ldp	x29, x30, [sp], #64
  4049d0:	ret
  4049d4:	nop
  4049d8:	ret
  4049dc:	nop
  4049e0:	adrp	x2, 416000 <ferror@plt+0x14bb0>
  4049e4:	mov	x1, #0x0                   	// #0
  4049e8:	ldr	x2, [x2, #408]
  4049ec:	b	4011d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004049f0 <.fini>:
  4049f0:	stp	x29, x30, [sp, #-16]!
  4049f4:	mov	x29, sp
  4049f8:	ldp	x29, x30, [sp], #16
  4049fc:	ret
