
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 5.82

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.48 source latency rd_ptr[2]$_DFFE_PN0P_/CLK ^
  -0.48 target latency mem[12][1]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.10    0.00    1.10 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.04    0.17    0.20    1.30 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.17    0.00    1.30 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.30    0.29    0.26    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.29    0.00    1.56 ^ rd_ptr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.56   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.08    0.18    0.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8_0_clk (net)
                  0.08    0.00    0.48 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.27    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: wr_data[5] (input port clocked by core_clock)
Endpoint: mem[6][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.04    0.00    0.00    0.20 v wr_data[5] (in)
                                         wr_data[5] (net)
                  0.00    0.00    0.20 v input8/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     7    0.38    0.15    0.18    0.38 v input8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net9 (net)
                  0.15    0.00    0.39 v _478_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.22    0.61 v _478_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _104_ (net)
                  0.07    0.00    0.61 v mem[6][5]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18    0.48 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.48 ^ mem[6][5]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.08    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.10    0.00    1.10 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.04    0.17    0.20    1.30 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.17    0.00    1.30 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.30    0.29    0.26    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.29    0.00    1.56 ^ output_reg[6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.36    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29   10.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01   10.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.18   10.48 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.48 ^ output_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                          0.07   10.55   library recovery time
                                 10.55   data required time
-----------------------------------------------------------------------------
                                 10.55   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.08    0.18    0.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8_0_clk (net)
                  0.08    0.00    0.48 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.16    0.16    0.58    1.06 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[2] (net)
                  0.33    0.00    1.06 ^ _338_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.06    0.24    0.21    1.27 v _338_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _171_ (net)
                  0.24    0.00    1.27 v _339_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.25    1.52 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _301_ (net)
                  0.18    0.00    1.52 v _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.21    0.43    1.94 ^ _622_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _303_ (net)
                  0.21    0.00    1.94 ^ _321_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.21    2.15 ^ _321_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _159_ (net)
                  0.10    0.00    2.16 ^ _322_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.12    2.27 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _160_ (net)
                  0.16    0.00    2.27 v _323_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.10    0.36    2.63 ^ _323_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _161_ (net)
                  0.10    0.00    2.63 ^ _324_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.15    0.30    0.25    2.88 ^ _324_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _162_ (net)
                  0.30    0.00    2.88 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     6    0.10    0.22    0.19    3.07 v _325_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         net19 (net)
                  0.22    0.00    3.07 v _618_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.21    3.28 v _618_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net14 (net)
                  0.06    0.00    3.28 v output13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.70    3.98 v output13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         almost_full (net)
                  0.16    0.00    3.98 v almost_full (out)
                                  3.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.98   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.10    0.00    1.10 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.04    0.17    0.20    1.30 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.17    0.00    1.30 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.30    0.29    0.26    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.29    0.00    1.56 ^ output_reg[6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.36    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29   10.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01   10.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.18   10.48 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.48 ^ output_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                          0.07   10.55   library recovery time
                                 10.55   data required time
-----------------------------------------------------------------------------
                                 10.55   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.08    0.18    0.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8_0_clk (net)
                  0.08    0.00    0.48 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.16    0.16    0.58    1.06 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[2] (net)
                  0.33    0.00    1.06 ^ _338_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.06    0.24    0.21    1.27 v _338_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _171_ (net)
                  0.24    0.00    1.27 v _339_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.25    1.52 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _301_ (net)
                  0.18    0.00    1.52 v _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.21    0.43    1.94 ^ _622_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _303_ (net)
                  0.21    0.00    1.94 ^ _321_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.21    2.15 ^ _321_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _159_ (net)
                  0.10    0.00    2.16 ^ _322_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.12    2.27 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _160_ (net)
                  0.16    0.00    2.27 v _323_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.10    0.36    2.63 ^ _323_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _161_ (net)
                  0.10    0.00    2.63 ^ _324_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.15    0.30    0.25    2.88 ^ _324_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _162_ (net)
                  0.30    0.00    2.88 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     6    0.10    0.22    0.19    3.07 v _325_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         net19 (net)
                  0.22    0.00    3.07 v _618_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.21    3.28 v _618_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net14 (net)
                  0.06    0.00    3.28 v output13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.70    3.98 v output13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         almost_full (net)
                  0.16    0.00    3.98 v almost_full (out)
                                  3.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.98   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.078455686569214

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7423

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2785756587982178

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9544

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.58    1.06 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.21    1.27 v _338_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.25    1.52 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.43    1.94 ^ _622_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.31    2.26 v _320_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.20    2.46 v _328_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.24    2.71 v _330_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.22    2.93 v _331_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.48    3.41 ^ _377_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.29    3.70 v _417_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.34    4.04 ^ _613_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    4.04 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.04   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.29   10.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.48 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.48   clock reconvergence pessimism
  -0.13   10.35   library setup time
          10.35   data required time
---------------------------------------------------------
          10.35   data required time
          -4.04   data arrival time
---------------------------------------------------------
           6.32   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.87 v rd_ptr[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.18    1.05 v _605_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    1.05 v rd_ptr[4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.05   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ rd_ptr[4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.48   clock reconvergence pessimism
   0.08    0.57   library hold time
           0.57   data required time
---------------------------------------------------------
           0.57   data required time
          -1.05   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4793

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4831

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.9815

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
5.8185

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
146.138390

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.75e-02   6.88e-03   9.01e-08   3.44e-02  29.0%
Combinational          3.93e-02   1.80e-02   1.05e-07   5.73e-02  48.4%
Clock                  1.89e-02   7.82e-03   3.73e-07   2.67e-02  22.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.57e-02   3.27e-02   5.68e-07   1.18e-01 100.0%
                          72.4%      27.6%       0.0%
