{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@geiione " "Can't contact license server \"1718@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1464947521533 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@geiione " "Can't contact license server \"1717@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1464947523789 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@geiione " "Can't contact license server \"1800@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1464947526041 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@192.168.89.8 " "Can't contact license server \"1718@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1464947536058 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@192.168.89.8 " "Can't contact license server \"1717@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1464947546070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464947546137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464947546148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 11:51:59 2016 " "Processing started: Fri Jun 03 11:51:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464947546148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464947546148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_cyclone2 -c de2_cyclone2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_cyclone2 -c de2_cyclone2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464947546149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1464947548103 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464947548954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:44 Progress: Loading nios/nios.qsys " "2016.06.03.11:52:44 Progress: Loading nios/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947564676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Reading input file " "2016.06.03.11:52:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Adding clk \[clock_source 13.0\] " "2016.06.03.11:52:45 Progress: Adding clk \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Parameterizing module clk " "2016.06.03.11:52:45 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Adding data_ctr \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.03.11:52:45 Progress: Adding data_ctr \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Parameterizing module data_ctr " "2016.06.03.11:52:45 Progress: Parameterizing module data_ctr" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Adding data_ch1 \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.03.11:52:45 Progress: Adding data_ch1 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Parameterizing module data_ch1 " "2016.06.03.11:52:45 Progress: Parameterizing module data_ch1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Adding data_ch9 \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.03.11:52:45 Progress: Adding data_ch9 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Parameterizing module data_ch9 " "2016.06.03.11:52:45 Progress: Parameterizing module data_ch9" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:45 Progress: Adding CPU \[altera_nios2_qsys 13.0\] " "2016.06.03.11:52:45 Progress: Adding CPU \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947565467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Parameterizing module CPU " "2016.06.03.11:52:46 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Adding data_clk \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.03.11:52:46 Progress: Adding data_clk \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Parameterizing module data_clk " "2016.06.03.11:52:46 Progress: Parameterizing module data_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2016.06.03.11:52:46 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Parameterizing module onchip_memory " "2016.06.03.11:52:46 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2016.06.03.11:52:46 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Parameterizing module jtag_uart " "2016.06.03.11:52:46 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Adding uart \[altera_avalon_uart 13.0.1.99.2\] " "2016.06.03.11:52:46 Progress: Adding uart \[altera_avalon_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Parameterizing module uart " "2016.06.03.11:52:46 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 13.0.1.99.2\] " "2016.06.03.11:52:46 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Parameterizing module sdram_controller " "2016.06.03.11:52:46 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:46 Progress: Adding spi \[altera_avalon_spi 13.0.1.99.2\] " "2016.06.03.11:52:46 Progress: Adding spi \[altera_avalon_spi 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947566906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:47 Progress: Parameterizing module spi " "2016.06.03.11:52:47 Progress: Parameterizing module spi" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947567087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:47 Progress: Building connections " "2016.06.03.11:52:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947567089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:47 Progress: Parameterizing connections " "2016.06.03.11:52:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947567588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:47 Progress: Validating " "2016.06.03.11:52:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947567593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.03.11:52:48 Progress: Done reading input file " "2016.06.03.11:52:48 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947568615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947574199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 11 modules, 43 connections " "Pipeline_bridge_swap_transform: After transform: 11 modules, 43 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947574547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947574562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 23 modules, 88 connections " "Merlin_translator_transform: After transform: 23 modules, 88 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947575559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 47 modules, 238 connections " "Merlin_domain_transform: After transform: 47 modules, 238 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947576709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 59 modules, 283 connections " "Merlin_router_transform: After transform: 59 modules, 283 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947577064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 60 modules, 286 connections " "Merlin_burst_transform: After transform: 60 modules, 286 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947577363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 62 modules, 241 connections " "Reset_adaptation_transform: After transform: 62 modules, 241 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947577491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 85 modules, 289 connections " "Merlin_network_to_switch_transform: After transform: 85 modules, 289 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947577906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 87 modules, 295 connections " "Merlin_width_transform: After transform: 87 modules, 295 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947578114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 87 modules, 295 connections " "Merlin_mm_transform: After transform: 87 modules, 295 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947578206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 88 modules, 298 connections " "Merlin_interrupt_mapper_transform: After transform: 88 modules, 298 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947578285 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for uart:s1:dataavailable (dataavailable)\" " "Nios: \"No matching role found for uart:s1:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579356 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for uart:s1:readyfordata (readyfordata)\" " "Nios: \"No matching role found for uart:s1:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579356 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579371 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579371 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579371 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579371 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579372 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579372 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579372 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579372 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579373 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579373 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579373 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579374 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579374 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579374 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579374 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579375 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579375 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579375 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579375 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579376 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579376 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579376 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579376 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579377 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579377 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579377 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579378 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579378 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579378 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579380 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579380 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579380 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579381 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579381 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579381 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579381 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579381 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579381 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579381 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579382 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579387 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579388 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579389 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579389 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579390 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579390 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579391 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579391 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579392 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579392 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579394 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579394 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579395 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579395 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579396 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579396 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579397 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579398 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1464947579400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_ctr: Starting RTL generation for module 'nios_data_ctr' " "Data_ctr: Starting RTL generation for module 'nios_data_ctr'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947580084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_ctr:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0001_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0001_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=0  \] " "Data_ctr:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0001_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0001_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947580085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_ctr: Done RTL generation for module 'nios_data_ctr' " "Data_ctr: Done RTL generation for module 'nios_data_ctr'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947582845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_ctr: \"nios\" instantiated altera_avalon_pio \"data_ctr\" " "Data_ctr: \"nios\" instantiated altera_avalon_pio \"data_ctr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947582875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Starting RTL generation for module 'nios_CPU' " "CPU: Starting RTL generation for module 'nios_CPU'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947583121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0002_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0002_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "CPU:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0002_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0002_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947583121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:05 (*) Starting Nios II generation " "CPU: # 2016.06.03 11:53:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:05 (*)   Checking for plaintext license. " "CPU: # 2016.06.03 11:53:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:41 (*)   Plaintext license not found. " "CPU: # 2016.06.03 11:53:41 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:41 (*)   No license required to generate encrypted Nios II/e. " "CPU: # 2016.06.03 11:53:41 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:41 (*)   Elaborating CPU configuration settings " "CPU: # 2016.06.03 11:53:41 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:41 (*)   Creating all objects for CPU " "CPU: # 2016.06.03 11:53:41 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:43 (*)   Generating RTL from CPU objects " "CPU: # 2016.06.03 11:53:43 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:43 (*)   Creating plain-text RTL " "CPU: # 2016.06.03 11:53:43 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.03 11:53:48 (*) Done Nios II generation " "CPU: # 2016.06.03 11:53:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Done RTL generation for module 'nios_CPU' " "CPU: Done RTL generation for module 'nios_CPU'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"nios\" instantiated altera_nios2_qsys \"CPU\" " "CPU: \"nios\" instantiated altera_nios2_qsys \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_clk: Starting RTL generation for module 'nios_data_clk' " "Data_clk: Starting RTL generation for module 'nios_data_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_clk:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0003_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0003_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=0  \] " "Data_clk:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0003_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0003_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_clk: Done RTL generation for module 'nios_data_clk' " "Data_clk: Done RTL generation for module 'nios_data_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_clk: \"nios\" instantiated altera_avalon_pio \"data_clk\" " "Data_clk: \"nios\" instantiated altera_avalon_pio \"data_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0004_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0004_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0004_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0004_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947628844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947629450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947629456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947629536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0005_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0005_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0005_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0005_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947629536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947630183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947630189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios_uart' " "Uart: Starting RTL generation for module 'nios_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947630323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0006_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0006_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0006_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0006_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947630323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios_uart' " "Uart: Done RTL generation for module 'nios_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947631139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios\" instantiated altera_avalon_uart \"uart\" " "Uart: \"nios\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947631143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'nios_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'nios_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947631246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0007_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0007_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0007_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0007_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947631247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'nios_sdram_controller' " "Sdram_controller: Done RTL generation for module 'nios_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947632128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"nios\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"nios\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947632134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: Starting RTL generation for module 'nios_spi' " "Spi: Starting RTL generation for module 'nios_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947632235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0008_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  \] " "Spi:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0008_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6955_6907366966787362395.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947632236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: Done RTL generation for module 'nios_spi' " "Spi: Done RTL generation for module 'nios_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947632875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: \"nios\" instantiated altera_avalon_spi \"spi\" " "Spi: \"nios\" instantiated altera_avalon_spi \"spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947632879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_instruction_master_translator: \"nios\" instantiated altera_merlin_master_translator \"CPU_instruction_master_translator\" " "CPU_instruction_master_translator: \"nios\" instantiated altera_merlin_master_translator \"CPU_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947632923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_translator: \"nios\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\" " "Onchip_memory_s1_translator: \"nios\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947632957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_instruction_master_translator_avalon_universal_master_0_agent: \"nios\" instantiated altera_merlin_master_agent \"CPU_instruction_master_translator_avalon_universal_master_0_agent\" " "CPU_instruction_master_translator_avalon_universal_master_0_agent: \"nios\" instantiated altera_merlin_master_agent \"CPU_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_translator_avalon_universal_slave_0_agent: \"nios\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_translator_avalon_universal_slave_0_agent\" " "Onchip_memory_s1_translator_avalon_universal_slave_0_agent: \"nios\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios\" instantiated altera_avalon_sc_fifo \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios\" instantiated altera_avalon_sc_fifo \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"nios\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"nios\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"nios\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"nios\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"nios\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"nios\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"nios\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"nios\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_009: \"nios\" instantiated altera_merlin_router \"id_router_009\" " "Id_router_009: \"nios\" instantiated altera_merlin_router \"id_router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Burst_adapter: \"nios\" instantiated altera_merlin_burst_adapter \"burst_adapter\" " "Burst_adapter: \"nios\" instantiated altera_merlin_burst_adapter \"burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947633935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_002: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\" " "Rsp_xbar_demux_002: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"nios\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"nios\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done nios\" with 29 modules, 110 files, 2244835 bytes " "Nios: Done nios\" with 29 modules, 110 files, 2244835 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1464947634499 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464947635605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lvds_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tb_lvds_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lvds_decoder " "Found entity 1: tb_lvds_decoder" {  } { { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947635653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947635653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_in_map-lvds_in_map_a " "Found design unit 1: lvds_in_map-lvds_in_map_a" {  } { { "../src/design/lvds_in_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637503 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_in_map " "Found entity 1: lvds_in_map" {  } { { "../src/design/lvds_in_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lvds_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_decoder " "Found entity 1: lvds_decoder" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_cyclone2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de2_cyclone2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 de2_cyclone2 " "Found entity 1: de2_cyclone2" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_out_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_out_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_out_map-lvds_out_map_a " "Found design unit 1: lvds_out_map-lvds_out_map_a" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637525 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_out_map " "Found entity 1: lvds_out_map" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altlvds_rx0/altlvds_rx0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altlvds_rx0/altlvds_rx0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altlvds_rx0-SYN " "Found design unit 1: altlvds_rx0-SYN" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637539 ""} { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0 " "Found entity 1: altlvds_rx0" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmv_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmv_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmv_controller " "Found entity 1: cmv_controller" {  } { { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altpll0/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637550 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altpll0/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637616 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637626 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637626 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637626 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637626 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637626 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637626 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_register_bank_a_module " "Found entity 1: nios_CPU_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_CPU_register_bank_b_module " "Found entity 2: nios_CPU_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_CPU_nios2_oci_debug " "Found entity 3: nios_CPU_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_CPU_ociram_sp_ram_module " "Found entity 4: nios_CPU_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_CPU_nios2_ocimem " "Found entity 5: nios_CPU_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_CPU_nios2_avalon_reg " "Found entity 6: nios_CPU_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_CPU_nios2_oci_break " "Found entity 7: nios_CPU_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_CPU_nios2_oci_xbrk " "Found entity 8: nios_CPU_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_CPU_nios2_oci_dbrk " "Found entity 9: nios_CPU_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_CPU_nios2_oci_itrace " "Found entity 10: nios_CPU_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_CPU_nios2_oci_td_mode " "Found entity 11: nios_CPU_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_CPU_nios2_oci_dtrace " "Found entity 12: nios_CPU_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_CPU_nios2_oci_compute_tm_count " "Found entity 13: nios_CPU_nios2_oci_compute_tm_count" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_CPU_nios2_oci_fifowp_inc " "Found entity 14: nios_CPU_nios2_oci_fifowp_inc" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_CPU_nios2_oci_fifocount_inc " "Found entity 15: nios_CPU_nios2_oci_fifocount_inc" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_CPU_nios2_oci_fifo " "Found entity 16: nios_CPU_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_CPU_nios2_oci_pib " "Found entity 17: nios_CPU_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_CPU_nios2_oci_im " "Found entity 18: nios_CPU_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_CPU_nios2_performance_monitors " "Found entity 19: nios_CPU_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_CPU_nios2_oci " "Found entity 20: nios_CPU_nios2_oci" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_CPU " "Found entity 21: nios_CPU" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_sysclk " "Found entity 1: nios_CPU_jtag_debug_module_sysclk" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_tck " "Found entity 1: nios_CPU_jtag_debug_module_tck" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_wrapper " "Found entity 1: nios_CPU_jtag_debug_module_wrapper" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_oci_test_bench " "Found entity 1: nios_CPU_oci_test_bench" {  } { { "db/ip/nios/submodules/nios_CPU_oci_test_bench.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_test_bench " "Found entity 1: nios_CPU_test_bench" {  } { { "db/ip/nios/submodules/nios_CPU_test_bench.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router.sv(48) " "Verilog HDL Declaration information at nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router.sv(49) " "Verilog HDL Declaration information at nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_default_decode " "Found entity 1: nios_addr_router_default_decode" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637756 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router " "Found entity 2: nios_addr_router" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_001_default_decode " "Found entity 1: nios_addr_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637763 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_001 " "Found entity 2: nios_addr_router_001" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux " "Found entity 1: nios_cmd_xbar_demux" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_demux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_001 " "Found entity 1: nios_cmd_xbar_demux_001" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux " "Found entity 1: nios_cmd_xbar_mux" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_mux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_data_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_data_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_data_clk " "Found entity 1: nios_data_clk" {  } { { "db/ip/nios/submodules/nios_data_clk.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_data_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_data_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_data_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_data_ctr " "Found entity 1: nios_data_ctr" {  } { { "db/ip/nios/submodules/nios_data_ctr.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_data_ctr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router.sv(48) " "Verilog HDL Declaration information at nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router.sv(49) " "Verilog HDL Declaration information at nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_default_decode " "Found entity 1: nios_id_router_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637801 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router " "Found entity 2: nios_id_router" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_002_default_decode " "Found entity 1: nios_id_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637807 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_002 " "Found entity 2: nios_id_router_002" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_009.sv(48) " "Verilog HDL Declaration information at nios_id_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_009.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_009.sv(49) " "Verilog HDL Declaration information at nios_id_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_009.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1464947637811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_009_default_decode " "Found entity 1: nios_id_router_009_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router_009.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637813 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_009 " "Found entity 2: nios_id_router_009" {  } { { "db/ip/nios/submodules/nios_id_router_009.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_sim_scfifo_w " "Found entity 1: nios_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637825 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_scfifo_w " "Found entity 2: nios_jtag_uart_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637825 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_sim_scfifo_r " "Found entity 3: nios_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637825 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_scfifo_r " "Found entity 4: nios_jtag_uart_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637825 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart " "Found entity 5: nios_jtag_uart" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory " "Found entity 1: nios_onchip_memory" {  } { { "db/ip/nios/submodules/nios_onchip_memory.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux_002 " "Found entity 1: nios_rsp_xbar_demux_002" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux " "Found entity 1: nios_rsp_xbar_mux" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux_001 " "Found entity 1: nios_rsp_xbar_mux_001" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_input_efifo_module " "Found entity 1: nios_sdram_controller_input_efifo_module" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637854 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sdram_controller " "Found entity 2: nios_sdram_controller" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637854 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_sdram_controller_test_component.v(234) " "Verilog HDL warning at nios_sdram_controller_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1464947637861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_sdram_controller_test_component.v(235) " "Verilog HDL warning at nios_sdram_controller_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1464947637861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_test_component_ram_module " "Found entity 1: nios_sdram_controller_test_component_ram_module" {  } { { "db/ip/nios/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637862 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sdram_controller_test_component " "Found entity 2: nios_sdram_controller_test_component" {  } { { "db/ip/nios/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_spi " "Found entity 1: nios_spi" {  } { { "db/ip/nios/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_uart_tx " "Found entity 1: nios_uart_tx" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637884 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_uart_rx_stimulus_source " "Found entity 2: nios_uart_rx_stimulus_source" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637884 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_uart_rx " "Found entity 3: nios_uart_rx" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637884 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_uart_regs " "Found entity 4: nios_uart_regs" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637884 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_uart " "Found entity 5: nios_uart" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464947637884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464947637884 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "reverse_bit_order_vector work lvds_out_map.vhd(3) " "VHDL Use Clause error at lvds_out_map.vhd(3): design library \"work\" does not contain primary unit \"reverse_bit_order_vector\"" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 3 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464947637886 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "lvds_out_map.vhd(3) " "VHDL error at lvds_out_map.vhd(3): selected name in use clause is not an expanded name" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 3 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Quartus II" 0 -1 1464947637887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/output_files/de2_cyclone2.map.smsg " "Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/output_files/de2_cyclone2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1464947638218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 66 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464947638502 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 03 11:53:58 2016 " "Processing ended: Fri Jun 03 11:53:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464947638502 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464947638502 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464947638502 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464947638502 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 66 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 66 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464947639192 ""}
