$date
	Mon Feb 16 21:42:05 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bidirectional_shifter $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ mode $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ mode $end
$var wire 1 % rst $end
$var reg 1 ! out $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
1%
1$
1#
0"
x!
$end
#5
1"
#10
0"
#15
0!
b1000 &
1"
0%
#20
0"
#25
b100 &
1"
0#
#30
0"
#35
b1010 &
1"
1#
#40
0"
#45
b101 &
1"
0#
#50
0"
#55
1!
b10 &
1"
#60
0"
#65
0!
b1 &
1"
#70
0"
#75
b0 &
1"
1%
#80
0"
0$
0%
#85
b1 &
1"
1#
#90
0"
#95
b10 &
1"
0#
#100
0"
#105
b100 &
1"
#110
0"
#115
b1000 &
1"
#120
0"
#125
1!
b0 &
1"
