Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Tue Feb  7 21:29:12 2023
| Host             : coding running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file leon3mp_power_routed.rpt -pb leon3mp_power_summary_routed.pb -rpx leon3mp_power_routed.rpx
| Design           : leon3mp
| Device           : xc7a100ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.399        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.313        |
| Device Static (W)        | 0.086        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 98.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        9 |       --- |             --- |
| Slice Logic              |     0.012 |    12388 |       --- |             --- |
|   LUT as Logic           |     0.012 |     6997 |     63400 |           11.04 |
|   CARRY4                 |    <0.001 |      161 |     15850 |            1.02 |
|   Register               |    <0.001 |     3904 |    126800 |            3.08 |
|   F7/F8 Muxes            |    <0.001 |      262 |     63400 |            0.41 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   Others                 |     0.000 |      106 |       --- |             --- |
| Signals                  |     0.019 |     9939 |       --- |             --- |
| Block RAM                |     0.046 |       43 |       135 |           31.85 |
| PLL                      |     0.216 |        2 |         6 |           33.33 |
| DSPs                     |     0.002 |        4 |       240 |            1.67 |
| I/O                      |     0.004 |       26 |       210 |           12.38 |
| Static Power             |     0.086 |          |           |                 |
| Total                    |     0.399 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.119 |       0.109 |      0.011 |
| Vccaux    |       1.800 |     0.129 |       0.113 |      0.016 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.004 |       0.004 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+------------------------------------------+-----------------+
| Clock       | Domain                                   | Constraint (ns) |
+-------------+------------------------------------------+-----------------+
| CLKFBIN     | nomig.clockers0/clkgen0/xc7l.v/CLKFBIN   |            10.0 |
| CLKFBIN_1   | nomig.clockers0/clkgen2/xc7l.v/CLKFBIN   |            10.0 |
| clk_nobuf   | nomig.clockers0/clkgen0/xc7l.v/clk_nobuf |            14.3 |
| clk_nobuf_1 | nomig.clockers0/clkgen2/xc7l.v/clk_nobuf |            40.0 |
| eth_rx_clk  | eth_rx_clk                               |            40.0 |
| eth_tx_clk  | eth_tx_clk                               |            40.0 |
| sys_clk_pin | CLK100MHZ                                |            10.0 |
+-------------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| leon3mp                       |     0.313 |
|   eth0.e1                     |     0.017 |
|     m100.u0                   |     0.017 |
|       edclramnft.r0           |     0.004 |
|       edclramnft.r1           |     0.003 |
|       ethc0                   |     0.008 |
|       nft.tx_fifo0            |     0.002 |
|   eth0.pci_p_clk5_r_pad       |     0.003 |
|     xcv.x0                    |     0.003 |
|   leon3gen.cpu[0].u0          |     0.053 |
|     leon3x0                   |     0.053 |
|       vhdl.cmem0              |     0.019 |
|       vhdl.p0                 |     0.033 |
|   nomig.clockers0             |     0.216 |
|     clkgen0                   |     0.125 |
|       xc7l.v                  |     0.125 |
|     clkgen2                   |     0.092 |
|       xc7l.v                  |     0.092 |
|   nomig.gen_ahbram.mig_ahbram |     0.022 |
|     aram                      |     0.022 |
|       nosbw.rx[0].x0          |     0.005 |
|       nosbw.rx[1].x0          |     0.005 |
|       nosbw.rx[2].x0          |     0.005 |
|       nosbw.rx[3].x0          |     0.006 |
+-------------------------------+-----------+


