
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00011188 <.init>:
   11188:	push	{r3, lr}
   1118c:	bl	1150c <ftello64@plt+0x4c>
   11190:	pop	{r3, pc}

Disassembly of section .plt:

00011194 <fdopen@plt-0x14>:
   11194:	push	{lr}		; (str lr, [sp, #-4]!)
   11198:	ldr	lr, [pc, #4]	; 111a4 <fdopen@plt-0x4>
   1119c:	add	lr, pc, lr
   111a0:	ldr	pc, [lr, #8]!
   111a4:	andeq	r2, r2, ip, asr lr

000111a8 <fdopen@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #139264	; 0x22000
   111b0:	ldr	pc, [ip, #3676]!	; 0xe5c

000111b4 <calloc@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #139264	; 0x22000
   111bc:	ldr	pc, [ip, #3668]!	; 0xe54

000111c0 <fputs_unlocked@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #139264	; 0x22000
   111c8:	ldr	pc, [ip, #3660]!	; 0xe4c

000111cc <raise@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #139264	; 0x22000
   111d4:	ldr	pc, [ip, #3652]!	; 0xe44

000111d8 <strcmp@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #139264	; 0x22000
   111e0:	ldr	pc, [ip, #3644]!	; 0xe3c

000111e4 <posix_fadvise64@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #139264	; 0x22000
   111ec:	ldr	pc, [ip, #3636]!	; 0xe34

000111f0 <printf@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #139264	; 0x22000
   111f8:	ldr	pc, [ip, #3628]!	; 0xe2c

000111fc <fflush@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #139264	; 0x22000
   11204:	ldr	pc, [ip, #3620]!	; 0xe24

00011208 <free@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #139264	; 0x22000
   11210:	ldr	pc, [ip, #3612]!	; 0xe1c

00011214 <ferror@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #139264	; 0x22000
   1121c:	ldr	pc, [ip, #3604]!	; 0xe14

00011220 <_exit@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #139264	; 0x22000
   11228:	ldr	pc, [ip, #3596]!	; 0xe0c

0001122c <memcpy@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #139264	; 0x22000
   11234:	ldr	pc, [ip, #3588]!	; 0xe04

00011238 <mbsinit@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #139264	; 0x22000
   11240:	ldr	pc, [ip, #3580]!	; 0xdfc

00011244 <fwrite_unlocked@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #139264	; 0x22000
   1124c:	ldr	pc, [ip, #3572]!	; 0xdf4

00011250 <memcmp@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #139264	; 0x22000
   11258:	ldr	pc, [ip, #3564]!	; 0xdec

0001125c <stpcpy@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #139264	; 0x22000
   11264:	ldr	pc, [ip, #3556]!	; 0xde4

00011268 <getc_unlocked@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #139264	; 0x22000
   11270:	ldr	pc, [ip, #3548]!	; 0xddc

00011274 <dup2@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #139264	; 0x22000
   1127c:	ldr	pc, [ip, #3540]!	; 0xdd4

00011280 <realloc@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #139264	; 0x22000
   11288:	ldr	pc, [ip, #3532]!	; 0xdcc

0001128c <textdomain@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #139264	; 0x22000
   11294:	ldr	pc, [ip, #3524]!	; 0xdc4

00011298 <rawmemchr@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #139264	; 0x22000
   112a0:	ldr	pc, [ip, #3516]!	; 0xdbc

000112a4 <iswprint@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #139264	; 0x22000
   112ac:	ldr	pc, [ip, #3508]!	; 0xdb4

000112b0 <__fxstat64@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #139264	; 0x22000
   112b8:	ldr	pc, [ip, #3500]!	; 0xdac

000112bc <lseek64@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #139264	; 0x22000
   112c4:	ldr	pc, [ip, #3492]!	; 0xda4

000112c8 <__ctype_get_mb_cur_max@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #139264	; 0x22000
   112d0:	ldr	pc, [ip, #3484]!	; 0xd9c

000112d4 <fread@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #139264	; 0x22000
   112dc:	ldr	pc, [ip, #3476]!	; 0xd94

000112e0 <__fpending@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #139264	; 0x22000
   112e8:	ldr	pc, [ip, #3468]!	; 0xd8c

000112ec <ferror_unlocked@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #139264	; 0x22000
   112f4:	ldr	pc, [ip, #3460]!	; 0xd84

000112f8 <mbrtowc@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #139264	; 0x22000
   11300:	ldr	pc, [ip, #3452]!	; 0xd7c

00011304 <error@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #139264	; 0x22000
   1130c:	ldr	pc, [ip, #3444]!	; 0xd74

00011310 <open64@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #139264	; 0x22000
   11318:	ldr	pc, [ip, #3436]!	; 0xd6c

0001131c <malloc@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #139264	; 0x22000
   11324:	ldr	pc, [ip, #3428]!	; 0xd64

00011328 <__libc_start_main@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #139264	; 0x22000
   11330:	ldr	pc, [ip, #3420]!	; 0xd5c

00011334 <__freading@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #139264	; 0x22000
   1133c:	ldr	pc, [ip, #3412]!	; 0xd54

00011340 <__gmon_start__@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #139264	; 0x22000
   11348:	ldr	pc, [ip, #3404]!	; 0xd4c

0001134c <freopen64@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #139264	; 0x22000
   11354:	ldr	pc, [ip, #3396]!	; 0xd44

00011358 <getopt_long@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #139264	; 0x22000
   11360:	ldr	pc, [ip, #3388]!	; 0xd3c

00011364 <__ctype_b_loc@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #139264	; 0x22000
   1136c:	ldr	pc, [ip, #3380]!	; 0xd34

00011370 <exit@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #139264	; 0x22000
   11378:	ldr	pc, [ip, #3372]!	; 0xd2c

0001137c <gettext@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #139264	; 0x22000
   11384:	ldr	pc, [ip, #3364]!	; 0xd24

00011388 <strlen@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #139264	; 0x22000
   11390:	ldr	pc, [ip, #3356]!	; 0xd1c

00011394 <strchr@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #139264	; 0x22000
   1139c:	ldr	pc, [ip, #3348]!	; 0xd14

000113a0 <fprintf@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #139264	; 0x22000
   113a8:	ldr	pc, [ip, #3340]!	; 0xd0c

000113ac <__errno_location@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #139264	; 0x22000
   113b4:	ldr	pc, [ip, #3332]!	; 0xd04

000113b8 <__cxa_atexit@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #139264	; 0x22000
   113c0:	ldr	pc, [ip, #3324]!	; 0xcfc

000113c4 <setvbuf@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #139264	; 0x22000
   113cc:	ldr	pc, [ip, #3316]!	; 0xcf4

000113d0 <memset@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #139264	; 0x22000
   113d8:	ldr	pc, [ip, #3308]!	; 0xcec

000113dc <fileno@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #139264	; 0x22000
   113e4:	ldr	pc, [ip, #3300]!	; 0xce4

000113e8 <strtoumax@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #139264	; 0x22000
   113f0:	ldr	pc, [ip, #3292]!	; 0xcdc

000113f4 <fclose@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #139264	; 0x22000
   113fc:	ldr	pc, [ip, #3284]!	; 0xcd4

00011400 <fseeko64@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #139264	; 0x22000
   11408:	ldr	pc, [ip, #3276]!	; 0xccc

0001140c <fcntl64@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #139264	; 0x22000
   11414:	ldr	pc, [ip, #3268]!	; 0xcc4

00011418 <setlocale@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #139264	; 0x22000
   11420:	ldr	pc, [ip, #3260]!	; 0xcbc

00011424 <strrchr@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #139264	; 0x22000
   1142c:	ldr	pc, [ip, #3252]!	; 0xcb4

00011430 <nl_langinfo@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #139264	; 0x22000
   11438:	ldr	pc, [ip, #3244]!	; 0xcac

0001143c <fopen64@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #139264	; 0x22000
   11444:	ldr	pc, [ip, #3236]!	; 0xca4

00011448 <explicit_bzero@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #139264	; 0x22000
   11450:	ldr	pc, [ip, #3228]!	; 0xc9c

00011454 <bindtextdomain@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #139264	; 0x22000
   1145c:	ldr	pc, [ip, #3220]!	; 0xc94

00011460 <fread_unlocked@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #139264	; 0x22000
   11468:	ldr	pc, [ip, #3212]!	; 0xc8c

0001146c <getrandom@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #139264	; 0x22000
   11474:	ldr	pc, [ip, #3204]!	; 0xc84

00011478 <fputs@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #139264	; 0x22000
   11480:	ldr	pc, [ip, #3196]!	; 0xc7c

00011484 <strncmp@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #139264	; 0x22000
   1148c:	ldr	pc, [ip, #3188]!	; 0xc74

00011490 <abort@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #139264	; 0x22000
   11498:	ldr	pc, [ip, #3180]!	; 0xc6c

0001149c <feof_unlocked@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #139264	; 0x22000
   114a4:	ldr	pc, [ip, #3172]!	; 0xc64

000114a8 <close@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #139264	; 0x22000
   114b0:	ldr	pc, [ip, #3164]!	; 0xc5c

000114b4 <__assert_fail@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #139264	; 0x22000
   114bc:	ldr	pc, [ip, #3156]!	; 0xc54

000114c0 <ftello64@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #139264	; 0x22000
   114c8:	ldr	pc, [ip, #3148]!	; 0xc4c

Disassembly of section .text:

000114d0 <.text>:
   114d0:	mov	fp, #0
   114d4:	mov	lr, #0
   114d8:	pop	{r1}		; (ldr r1, [sp], #4)
   114dc:	mov	r2, sp
   114e0:	push	{r2}		; (str r2, [sp, #-4]!)
   114e4:	push	{r0}		; (str r0, [sp, #-4]!)
   114e8:	ldr	ip, [pc, #16]	; 11500 <ftello64@plt+0x40>
   114ec:	push	{ip}		; (str ip, [sp, #-4]!)
   114f0:	ldr	r0, [pc, #12]	; 11504 <ftello64@plt+0x44>
   114f4:	ldr	r3, [pc, #12]	; 11508 <ftello64@plt+0x48>
   114f8:	bl	11328 <__libc_start_main@plt>
   114fc:	bl	11490 <abort@plt>
   11500:	andeq	r2, r2, r4, lsr sl
   11504:	andeq	r1, r1, ip, lsr r9
   11508:	ldrdeq	r2, [r2], -r4
   1150c:	ldr	r3, [pc, #20]	; 11528 <ftello64@plt+0x68>
   11510:	ldr	r2, [pc, #20]	; 1152c <ftello64@plt+0x6c>
   11514:	add	r3, pc, r3
   11518:	ldr	r2, [r3, r2]
   1151c:	cmp	r2, #0
   11520:	bxeq	lr
   11524:	b	11340 <__gmon_start__@plt>
   11528:	andeq	r2, r2, r4, ror #21
   1152c:	andeq	r0, r0, r8, lsl r1
   11530:	ldr	r0, [pc, #24]	; 11550 <ftello64@plt+0x90>
   11534:	ldr	r3, [pc, #24]	; 11554 <ftello64@plt+0x94>
   11538:	cmp	r3, r0
   1153c:	bxeq	lr
   11540:	ldr	r3, [pc, #16]	; 11558 <ftello64@plt+0x98>
   11544:	cmp	r3, #0
   11548:	bxeq	lr
   1154c:	bx	r3
   11550:	andeq	r4, r3, ip, ror #2
   11554:	andeq	r4, r3, ip, ror #2
   11558:	andeq	r0, r0, r0
   1155c:	ldr	r0, [pc, #36]	; 11588 <ftello64@plt+0xc8>
   11560:	ldr	r1, [pc, #36]	; 1158c <ftello64@plt+0xcc>
   11564:	sub	r1, r1, r0
   11568:	asr	r1, r1, #2
   1156c:	add	r1, r1, r1, lsr #31
   11570:	asrs	r1, r1, #1
   11574:	bxeq	lr
   11578:	ldr	r3, [pc, #16]	; 11590 <ftello64@plt+0xd0>
   1157c:	cmp	r3, #0
   11580:	bxeq	lr
   11584:	bx	r3
   11588:	andeq	r4, r3, ip, ror #2
   1158c:	andeq	r4, r3, ip, ror #2
   11590:	andeq	r0, r0, r0
   11594:	push	{r4, lr}
   11598:	ldr	r4, [pc, #24]	; 115b8 <ftello64@plt+0xf8>
   1159c:	ldrb	r3, [r4]
   115a0:	cmp	r3, #0
   115a4:	popne	{r4, pc}
   115a8:	bl	11530 <ftello64@plt+0x70>
   115ac:	mov	r3, #1
   115b0:	strb	r3, [r4]
   115b4:	pop	{r4, pc}
   115b8:	muleq	r3, r4, r1
   115bc:	b	1155c <ftello64@plt+0x9c>
   115c0:	push	{fp, lr}
   115c4:	mov	fp, sp
   115c8:	sub	sp, sp, #40	; 0x28
   115cc:	str	r0, [fp, #-4]
   115d0:	ldr	r0, [fp, #-4]
   115d4:	cmp	r0, #0
   115d8:	beq	11628 <ftello64@plt+0x168>
   115dc:	b	115e0 <ftello64@plt+0x120>
   115e0:	movw	r0, #16768	; 0x4180
   115e4:	movt	r0, #3
   115e8:	ldr	r0, [r0]
   115ec:	movw	r1, #10860	; 0x2a6c
   115f0:	movt	r1, #2
   115f4:	str	r0, [fp, #-8]
   115f8:	mov	r0, r1
   115fc:	bl	1137c <gettext@plt>
   11600:	movw	r1, #16800	; 0x41a0
   11604:	movt	r1, #3
   11608:	ldr	r2, [r1]
   1160c:	ldr	r1, [fp, #-8]
   11610:	str	r0, [fp, #-12]
   11614:	mov	r0, r1
   11618:	ldr	r1, [fp, #-12]
   1161c:	bl	113a0 <fprintf@plt>
   11620:	str	r0, [fp, #-16]
   11624:	b	11718 <ftello64@plt+0x258>
   11628:	movw	r0, #10899	; 0x2a93
   1162c:	movt	r0, #2
   11630:	bl	1137c <gettext@plt>
   11634:	movw	lr, #16800	; 0x41a0
   11638:	movt	lr, #3
   1163c:	ldr	r1, [lr]
   11640:	ldr	r2, [lr]
   11644:	ldr	r3, [lr]
   11648:	bl	111f0 <printf@plt>
   1164c:	movw	r1, #10994	; 0x2af2
   11650:	movt	r1, #2
   11654:	str	r0, [sp, #20]
   11658:	mov	r0, r1
   1165c:	bl	1137c <gettext@plt>
   11660:	movw	r1, #16780	; 0x418c
   11664:	movt	r1, #3
   11668:	ldr	r1, [r1]
   1166c:	bl	111c0 <fputs_unlocked@plt>
   11670:	str	r0, [sp, #16]
   11674:	bl	11720 <ftello64@plt+0x260>
   11678:	bl	11754 <ftello64@plt+0x294>
   1167c:	movw	r0, #11061	; 0x2b35
   11680:	movt	r0, #2
   11684:	bl	1137c <gettext@plt>
   11688:	movw	r1, #16780	; 0x418c
   1168c:	movt	r1, #3
   11690:	ldr	r1, [r1]
   11694:	bl	111c0 <fputs_unlocked@plt>
   11698:	movw	r1, #11442	; 0x2cb2
   1169c:	movt	r1, #2
   116a0:	str	r0, [sp, #12]
   116a4:	mov	r0, r1
   116a8:	bl	1137c <gettext@plt>
   116ac:	movw	r1, #16780	; 0x418c
   116b0:	movt	r1, #3
   116b4:	ldr	r1, [r1]
   116b8:	bl	111c0 <fputs_unlocked@plt>
   116bc:	movw	r1, #11506	; 0x2cf2
   116c0:	movt	r1, #2
   116c4:	str	r0, [sp, #8]
   116c8:	mov	r0, r1
   116cc:	bl	1137c <gettext@plt>
   116d0:	movw	r1, #16780	; 0x418c
   116d4:	movt	r1, #3
   116d8:	ldr	r1, [r1]
   116dc:	bl	111c0 <fputs_unlocked@plt>
   116e0:	movw	r1, #11551	; 0x2d1f
   116e4:	movt	r1, #2
   116e8:	str	r0, [sp, #4]
   116ec:	mov	r0, r1
   116f0:	bl	1137c <gettext@plt>
   116f4:	movw	r1, #16780	; 0x418c
   116f8:	movt	r1, #3
   116fc:	ldr	r1, [r1]
   11700:	bl	111c0 <fputs_unlocked@plt>
   11704:	movw	r1, #11605	; 0x2d55
   11708:	movt	r1, #2
   1170c:	str	r0, [sp]
   11710:	mov	r0, r1
   11714:	bl	11788 <ftello64@plt+0x2c8>
   11718:	ldr	r0, [fp, #-4]
   1171c:	bl	11370 <exit@plt>
   11720:	push	{fp, lr}
   11724:	mov	fp, sp
   11728:	sub	sp, sp, #8
   1172c:	movw	r0, #11909	; 0x2e85
   11730:	movt	r0, #2
   11734:	bl	1137c <gettext@plt>
   11738:	movw	lr, #16780	; 0x418c
   1173c:	movt	lr, #3
   11740:	ldr	r1, [lr]
   11744:	bl	111c0 <fputs_unlocked@plt>
   11748:	str	r0, [sp, #4]
   1174c:	mov	sp, fp
   11750:	pop	{fp, pc}
   11754:	push	{fp, lr}
   11758:	mov	fp, sp
   1175c:	sub	sp, sp, #8
   11760:	movw	r0, #11965	; 0x2ebd
   11764:	movt	r0, #2
   11768:	bl	1137c <gettext@plt>
   1176c:	movw	lr, #16780	; 0x418c
   11770:	movt	lr, #3
   11774:	ldr	r1, [lr]
   11778:	bl	111c0 <fputs_unlocked@plt>
   1177c:	str	r0, [sp, #4]
   11780:	mov	sp, fp
   11784:	pop	{fp, pc}
   11788:	push	{fp, lr}
   1178c:	mov	fp, sp
   11790:	sub	sp, sp, #96	; 0x60
   11794:	add	r1, sp, #36	; 0x24
   11798:	movw	r2, #12616	; 0x3148
   1179c:	movt	r2, #2
   117a0:	str	r0, [fp, #-4]
   117a4:	mov	r0, r1
   117a8:	str	r1, [sp, #20]
   117ac:	mov	r1, r2
   117b0:	movw	r2, #56	; 0x38
   117b4:	bl	1122c <memcpy@plt>
   117b8:	ldr	r0, [fp, #-4]
   117bc:	str	r0, [sp, #32]
   117c0:	ldr	r0, [sp, #20]
   117c4:	str	r0, [sp, #28]
   117c8:	ldr	r0, [sp, #28]
   117cc:	ldr	r0, [r0]
   117d0:	movw	r1, #0
   117d4:	cmp	r0, r1
   117d8:	movw	r0, #0
   117dc:	str	r0, [sp, #16]
   117e0:	beq	1180c <ftello64@plt+0x34c>
   117e4:	ldr	r0, [fp, #-4]
   117e8:	ldr	r1, [sp, #28]
   117ec:	ldr	r1, [r1]
   117f0:	bl	111d8 <strcmp@plt>
   117f4:	cmp	r0, #0
   117f8:	movw	r0, #0
   117fc:	moveq	r0, #1
   11800:	mvn	r1, #0
   11804:	eor	r0, r0, r1
   11808:	str	r0, [sp, #16]
   1180c:	ldr	r0, [sp, #16]
   11810:	tst	r0, #1
   11814:	beq	11828 <ftello64@plt+0x368>
   11818:	ldr	r0, [sp, #28]
   1181c:	add	r0, r0, #8
   11820:	str	r0, [sp, #28]
   11824:	b	117c8 <ftello64@plt+0x308>
   11828:	ldr	r0, [sp, #28]
   1182c:	ldr	r0, [r0, #4]
   11830:	movw	r1, #0
   11834:	cmp	r0, r1
   11838:	beq	11848 <ftello64@plt+0x388>
   1183c:	ldr	r0, [sp, #28]
   11840:	ldr	r0, [r0, #4]
   11844:	str	r0, [sp, #32]
   11848:	movw	r0, #12135	; 0x2f67
   1184c:	movt	r0, #2
   11850:	bl	1137c <gettext@plt>
   11854:	movw	r1, #11790	; 0x2e0e
   11858:	movt	r1, #2
   1185c:	movw	r2, #12158	; 0x2f7e
   11860:	movt	r2, #2
   11864:	bl	111f0 <printf@plt>
   11868:	movw	r1, #5
   1186c:	str	r0, [sp, #12]
   11870:	mov	r0, r1
   11874:	movw	r1, #0
   11878:	bl	11418 <setlocale@plt>
   1187c:	str	r0, [sp, #24]
   11880:	ldr	r0, [sp, #24]
   11884:	movw	r1, #0
   11888:	cmp	r0, r1
   1188c:	beq	118cc <ftello64@plt+0x40c>
   11890:	ldr	r0, [sp, #24]
   11894:	movw	r1, #12198	; 0x2fa6
   11898:	movt	r1, #2
   1189c:	movw	r2, #3
   118a0:	bl	11484 <strncmp@plt>
   118a4:	cmp	r0, #0
   118a8:	beq	118cc <ftello64@plt+0x40c>
   118ac:	movw	r0, #12202	; 0x2faa
   118b0:	movt	r0, #2
   118b4:	bl	1137c <gettext@plt>
   118b8:	movw	lr, #16780	; 0x418c
   118bc:	movt	lr, #3
   118c0:	ldr	r1, [lr]
   118c4:	bl	111c0 <fputs_unlocked@plt>
   118c8:	str	r0, [sp, #8]
   118cc:	movw	r0, #12273	; 0x2ff1
   118d0:	movt	r0, #2
   118d4:	bl	1137c <gettext@plt>
   118d8:	ldr	r2, [fp, #-4]
   118dc:	movw	r1, #12158	; 0x2f7e
   118e0:	movt	r1, #2
   118e4:	bl	111f0 <printf@plt>
   118e8:	movw	r1, #12300	; 0x300c
   118ec:	movt	r1, #2
   118f0:	str	r0, [sp, #4]
   118f4:	mov	r0, r1
   118f8:	bl	1137c <gettext@plt>
   118fc:	ldr	r1, [sp, #32]
   11900:	ldr	r2, [sp, #32]
   11904:	ldr	lr, [fp, #-4]
   11908:	cmp	r2, lr
   1190c:	movw	r2, #0
   11910:	moveq	r2, #1
   11914:	tst	r2, #1
   11918:	movw	r2, #12350	; 0x303e
   1191c:	movt	r2, #2
   11920:	movw	lr, #12068	; 0x2f24
   11924:	movt	lr, #2
   11928:	movne	r2, lr
   1192c:	bl	111f0 <printf@plt>
   11930:	str	r0, [sp]
   11934:	mov	sp, fp
   11938:	pop	{fp, pc}
   1193c:	push	{r4, r5, fp, lr}
   11940:	add	fp, sp, #8
   11944:	sub	sp, sp, #312	; 0x138
   11948:	movw	r2, #0
   1194c:	str	r2, [fp, #-12]
   11950:	str	r0, [fp, #-16]
   11954:	str	r1, [fp, #-20]	; 0xffffffec
   11958:	movw	r0, #0
   1195c:	strb	r0, [fp, #-21]	; 0xffffffeb
   11960:	strb	r0, [fp, #-22]	; 0xffffffea
   11964:	mvn	r1, #0
   11968:	str	r1, [fp, #-28]	; 0xffffffe4
   1196c:	str	r2, [fp, #-32]	; 0xffffffe0
   11970:	str	r1, [fp, #-36]	; 0xffffffdc
   11974:	str	r2, [fp, #-40]	; 0xffffffd8
   11978:	str	r2, [fp, #-44]	; 0xffffffd4
   1197c:	movw	r1, #10
   11980:	strb	r1, [fp, #-45]	; 0xffffffd3
   11984:	str	r2, [fp, #-52]	; 0xffffffcc
   11988:	strb	r0, [fp, #-53]	; 0xffffffcb
   1198c:	strb	r0, [fp, #-54]	; 0xffffffca
   11990:	str	r2, [fp, #-76]	; 0xffffffb4
   11994:	str	r2, [fp, #-80]	; 0xffffffb0
   11998:	str	r2, [fp, #-88]	; 0xffffffa8
   1199c:	ldr	r0, [fp, #-20]	; 0xffffffec
   119a0:	ldr	r0, [r0]
   119a4:	bl	13a60 <ftello64@plt+0x25a0>
   119a8:	movw	r0, #6
   119ac:	movw	r1, #12350	; 0x303e
   119b0:	movt	r1, #2
   119b4:	bl	11418 <setlocale@plt>
   119b8:	movw	r1, #11794	; 0x2e12
   119bc:	movt	r1, #2
   119c0:	str	r0, [fp, #-124]	; 0xffffff84
   119c4:	mov	r0, r1
   119c8:	movw	r1, #11610	; 0x2d5a
   119cc:	movt	r1, #2
   119d0:	bl	11454 <bindtextdomain@plt>
   119d4:	movw	r1, #11794	; 0x2e12
   119d8:	movt	r1, #2
   119dc:	str	r0, [fp, #-128]	; 0xffffff80
   119e0:	mov	r0, r1
   119e4:	bl	1128c <textdomain@plt>
   119e8:	movw	r1, #12632	; 0x3158
   119ec:	movt	r1, #1
   119f0:	str	r0, [fp, #-132]	; 0xffffff7c
   119f4:	mov	r0, r1
   119f8:	bl	22a38 <ftello64@plt+0x11578>
   119fc:	str	r0, [fp, #-136]	; 0xffffff78
   11a00:	ldr	r0, [fp, #-16]
   11a04:	ldr	r1, [fp, #-20]	; 0xffffffec
   11a08:	movw	r2, #11634	; 0x2d72
   11a0c:	movt	r2, #2
   11a10:	movw	r3, #12456	; 0x30a8
   11a14:	movt	r3, #2
   11a18:	movw	ip, #0
   11a1c:	str	ip, [sp]
   11a20:	bl	11358 <getopt_long@plt>
   11a24:	str	r0, [fp, #-60]	; 0xffffffc4
   11a28:	cmn	r0, #1
   11a2c:	beq	11f40 <ftello64@plt+0xa80>
   11a30:	ldr	r0, [fp, #-60]	; 0xffffffc4
   11a34:	cmn	r0, #3
   11a38:	str	r0, [fp, #-140]	; 0xffffff74
   11a3c:	beq	11eec <ftello64@plt+0xa2c>
   11a40:	b	11a44 <ftello64@plt+0x584>
   11a44:	ldr	r0, [fp, #-140]	; 0xffffff74
   11a48:	cmn	r0, #2
   11a4c:	beq	11ee4 <ftello64@plt+0xa24>
   11a50:	b	11a54 <ftello64@plt+0x594>
   11a54:	ldr	r0, [fp, #-140]	; 0xffffff74
   11a58:	cmp	r0, #101	; 0x65
   11a5c:	beq	11ac4 <ftello64@plt+0x604>
   11a60:	b	11a64 <ftello64@plt+0x5a4>
   11a64:	ldr	r0, [fp, #-140]	; 0xffffff74
   11a68:	cmp	r0, #105	; 0x69
   11a6c:	beq	11ad0 <ftello64@plt+0x610>
   11a70:	b	11a74 <ftello64@plt+0x5b4>
   11a74:	ldr	r0, [fp, #-140]	; 0xffffff74
   11a78:	cmp	r0, #110	; 0x6e
   11a7c:	beq	11d18 <ftello64@plt+0x858>
   11a80:	b	11a84 <ftello64@plt+0x5c4>
   11a84:	ldr	r0, [fp, #-140]	; 0xffffff74
   11a88:	cmp	r0, #111	; 0x6f
   11a8c:	beq	11e04 <ftello64@plt+0x944>
   11a90:	b	11a94 <ftello64@plt+0x5d4>
   11a94:	ldr	r0, [fp, #-140]	; 0xffffff74
   11a98:	cmp	r0, #114	; 0x72
   11a9c:	beq	11ecc <ftello64@plt+0xa0c>
   11aa0:	b	11aa4 <ftello64@plt+0x5e4>
   11aa4:	ldr	r0, [fp, #-140]	; 0xffffff74
   11aa8:	cmp	r0, #122	; 0x7a
   11aac:	beq	11ed8 <ftello64@plt+0xa18>
   11ab0:	b	11ab4 <ftello64@plt+0x5f4>
   11ab4:	ldr	r0, [fp, #-140]	; 0xffffff74
   11ab8:	cmp	r0, #256	; 0x100
   11abc:	beq	11e68 <ftello64@plt+0x9a8>
   11ac0:	b	11f34 <ftello64@plt+0xa74>
   11ac4:	movw	r0, #1
   11ac8:	strb	r0, [fp, #-21]	; 0xffffffeb
   11acc:	b	11f3c <ftello64@plt+0xa7c>
   11ad0:	movw	r0, #16784	; 0x4190
   11ad4:	movt	r0, #3
   11ad8:	ldr	r0, [r0]
   11adc:	movw	r1, #45	; 0x2d
   11ae0:	bl	11394 <strchr@plt>
   11ae4:	str	r0, [fp, #-96]	; 0xffffffa0
   11ae8:	movw	r0, #16784	; 0x4190
   11aec:	movt	r0, #3
   11af0:	ldr	r0, [r0]
   11af4:	str	r0, [fp, #-100]	; 0xffffff9c
   11af8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11afc:	movw	r1, #0
   11b00:	cmp	r0, r1
   11b04:	movw	r0, #0
   11b08:	movne	r0, #1
   11b0c:	mvn	r1, #0
   11b10:	eor	r0, r0, r1
   11b14:	and	r0, r0, #1
   11b18:	strb	r0, [fp, #-101]	; 0xffffff9b
   11b1c:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11b20:	tst	r0, #1
   11b24:	beq	11b4c <ftello64@plt+0x68c>
   11b28:	movw	r0, #11644	; 0x2d7c
   11b2c:	movt	r0, #2
   11b30:	bl	1137c <gettext@plt>
   11b34:	movw	lr, #1
   11b38:	str	r0, [fp, #-144]	; 0xffffff70
   11b3c:	mov	r0, lr
   11b40:	movw	r1, #0
   11b44:	ldr	r2, [fp, #-144]	; 0xffffff70
   11b48:	bl	11304 <error@plt>
   11b4c:	movw	r0, #1
   11b50:	strb	r0, [fp, #-22]	; 0xffffffea
   11b54:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11b58:	movw	r1, #0
   11b5c:	cmp	r0, r1
   11b60:	beq	11be8 <ftello64@plt+0x728>
   11b64:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11b68:	mov	r1, #0
   11b6c:	strb	r1, [r0]
   11b70:	movw	r0, #16784	; 0x4190
   11b74:	movt	r0, #3
   11b78:	ldr	r0, [r0]
   11b7c:	movw	r2, #11674	; 0x2d9a
   11b80:	movt	r2, #2
   11b84:	str	r0, [fp, #-148]	; 0xffffff6c
   11b88:	mov	r0, r2
   11b8c:	str	r1, [fp, #-152]	; 0xffffff68
   11b90:	bl	1137c <gettext@plt>
   11b94:	mov	r1, sp
   11b98:	ldr	r2, [fp, #-152]	; 0xffffff68
   11b9c:	str	r2, [r1, #16]
   11ba0:	str	r0, [r1, #12]
   11ba4:	movw	r0, #12350	; 0x303e
   11ba8:	movt	r0, #2
   11bac:	str	r0, [r1, #8]
   11bb0:	str	r2, [r1, #4]
   11bb4:	mvn	r0, #0
   11bb8:	str	r0, [r1]
   11bbc:	ldr	r0, [fp, #-148]	; 0xffffff6c
   11bc0:	ldr	r3, [fp, #-152]	; 0xffffff68
   11bc4:	bl	1bd88 <ftello64@plt+0xa8c8>
   11bc8:	str	r0, [fp, #-28]	; 0xffffffe4
   11bcc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11bd0:	movw	r2, #45	; 0x2d
   11bd4:	strb	r2, [r0]
   11bd8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11bdc:	add	r0, r0, #1
   11be0:	str	r0, [fp, #-100]	; 0xffffff9c
   11be4:	str	r1, [fp, #-156]	; 0xffffff64
   11be8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   11bec:	movw	r1, #11674	; 0x2d9a
   11bf0:	movt	r1, #2
   11bf4:	str	r0, [sp, #160]	; 0xa0
   11bf8:	mov	r0, r1
   11bfc:	bl	1137c <gettext@plt>
   11c00:	mov	r1, sp
   11c04:	mov	lr, #0
   11c08:	str	lr, [r1, #16]
   11c0c:	str	r0, [r1, #12]
   11c10:	movw	r0, #12350	; 0x303e
   11c14:	movt	r0, #2
   11c18:	str	r0, [r1, #8]
   11c1c:	str	lr, [r1, #4]
   11c20:	mvn	r0, #0
   11c24:	str	r0, [r1]
   11c28:	ldr	r0, [sp, #160]	; 0xa0
   11c2c:	mov	r2, lr
   11c30:	mov	r3, lr
   11c34:	bl	1bd88 <ftello64@plt+0xa8c8>
   11c38:	str	r0, [fp, #-32]	; 0xffffffe0
   11c3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11c40:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11c44:	sub	r0, r0, r2
   11c48:	add	r0, r0, #1
   11c4c:	str	r0, [fp, #-72]	; 0xffffffb8
   11c50:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11c54:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11c58:	cmp	r0, r2
   11c5c:	movw	r0, #0
   11c60:	movls	r0, #1
   11c64:	and	r0, r0, #1
   11c68:	ldr	r2, [fp, #-72]	; 0xffffffb8
   11c6c:	cmp	r2, #0
   11c70:	movw	r2, #0
   11c74:	moveq	r2, #1
   11c78:	and	r2, r2, #1
   11c7c:	cmp	r0, r2
   11c80:	movw	r0, #0
   11c84:	moveq	r0, #1
   11c88:	and	r0, r0, #1
   11c8c:	ldrb	r2, [fp, #-101]	; 0xffffff9b
   11c90:	and	r2, r2, #1
   11c94:	orr	r0, r2, r0
   11c98:	cmp	r0, #0
   11c9c:	movw	r0, #0
   11ca0:	movne	r0, #1
   11ca4:	and	r0, r0, #1
   11ca8:	strb	r0, [fp, #-101]	; 0xffffff9b
   11cac:	ldrb	r0, [fp, #-101]	; 0xffffff9b
   11cb0:	tst	r0, #1
   11cb4:	str	r1, [sp, #156]	; 0x9c
   11cb8:	beq	11d14 <ftello64@plt+0x854>
   11cbc:	bl	113ac <__errno_location@plt>
   11cc0:	ldr	r1, [r0]
   11cc4:	movw	r0, #11674	; 0x2d9a
   11cc8:	movt	r0, #2
   11ccc:	str	r1, [sp, #152]	; 0x98
   11cd0:	bl	1137c <gettext@plt>
   11cd4:	movw	r1, #16784	; 0x4190
   11cd8:	movt	r1, #3
   11cdc:	ldr	r1, [r1]
   11ce0:	str	r0, [sp, #148]	; 0x94
   11ce4:	mov	r0, r1
   11ce8:	bl	160bc <ftello64@plt+0x4bfc>
   11cec:	movw	r1, #1
   11cf0:	str	r0, [sp, #144]	; 0x90
   11cf4:	mov	r0, r1
   11cf8:	ldr	r1, [sp, #152]	; 0x98
   11cfc:	movw	r2, #11694	; 0x2dae
   11d00:	movt	r2, #2
   11d04:	ldr	r3, [sp, #148]	; 0x94
   11d08:	ldr	lr, [sp, #144]	; 0x90
   11d0c:	str	lr, [sp]
   11d10:	bl	11304 <error@plt>
   11d14:	b	11f3c <ftello64@plt+0xa7c>
   11d18:	movw	r0, #16784	; 0x4190
   11d1c:	movt	r0, #3
   11d20:	ldr	r0, [r0]
   11d24:	movw	r1, #0
   11d28:	movw	r2, #10
   11d2c:	sub	r3, fp, #112	; 0x70
   11d30:	movw	ip, #12350	; 0x303e
   11d34:	movt	ip, #2
   11d38:	str	ip, [sp]
   11d3c:	bl	1be10 <ftello64@plt+0xa950>
   11d40:	str	r0, [fp, #-116]	; 0xffffff8c
   11d44:	ldr	r0, [fp, #-116]	; 0xffffff8c
   11d48:	cmp	r0, #0
   11d4c:	bne	11db0 <ftello64@plt+0x8f0>
   11d50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11d54:	ldr	r1, [fp, #-112]	; 0xffffff90
   11d58:	ldr	r2, [fp, #-108]	; 0xffffff94
   11d5c:	subs	r0, r0, r1
   11d60:	rscs	r1, r2, #0
   11d64:	str	r0, [sp, #140]	; 0x8c
   11d68:	str	r1, [sp, #136]	; 0x88
   11d6c:	bcs	11d88 <ftello64@plt+0x8c8>
   11d70:	b	11d74 <ftello64@plt+0x8b4>
   11d74:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11d78:	mov	r1, #0
   11d7c:	str	r0, [sp, #132]	; 0x84
   11d80:	str	r1, [sp, #128]	; 0x80
   11d84:	b	11d9c <ftello64@plt+0x8dc>
   11d88:	ldr	r0, [fp, #-112]	; 0xffffff90
   11d8c:	ldr	r1, [fp, #-108]	; 0xffffff94
   11d90:	str	r0, [sp, #132]	; 0x84
   11d94:	str	r1, [sp, #128]	; 0x80
   11d98:	b	11d9c <ftello64@plt+0x8dc>
   11d9c:	ldr	r0, [sp, #128]	; 0x80
   11da0:	ldr	r1, [sp, #132]	; 0x84
   11da4:	str	r1, [fp, #-36]	; 0xffffffdc
   11da8:	str	r0, [sp, #124]	; 0x7c
   11dac:	b	11e00 <ftello64@plt+0x940>
   11db0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   11db4:	cmp	r0, #1
   11db8:	beq	11dfc <ftello64@plt+0x93c>
   11dbc:	movw	r0, #11701	; 0x2db5
   11dc0:	movt	r0, #2
   11dc4:	bl	1137c <gettext@plt>
   11dc8:	movw	lr, #16784	; 0x4190
   11dcc:	movt	lr, #3
   11dd0:	ldr	lr, [lr]
   11dd4:	str	r0, [sp, #120]	; 0x78
   11dd8:	mov	r0, lr
   11ddc:	bl	160bc <ftello64@plt+0x4bfc>
   11de0:	movw	lr, #1
   11de4:	str	r0, [sp, #116]	; 0x74
   11de8:	mov	r0, lr
   11dec:	movw	r1, #0
   11df0:	ldr	r2, [sp, #120]	; 0x78
   11df4:	ldr	r3, [sp, #116]	; 0x74
   11df8:	bl	11304 <error@plt>
   11dfc:	b	11e00 <ftello64@plt+0x940>
   11e00:	b	11f3c <ftello64@plt+0xa7c>
   11e04:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11e08:	movw	r1, #0
   11e0c:	cmp	r0, r1
   11e10:	beq	11e54 <ftello64@plt+0x994>
   11e14:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11e18:	movw	r1, #16784	; 0x4190
   11e1c:	movt	r1, #3
   11e20:	ldr	r1, [r1]
   11e24:	bl	111d8 <strcmp@plt>
   11e28:	cmp	r0, #0
   11e2c:	beq	11e54 <ftello64@plt+0x994>
   11e30:	movw	r0, #11724	; 0x2dcc
   11e34:	movt	r0, #2
   11e38:	bl	1137c <gettext@plt>
   11e3c:	movw	lr, #1
   11e40:	str	r0, [sp, #112]	; 0x70
   11e44:	mov	r0, lr
   11e48:	movw	r1, #0
   11e4c:	ldr	r2, [sp, #112]	; 0x70
   11e50:	bl	11304 <error@plt>
   11e54:	movw	r0, #16784	; 0x4190
   11e58:	movt	r0, #3
   11e5c:	ldr	r0, [r0]
   11e60:	str	r0, [fp, #-40]	; 0xffffffd8
   11e64:	b	11f3c <ftello64@plt+0xa7c>
   11e68:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11e6c:	movw	r1, #0
   11e70:	cmp	r0, r1
   11e74:	beq	11eb8 <ftello64@plt+0x9f8>
   11e78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11e7c:	movw	r1, #16784	; 0x4190
   11e80:	movt	r1, #3
   11e84:	ldr	r1, [r1]
   11e88:	bl	111d8 <strcmp@plt>
   11e8c:	cmp	r0, #0
   11e90:	beq	11eb8 <ftello64@plt+0x9f8>
   11e94:	movw	r0, #11756	; 0x2dec
   11e98:	movt	r0, #2
   11e9c:	bl	1137c <gettext@plt>
   11ea0:	movw	lr, #1
   11ea4:	str	r0, [sp, #108]	; 0x6c
   11ea8:	mov	r0, lr
   11eac:	movw	r1, #0
   11eb0:	ldr	r2, [sp, #108]	; 0x6c
   11eb4:	bl	11304 <error@plt>
   11eb8:	movw	r0, #16784	; 0x4190
   11ebc:	movt	r0, #3
   11ec0:	ldr	r0, [r0]
   11ec4:	str	r0, [fp, #-44]	; 0xffffffd4
   11ec8:	b	11f3c <ftello64@plt+0xa7c>
   11ecc:	movw	r0, #1
   11ed0:	strb	r0, [fp, #-54]	; 0xffffffca
   11ed4:	b	11f3c <ftello64@plt+0xa7c>
   11ed8:	movw	r0, #0
   11edc:	strb	r0, [fp, #-45]	; 0xffffffd3
   11ee0:	b	11f3c <ftello64@plt+0xa7c>
   11ee4:	movw	r0, #0
   11ee8:	bl	115c0 <ftello64@plt+0x100>
   11eec:	movw	r0, #16780	; 0x418c
   11ef0:	movt	r0, #3
   11ef4:	ldr	r0, [r0]
   11ef8:	movw	r1, #16676	; 0x4124
   11efc:	movt	r1, #3
   11f00:	ldr	r3, [r1]
   11f04:	movw	r1, #11605	; 0x2d55
   11f08:	movt	r1, #2
   11f0c:	movw	r2, #11790	; 0x2e0e
   11f10:	movt	r2, #2
   11f14:	movw	ip, #11804	; 0x2e1c
   11f18:	movt	ip, #2
   11f1c:	str	ip, [sp]
   11f20:	movw	ip, #0
   11f24:	str	ip, [sp, #4]
   11f28:	bl	18bc4 <ftello64@plt+0x7704>
   11f2c:	movw	r0, #0
   11f30:	bl	11370 <exit@plt>
   11f34:	movw	r0, #1
   11f38:	bl	115c0 <ftello64@plt+0x100>
   11f3c:	b	11a00 <ftello64@plt+0x540>
   11f40:	ldr	r0, [fp, #-16]
   11f44:	movw	r1, #16760	; 0x4178
   11f48:	movt	r1, #3
   11f4c:	ldr	r2, [r1]
   11f50:	sub	r0, r0, r2
   11f54:	str	r0, [fp, #-64]	; 0xffffffc0
   11f58:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f5c:	ldr	r1, [r1]
   11f60:	add	r0, r0, r1, lsl #2
   11f64:	str	r0, [fp, #-68]	; 0xffffffbc
   11f68:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   11f6c:	tst	r0, #1
   11f70:	beq	11fac <ftello64@plt+0xaec>
   11f74:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11f78:	tst	r0, #1
   11f7c:	beq	11fac <ftello64@plt+0xaec>
   11f80:	movw	r0, #11816	; 0x2e28
   11f84:	movt	r0, #2
   11f88:	bl	1137c <gettext@plt>
   11f8c:	movw	lr, #0
   11f90:	str	r0, [sp, #104]	; 0x68
   11f94:	mov	r0, lr
   11f98:	mov	r1, lr
   11f9c:	ldr	r2, [sp, #104]	; 0x68
   11fa0:	bl	11304 <error@plt>
   11fa4:	movw	r0, #1
   11fa8:	bl	115c0 <ftello64@plt+0x100>
   11fac:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11fb0:	tst	r0, #1
   11fb4:	beq	11fcc <ftello64@plt+0xb0c>
   11fb8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   11fbc:	movw	r1, #0
   11fc0:	cmp	r1, r0
   11fc4:	blt	11fe8 <ftello64@plt+0xb28>
   11fc8:	b	12038 <ftello64@plt+0xb78>
   11fcc:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   11fd0:	tst	r0, #1
   11fd4:	bne	12038 <ftello64@plt+0xb78>
   11fd8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   11fdc:	movw	r1, #1
   11fe0:	cmp	r1, r0
   11fe4:	bge	12038 <ftello64@plt+0xb78>
   11fe8:	movw	r0, #11849	; 0x2e49
   11fec:	movt	r0, #2
   11ff0:	bl	1137c <gettext@plt>
   11ff4:	ldr	lr, [fp, #-68]	; 0xffffffbc
   11ff8:	ldrb	r1, [fp, #-22]	; 0xffffffea
   11ffc:	mov	r2, #1
   12000:	bic	r1, r2, r1
   12004:	add	r1, lr, r1, lsl #2
   12008:	ldr	r1, [r1]
   1200c:	str	r0, [sp, #100]	; 0x64
   12010:	mov	r0, r1
   12014:	bl	160bc <ftello64@plt+0x4bfc>
   12018:	movw	r1, #0
   1201c:	str	r0, [sp, #96]	; 0x60
   12020:	mov	r0, r1
   12024:	ldr	r2, [sp, #100]	; 0x64
   12028:	ldr	r3, [sp, #96]	; 0x60
   1202c:	bl	11304 <error@plt>
   12030:	movw	r0, #1
   12034:	bl	115c0 <ftello64@plt+0x100>
   12038:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1203c:	cmp	r0, #0
   12040:	bne	12054 <ftello64@plt+0xb94>
   12044:	movw	r0, #0
   12048:	str	r0, [fp, #-72]	; 0xffffffb8
   1204c:	str	r0, [fp, #-76]	; 0xffffffb4
   12050:	b	121d4 <ftello64@plt+0xd14>
   12054:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   12058:	tst	r0, #1
   1205c:	beq	12084 <ftello64@plt+0xbc4>
   12060:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12064:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12068:	ldrb	r2, [fp, #-45]	; 0xffffffd3
   1206c:	bl	12580 <ftello64@plt+0x10c0>
   12070:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12074:	str	r0, [fp, #-72]	; 0xffffffb8
   12078:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1207c:	str	r0, [fp, #-76]	; 0xffffffb4
   12080:	b	121d0 <ftello64@plt+0xd10>
   12084:	ldrb	r0, [fp, #-22]	; 0xffffffea
   12088:	tst	r0, #1
   1208c:	beq	120b0 <ftello64@plt+0xbf0>
   12090:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12094:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12098:	sub	r0, r0, r1
   1209c:	add	r0, r0, #1
   120a0:	str	r0, [fp, #-72]	; 0xffffffb8
   120a4:	movw	r0, #0
   120a8:	str	r0, [fp, #-76]	; 0xffffffb4
   120ac:	b	121cc <ftello64@plt+0xd0c>
   120b0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   120b4:	cmp	r0, #1
   120b8:	bne	12148 <ftello64@plt+0xc88>
   120bc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   120c0:	ldr	r0, [r0]
   120c4:	movw	r1, #12763	; 0x31db
   120c8:	movt	r1, #2
   120cc:	bl	111d8 <strcmp@plt>
   120d0:	cmp	r0, #0
   120d4:	beq	12148 <ftello64@plt+0xc88>
   120d8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   120dc:	ldr	r0, [r0]
   120e0:	movw	r1, #16776	; 0x4188
   120e4:	movt	r1, #3
   120e8:	ldr	r2, [r1]
   120ec:	movw	r1, #12992	; 0x32c0
   120f0:	movt	r1, #2
   120f4:	bl	134d4 <ftello64@plt+0x2014>
   120f8:	movw	r1, #0
   120fc:	cmp	r0, r1
   12100:	bne	12148 <ftello64@plt+0xc88>
   12104:	bl	113ac <__errno_location@plt>
   12108:	ldr	r1, [r0]
   1210c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12110:	ldr	r2, [r0]
   12114:	movw	r0, #0
   12118:	movw	lr, #3
   1211c:	str	r1, [sp, #92]	; 0x5c
   12120:	mov	r1, lr
   12124:	bl	15e78 <ftello64@plt+0x49b8>
   12128:	movw	r1, #1
   1212c:	str	r0, [sp, #88]	; 0x58
   12130:	mov	r0, r1
   12134:	ldr	r1, [sp, #92]	; 0x5c
   12138:	movw	r2, #11698	; 0x2db2
   1213c:	movt	r2, #2
   12140:	ldr	r3, [sp, #88]	; 0x58
   12144:	bl	11304 <error@plt>
   12148:	movw	r0, #16776	; 0x4188
   1214c:	movt	r0, #3
   12150:	ldr	r0, [r0]
   12154:	movw	r1, #2
   12158:	bl	132e0 <ftello64@plt+0x1e20>
   1215c:	ldrb	r0, [fp, #-54]	; 0xffffffca
   12160:	tst	r0, #1
   12164:	bne	12190 <ftello64@plt+0xcd0>
   12168:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1216c:	cmn	r0, #1
   12170:	beq	12190 <ftello64@plt+0xcd0>
   12174:	bl	12680 <ftello64@plt+0x11c0>
   12178:	rsbs	r0, r0, #8388608	; 0x800000
   1217c:	rscs	r1, r1, #0
   12180:	str	r0, [sp, #84]	; 0x54
   12184:	str	r1, [sp, #80]	; 0x50
   12188:	blt	121b8 <ftello64@plt+0xcf8>
   1218c:	b	12190 <ftello64@plt+0xcd0>
   12190:	movw	r0, #16776	; 0x4188
   12194:	movt	r0, #3
   12198:	ldr	r0, [r0]
   1219c:	ldrb	r1, [fp, #-45]	; 0xffffffd3
   121a0:	sub	r2, fp, #52	; 0x34
   121a4:	bl	12778 <ftello64@plt+0x12b8>
   121a8:	str	r0, [fp, #-72]	; 0xffffffb8
   121ac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   121b0:	str	r0, [fp, #-76]	; 0xffffffb4
   121b4:	b	121c8 <ftello64@plt+0xd08>
   121b8:	movw	r0, #1
   121bc:	strb	r0, [fp, #-53]	; 0xffffffcb
   121c0:	mvn	r0, #0
   121c4:	str	r0, [fp, #-72]	; 0xffffffb8
   121c8:	b	121cc <ftello64@plt+0xd0c>
   121cc:	b	121d0 <ftello64@plt+0xd10>
   121d0:	b	121d4 <ftello64@plt+0xd14>
   121d4:	ldrb	r0, [fp, #-54]	; 0xffffffca
   121d8:	tst	r0, #1
   121dc:	bne	121f0 <ftello64@plt+0xd30>
   121e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   121e4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   121e8:	cmp	r0, r1
   121ec:	bcs	121fc <ftello64@plt+0xd3c>
   121f0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   121f4:	str	r0, [sp, #76]	; 0x4c
   121f8:	b	12204 <ftello64@plt+0xd44>
   121fc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12200:	str	r0, [sp, #76]	; 0x4c
   12204:	ldr	r0, [sp, #76]	; 0x4c
   12208:	str	r0, [fp, #-120]	; 0xffffff88
   1220c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12210:	ldrb	r1, [fp, #-53]	; 0xffffffcb
   12214:	tst	r1, #1
   12218:	str	r0, [sp, #72]	; 0x48
   1221c:	bne	1222c <ftello64@plt+0xd6c>
   12220:	ldrb	r0, [fp, #-54]	; 0xffffffca
   12224:	tst	r0, #1
   12228:	beq	12238 <ftello64@plt+0xd78>
   1222c:	mvn	r0, #0
   12230:	str	r0, [sp, #68]	; 0x44
   12234:	b	12248 <ftello64@plt+0xd88>
   12238:	ldr	r0, [fp, #-120]	; 0xffffff88
   1223c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12240:	bl	16690 <ftello64@plt+0x51d0>
   12244:	str	r0, [sp, #68]	; 0x44
   12248:	ldr	r0, [sp, #68]	; 0x44
   1224c:	ldr	r1, [sp, #72]	; 0x48
   12250:	str	r0, [sp, #64]	; 0x40
   12254:	mov	r0, r1
   12258:	ldr	r1, [sp, #64]	; 0x40
   1225c:	bl	16244 <ftello64@plt+0x4d84>
   12260:	str	r0, [fp, #-84]	; 0xffffffac
   12264:	ldr	r0, [fp, #-84]	; 0xffffffac
   12268:	movw	r1, #0
   1226c:	cmp	r0, r1
   12270:	bne	122e8 <ftello64@plt+0xe28>
   12274:	bl	113ac <__errno_location@plt>
   12278:	ldr	r1, [r0]
   1227c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12280:	movw	lr, #0
   12284:	cmp	r0, lr
   12288:	str	r1, [sp, #60]	; 0x3c
   1228c:	beq	1229c <ftello64@plt+0xddc>
   12290:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12294:	str	r0, [sp, #56]	; 0x38
   12298:	b	122ac <ftello64@plt+0xdec>
   1229c:	movw	r0, #11866	; 0x2e5a
   122a0:	movt	r0, #2
   122a4:	str	r0, [sp, #56]	; 0x38
   122a8:	b	122ac <ftello64@plt+0xdec>
   122ac:	ldr	r0, [sp, #56]	; 0x38
   122b0:	movw	r1, #0
   122b4:	str	r0, [sp, #52]	; 0x34
   122b8:	mov	r0, r1
   122bc:	movw	r1, #3
   122c0:	ldr	r2, [sp, #52]	; 0x34
   122c4:	bl	15e78 <ftello64@plt+0x49b8>
   122c8:	movw	r1, #1
   122cc:	str	r0, [sp, #48]	; 0x30
   122d0:	mov	r0, r1
   122d4:	ldr	r1, [sp, #60]	; 0x3c
   122d8:	movw	r2, #11698	; 0x2db2
   122dc:	movt	r2, #2
   122e0:	ldr	r3, [sp, #48]	; 0x30
   122e4:	bl	11304 <error@plt>
   122e8:	ldrb	r0, [fp, #-53]	; 0xffffffcb
   122ec:	tst	r0, #1
   122f0:	beq	12328 <ftello64@plt+0xe68>
   122f4:	movw	r0, #16776	; 0x4188
   122f8:	movt	r0, #3
   122fc:	ldr	r0, [r0]
   12300:	ldrb	r1, [fp, #-45]	; 0xffffffd3
   12304:	ldr	r2, [fp, #-120]	; 0xffffff88
   12308:	ldr	r3, [fp, #-84]	; 0xffffffac
   1230c:	and	r1, r1, #255	; 0xff
   12310:	sub	ip, fp, #80	; 0x50
   12314:	str	ip, [sp]
   12318:	bl	1290c <ftello64@plt+0x144c>
   1231c:	str	r0, [fp, #-72]	; 0xffffffb8
   12320:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12324:	str	r0, [fp, #-120]	; 0xffffff88
   12328:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1232c:	cmp	r0, #0
   12330:	beq	12394 <ftello64@plt+0xed4>
   12334:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   12338:	tst	r0, #1
   1233c:	bne	12394 <ftello64@plt+0xed4>
   12340:	ldrb	r0, [fp, #-22]	; 0xffffffea
   12344:	tst	r0, #1
   12348:	bne	12394 <ftello64@plt+0xed4>
   1234c:	movw	r0, #16776	; 0x4188
   12350:	movt	r0, #3
   12354:	ldr	r0, [r0]
   12358:	bl	13338 <ftello64@plt+0x1e78>
   1235c:	cmp	r0, #0
   12360:	beq	12394 <ftello64@plt+0xed4>
   12364:	bl	113ac <__errno_location@plt>
   12368:	ldr	r1, [r0]
   1236c:	movw	r0, #12983	; 0x32b7
   12370:	movt	r0, #2
   12374:	str	r1, [sp, #44]	; 0x2c
   12378:	bl	1137c <gettext@plt>
   1237c:	movw	r1, #1
   12380:	str	r0, [sp, #40]	; 0x28
   12384:	mov	r0, r1
   12388:	ldr	r1, [sp, #44]	; 0x2c
   1238c:	ldr	r2, [sp, #40]	; 0x28
   12390:	bl	11304 <error@plt>
   12394:	ldrb	r0, [fp, #-54]	; 0xffffffca
   12398:	tst	r0, #1
   1239c:	bne	123b4 <ftello64@plt+0xef4>
   123a0:	ldr	r0, [fp, #-84]	; 0xffffffac
   123a4:	ldr	r1, [fp, #-120]	; 0xffffff88
   123a8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   123ac:	bl	16748 <ftello64@plt+0x5288>
   123b0:	str	r0, [fp, #-88]	; 0xffffffa8
   123b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   123b8:	movw	r1, #0
   123bc:	cmp	r0, r1
   123c0:	beq	1242c <ftello64@plt+0xf6c>
   123c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   123c8:	movw	r1, #16780	; 0x418c
   123cc:	movt	r1, #3
   123d0:	ldr	r2, [r1]
   123d4:	movw	r1, #11876	; 0x2e64
   123d8:	movt	r1, #2
   123dc:	bl	134d4 <ftello64@plt+0x2014>
   123e0:	movw	r1, #0
   123e4:	cmp	r0, r1
   123e8:	bne	1242c <ftello64@plt+0xf6c>
   123ec:	bl	113ac <__errno_location@plt>
   123f0:	ldr	r1, [r0]
   123f4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   123f8:	movw	r0, #0
   123fc:	movw	lr, #3
   12400:	str	r1, [sp, #36]	; 0x24
   12404:	mov	r1, lr
   12408:	bl	15e78 <ftello64@plt+0x49b8>
   1240c:	movw	r1, #1
   12410:	str	r0, [sp, #32]
   12414:	mov	r0, r1
   12418:	ldr	r1, [sp, #36]	; 0x24
   1241c:	movw	r2, #11698	; 0x2db2
   12420:	movt	r2, #2
   12424:	ldr	r3, [sp, #32]
   12428:	bl	11304 <error@plt>
   1242c:	ldrb	r0, [fp, #-54]	; 0xffffffca
   12430:	tst	r0, #1
   12434:	beq	124d0 <ftello64@plt+0x1010>
   12438:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1243c:	cmp	r0, #0
   12440:	bne	12450 <ftello64@plt+0xf90>
   12444:	movw	r0, #0
   12448:	str	r0, [fp, #-92]	; 0xffffffa4
   1244c:	b	124cc <ftello64@plt+0x100c>
   12450:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12454:	cmp	r0, #0
   12458:	bne	12480 <ftello64@plt+0xfc0>
   1245c:	movw	r0, #11878	; 0x2e66
   12460:	movt	r0, #2
   12464:	bl	1137c <gettext@plt>
   12468:	movw	lr, #1
   1246c:	str	r0, [sp, #28]
   12470:	mov	r0, lr
   12474:	movw	r1, #0
   12478:	ldr	r2, [sp, #28]
   1247c:	bl	11304 <error@plt>
   12480:	ldrb	r0, [fp, #-22]	; 0xffffffea
   12484:	tst	r0, #1
   12488:	beq	124b0 <ftello64@plt+0xff0>
   1248c:	ldr	r0, [fp, #-84]	; 0xffffffac
   12490:	ldr	r1, [fp, #-120]	; 0xffffff88
   12494:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12498:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1249c:	ldrb	ip, [fp, #-45]	; 0xffffffd3
   124a0:	str	ip, [sp]
   124a4:	bl	12c50 <ftello64@plt+0x1790>
   124a8:	str	r0, [fp, #-92]	; 0xffffffa4
   124ac:	b	124c8 <ftello64@plt+0x1008>
   124b0:	ldr	r0, [fp, #-84]	; 0xffffffac
   124b4:	ldr	r1, [fp, #-120]	; 0xffffff88
   124b8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   124bc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   124c0:	bl	12d34 <ftello64@plt+0x1874>
   124c4:	str	r0, [fp, #-92]	; 0xffffffa4
   124c8:	b	124cc <ftello64@plt+0x100c>
   124cc:	b	12538 <ftello64@plt+0x1078>
   124d0:	ldrb	r0, [fp, #-53]	; 0xffffffcb
   124d4:	tst	r0, #1
   124d8:	beq	124f4 <ftello64@plt+0x1034>
   124dc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   124e0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   124e4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124e8:	bl	12e08 <ftello64@plt+0x1948>
   124ec:	str	r0, [fp, #-92]	; 0xffffffa4
   124f0:	b	12534 <ftello64@plt+0x1074>
   124f4:	ldrb	r0, [fp, #-22]	; 0xffffffea
   124f8:	tst	r0, #1
   124fc:	beq	1251c <ftello64@plt+0x105c>
   12500:	ldr	r0, [fp, #-120]	; 0xffffff88
   12504:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12508:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1250c:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   12510:	bl	12ec4 <ftello64@plt+0x1a04>
   12514:	str	r0, [fp, #-92]	; 0xffffffa4
   12518:	b	12530 <ftello64@plt+0x1070>
   1251c:	ldr	r0, [fp, #-120]	; 0xffffff88
   12520:	ldr	r1, [fp, #-76]	; 0xffffffb4
   12524:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12528:	bl	12f64 <ftello64@plt+0x1aa4>
   1252c:	str	r0, [fp, #-92]	; 0xffffffa4
   12530:	b	12534 <ftello64@plt+0x1074>
   12534:	b	12538 <ftello64@plt+0x1078>
   12538:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1253c:	cmp	r0, #0
   12540:	beq	12574 <ftello64@plt+0x10b4>
   12544:	bl	113ac <__errno_location@plt>
   12548:	ldr	r1, [r0]
   1254c:	movw	r0, #11897	; 0x2e79
   12550:	movt	r0, #2
   12554:	str	r1, [sp, #24]
   12558:	bl	1137c <gettext@plt>
   1255c:	movw	r1, #1
   12560:	str	r0, [sp, #20]
   12564:	mov	r0, r1
   12568:	ldr	r1, [sp, #24]
   1256c:	ldr	r2, [sp, #20]
   12570:	bl	11304 <error@plt>
   12574:	movw	r0, #0
   12578:	sub	sp, fp, #8
   1257c:	pop	{r4, r5, fp, pc}
   12580:	push	{fp, lr}
   12584:	mov	fp, sp
   12588:	sub	sp, sp, #32
   1258c:	str	r0, [fp, #-4]
   12590:	str	r1, [fp, #-8]
   12594:	strb	r2, [fp, #-9]
   12598:	ldr	r0, [fp, #-8]
   1259c:	str	r0, [sp, #12]
   125a0:	movw	r0, #0
   125a4:	str	r0, [sp, #8]
   125a8:	ldr	r0, [sp, #8]
   125ac:	ldr	r1, [fp, #-8]
   125b0:	cmp	r0, r1
   125b4:	bge	125e8 <ftello64@plt+0x1128>
   125b8:	ldr	r0, [fp, #-4]
   125bc:	ldr	r1, [sp, #8]
   125c0:	add	r0, r0, r1, lsl #2
   125c4:	ldr	r0, [r0]
   125c8:	bl	11388 <strlen@plt>
   125cc:	ldr	r1, [sp, #12]
   125d0:	add	r0, r1, r0
   125d4:	str	r0, [sp, #12]
   125d8:	ldr	r0, [sp, #8]
   125dc:	add	r0, r0, #1
   125e0:	str	r0, [sp, #8]
   125e4:	b	125a8 <ftello64@plt+0x10e8>
   125e8:	ldr	r0, [sp, #12]
   125ec:	bl	18d54 <ftello64@plt+0x7894>
   125f0:	str	r0, [sp, #16]
   125f4:	movw	r0, #0
   125f8:	str	r0, [sp, #8]
   125fc:	ldr	r0, [sp, #8]
   12600:	ldr	r1, [fp, #-8]
   12604:	cmp	r0, r1
   12608:	bge	12664 <ftello64@plt+0x11a4>
   1260c:	ldr	r0, [sp, #16]
   12610:	ldr	r1, [fp, #-4]
   12614:	ldr	r2, [sp, #8]
   12618:	ldr	r1, [r1, r2, lsl #2]
   1261c:	bl	1125c <stpcpy@plt>
   12620:	str	r0, [sp, #4]
   12624:	ldr	r0, [sp, #16]
   12628:	ldr	r1, [fp, #-4]
   1262c:	ldr	r2, [sp, #8]
   12630:	add	r1, r1, r2, lsl #2
   12634:	str	r0, [r1]
   12638:	ldr	r0, [sp, #4]
   1263c:	str	r0, [sp, #16]
   12640:	ldrb	r0, [fp, #-9]
   12644:	ldr	r1, [sp, #16]
   12648:	add	r2, r1, #1
   1264c:	str	r2, [sp, #16]
   12650:	strb	r0, [r1]
   12654:	ldr	r0, [sp, #8]
   12658:	add	r0, r0, #1
   1265c:	str	r0, [sp, #8]
   12660:	b	125fc <ftello64@plt+0x113c>
   12664:	ldr	r0, [sp, #16]
   12668:	ldr	r1, [fp, #-4]
   1266c:	ldr	r2, [fp, #-8]
   12670:	add	r1, r1, r2, lsl #2
   12674:	str	r0, [r1]
   12678:	mov	sp, fp
   1267c:	pop	{fp, pc}
   12680:	push	{fp, lr}
   12684:	mov	fp, sp
   12688:	sub	sp, sp, #136	; 0x88
   1268c:	movw	r0, #0
   12690:	add	r1, sp, #16
   12694:	bl	22a50 <ftello64@plt+0x11590>
   12698:	cmp	r0, #0
   1269c:	beq	126b4 <ftello64@plt+0x11f4>
   126a0:	mvn	r0, #-2147483648	; 0x80000000
   126a4:	str	r0, [fp, #-4]
   126a8:	mvn	r0, #0
   126ac:	str	r0, [fp, #-8]
   126b0:	b	12768 <ftello64@plt+0x12a8>
   126b4:	add	r0, sp, #16
   126b8:	bl	13024 <ftello64@plt+0x1b64>
   126bc:	tst	r0, #1
   126c0:	beq	126d8 <ftello64@plt+0x1218>
   126c4:	ldr	r0, [sp, #64]	; 0x40
   126c8:	ldr	r1, [sp, #68]	; 0x44
   126cc:	str	r1, [fp, #-12]
   126d0:	str	r0, [fp, #-16]
   126d4:	b	126ec <ftello64@plt+0x122c>
   126d8:	mvn	r0, #-2147483648	; 0x80000000
   126dc:	str	r0, [fp, #-4]
   126e0:	mvn	r0, #0
   126e4:	str	r0, [fp, #-8]
   126e8:	b	12768 <ftello64@plt+0x12a8>
   126ec:	mov	r0, sp
   126f0:	mov	r1, #1
   126f4:	str	r1, [r0]
   126f8:	mov	r0, #0
   126fc:	str	r0, [sp, #4]
   12700:	ldr	r2, [sp, #4]
   12704:	ldr	r3, [sp, #4]
   12708:	bl	112bc <lseek64@plt>
   1270c:	str	r1, [sp, #12]
   12710:	str	r0, [sp, #8]
   12714:	ldr	r0, [sp, #12]
   12718:	cmn	r0, #1
   1271c:	bgt	12738 <ftello64@plt+0x1278>
   12720:	b	12724 <ftello64@plt+0x1264>
   12724:	mvn	r0, #-2147483648	; 0x80000000
   12728:	str	r0, [fp, #-4]
   1272c:	mvn	r0, #0
   12730:	str	r0, [fp, #-8]
   12734:	b	12768 <ftello64@plt+0x12a8>
   12738:	ldr	r0, [sp, #8]
   1273c:	ldr	r1, [sp, #12]
   12740:	ldr	r2, [fp, #-16]
   12744:	ldr	r3, [fp, #-12]
   12748:	subs	r0, r2, r0
   1274c:	sbc	r1, r3, r1
   12750:	str	r0, [fp, #-16]
   12754:	str	r1, [fp, #-12]
   12758:	ldr	r0, [fp, #-16]
   1275c:	ldr	r1, [fp, #-12]
   12760:	str	r1, [fp, #-4]
   12764:	str	r0, [fp, #-8]
   12768:	ldr	r0, [fp, #-8]
   1276c:	ldr	r1, [fp, #-4]
   12770:	mov	sp, fp
   12774:	pop	{fp, pc}
   12778:	push	{fp, lr}
   1277c:	mov	fp, sp
   12780:	sub	sp, sp, #56	; 0x38
   12784:	str	r0, [fp, #-4]
   12788:	strb	r1, [fp, #-5]
   1278c:	str	r2, [fp, #-12]
   12790:	movw	r0, #0
   12794:	str	r0, [fp, #-20]	; 0xffffffec
   12798:	ldr	r1, [fp, #-4]
   1279c:	str	r0, [sp, #12]
   127a0:	mov	r0, r1
   127a4:	ldr	r1, [sp, #12]
   127a8:	sub	r2, fp, #24
   127ac:	bl	17f40 <ftello64@plt+0x6a80>
   127b0:	str	r0, [fp, #-20]	; 0xffffffec
   127b4:	movw	r1, #0
   127b8:	cmp	r0, r1
   127bc:	bne	127f0 <ftello64@plt+0x1330>
   127c0:	bl	113ac <__errno_location@plt>
   127c4:	ldr	r1, [r0]
   127c8:	movw	r0, #12983	; 0x32b7
   127cc:	movt	r0, #2
   127d0:	str	r1, [sp, #8]
   127d4:	bl	1137c <gettext@plt>
   127d8:	movw	r1, #1
   127dc:	str	r0, [sp, #4]
   127e0:	mov	r0, r1
   127e4:	ldr	r1, [sp, #8]
   127e8:	ldr	r2, [sp, #4]
   127ec:	bl	11304 <error@plt>
   127f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127f4:	cmp	r0, #0
   127f8:	beq	12838 <ftello64@plt+0x1378>
   127fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   12800:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12804:	sub	r1, r1, #1
   12808:	add	r0, r0, r1
   1280c:	ldrb	r0, [r0]
   12810:	ldrb	r1, [fp, #-5]
   12814:	cmp	r0, r1
   12818:	beq	12838 <ftello64@plt+0x1378>
   1281c:	ldrb	r0, [fp, #-5]
   12820:	ldr	r1, [fp, #-20]	; 0xffffffec
   12824:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12828:	add	r3, r2, #1
   1282c:	str	r3, [fp, #-24]	; 0xffffffe8
   12830:	add	r1, r1, r2
   12834:	strb	r0, [r1]
   12838:	ldr	r0, [fp, #-20]	; 0xffffffec
   1283c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12840:	add	r0, r0, r1
   12844:	str	r0, [sp, #28]
   12848:	movw	r0, #0
   1284c:	str	r0, [sp, #20]
   12850:	ldr	r0, [fp, #-20]	; 0xffffffec
   12854:	str	r0, [fp, #-16]
   12858:	ldr	r0, [fp, #-16]
   1285c:	ldr	r1, [sp, #28]
   12860:	cmp	r0, r1
   12864:	bcs	12888 <ftello64@plt+0x13c8>
   12868:	ldr	r0, [sp, #20]
   1286c:	add	r0, r0, #1
   12870:	str	r0, [sp, #20]
   12874:	ldr	r0, [fp, #-16]
   12878:	ldrb	r1, [fp, #-5]
   1287c:	bl	130a4 <ftello64@plt+0x1be4>
   12880:	str	r0, [fp, #-16]
   12884:	b	12858 <ftello64@plt+0x1398>
   12888:	ldr	r0, [sp, #20]
   1288c:	add	r0, r0, #1
   12890:	movw	r1, #4
   12894:	bl	18eac <ftello64@plt+0x79ec>
   12898:	str	r0, [sp, #24]
   1289c:	ldr	r1, [fp, #-12]
   128a0:	str	r0, [r1]
   128a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   128a8:	str	r0, [fp, #-16]
   128ac:	ldr	r1, [sp, #24]
   128b0:	str	r0, [r1]
   128b4:	movw	r0, #1
   128b8:	str	r0, [sp, #16]
   128bc:	ldr	r0, [sp, #16]
   128c0:	ldr	r1, [sp, #20]
   128c4:	cmp	r0, r1
   128c8:	bhi	12900 <ftello64@plt+0x1440>
   128cc:	ldr	r0, [fp, #-16]
   128d0:	ldrb	r1, [fp, #-5]
   128d4:	bl	130a4 <ftello64@plt+0x1be4>
   128d8:	mov	r1, r0
   128dc:	str	r0, [fp, #-16]
   128e0:	ldr	r0, [sp, #24]
   128e4:	ldr	lr, [sp, #16]
   128e8:	add	r0, r0, lr, lsl #2
   128ec:	str	r1, [r0]
   128f0:	ldr	r0, [sp, #16]
   128f4:	add	r0, r0, #1
   128f8:	str	r0, [sp, #16]
   128fc:	b	128bc <ftello64@plt+0x13fc>
   12900:	ldr	r0, [sp, #20]
   12904:	mov	sp, fp
   12908:	pop	{fp, pc}
   1290c:	push	{fp, lr}
   12910:	mov	fp, sp
   12914:	sub	sp, sp, #136	; 0x88
   12918:	ldr	ip, [fp, #8]
   1291c:	str	r0, [fp, #-4]
   12920:	strb	r1, [fp, #-5]
   12924:	str	r2, [fp, #-12]
   12928:	str	r3, [fp, #-16]
   1292c:	mov	r0, #0
   12930:	str	r0, [fp, #-20]	; 0xffffffec
   12934:	str	r0, [fp, #-24]	; 0xffffffe8
   12938:	ldr	r0, [fp, #-12]
   1293c:	cmp	r0, #1024	; 0x400
   12940:	str	ip, [fp, #-60]	; 0xffffffc4
   12944:	bcs	12954 <ftello64@plt+0x1494>
   12948:	ldr	r0, [fp, #-12]
   1294c:	str	r0, [fp, #-64]	; 0xffffffc0
   12950:	b	12960 <ftello64@plt+0x14a0>
   12954:	movw	r0, #1024	; 0x400
   12958:	str	r0, [fp, #-64]	; 0xffffffc0
   1295c:	b	12960 <ftello64@plt+0x14a0>
   12960:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12964:	str	r0, [fp, #-28]	; 0xffffffe4
   12968:	movw	r0, #0
   1296c:	str	r0, [fp, #-32]	; 0xffffffe0
   12970:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12974:	movw	r1, #12
   12978:	bl	1b9b4 <ftello64@plt+0xa4f4>
   1297c:	str	r0, [fp, #-36]	; 0xffffffdc
   12980:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12984:	ldr	r1, [fp, #-20]	; 0xffffffec
   12988:	ldr	r2, [fp, #-12]
   1298c:	mov	r3, #0
   12990:	subs	r0, r0, r2
   12994:	sbcs	r1, r1, #0
   12998:	str	r1, [sp, #68]	; 0x44
   1299c:	str	r0, [sp, #64]	; 0x40
   129a0:	str	r3, [sp, #60]	; 0x3c
   129a4:	bcs	129e4 <ftello64@plt+0x1524>
   129a8:	b	129ac <ftello64@plt+0x14ec>
   129ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   129b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   129b4:	movw	r2, #12
   129b8:	mul	r1, r1, r2
   129bc:	add	r0, r0, r1
   129c0:	ldr	r1, [fp, #-4]
   129c4:	ldrb	r2, [fp, #-5]
   129c8:	bl	138b0 <ftello64@plt+0x23f0>
   129cc:	str	r0, [fp, #-32]	; 0xffffffe0
   129d0:	movw	r1, #0
   129d4:	cmp	r0, r1
   129d8:	movw	r0, #0
   129dc:	movne	r0, #1
   129e0:	str	r0, [sp, #60]	; 0x3c
   129e4:	ldr	r0, [sp, #60]	; 0x3c
   129e8:	tst	r0, #1
   129ec:	beq	12a74 <ftello64@plt+0x15b4>
   129f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   129f8:	adds	r0, r0, #1
   129fc:	adc	r1, r1, #0
   12a00:	str	r0, [fp, #-24]	; 0xffffffe8
   12a04:	str	r1, [fp, #-20]	; 0xffffffec
   12a08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   12a10:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12a14:	subs	r0, r0, r2
   12a18:	sbcs	r1, r1, #0
   12a1c:	str	r0, [sp, #56]	; 0x38
   12a20:	str	r1, [sp, #52]	; 0x34
   12a24:	bcc	12a70 <ftello64@plt+0x15b0>
   12a28:	b	12a2c <ftello64@plt+0x156c>
   12a2c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12a30:	add	r0, r0, #1024	; 0x400
   12a34:	str	r0, [fp, #-28]	; 0xffffffe4
   12a38:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12a3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12a40:	mov	r2, #12
   12a44:	bl	18cb0 <ftello64@plt+0x77f0>
   12a48:	str	r0, [fp, #-36]	; 0xffffffdc
   12a4c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12a50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a54:	movw	r2, #12
   12a58:	mul	r1, r1, r2
   12a5c:	add	r0, r0, r1
   12a60:	movw	r1, #0
   12a64:	and	r1, r1, #255	; 0xff
   12a68:	movw	r2, #12288	; 0x3000
   12a6c:	bl	113d0 <memset@plt>
   12a70:	b	12980 <ftello64@plt+0x14c0>
   12a74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12a78:	movw	r1, #0
   12a7c:	cmp	r0, r1
   12a80:	beq	12ba0 <ftello64@plt+0x16e0>
   12a84:	sub	r0, fp, #48	; 0x30
   12a88:	bl	13854 <ftello64@plt+0x2394>
   12a8c:	ldr	r0, [fp, #-16]
   12a90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a94:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a98:	adds	r1, r1, #1
   12a9c:	adc	r3, r2, #0
   12aa0:	mov	r2, r1
   12aa4:	bl	130d8 <ftello64@plt+0x1c18>
   12aa8:	str	r1, [fp, #-52]	; 0xffffffcc
   12aac:	str	r0, [fp, #-56]	; 0xffffffc8
   12ab0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12ab4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12ab8:	ldr	r2, [fp, #-12]
   12abc:	subs	r0, r0, r2
   12ac0:	sbcs	r1, r1, #0
   12ac4:	str	r0, [sp, #48]	; 0x30
   12ac8:	str	r1, [sp, #44]	; 0x2c
   12acc:	bcs	12af0 <ftello64@plt+0x1630>
   12ad0:	b	12ad4 <ftello64@plt+0x1614>
   12ad4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12ad8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   12adc:	movw	r2, #12
   12ae0:	mul	r1, r1, r2
   12ae4:	add	r0, r0, r1
   12ae8:	str	r0, [sp, #40]	; 0x28
   12aec:	b	12afc <ftello64@plt+0x163c>
   12af0:	sub	r0, fp, #48	; 0x30
   12af4:	str	r0, [sp, #40]	; 0x28
   12af8:	b	12afc <ftello64@plt+0x163c>
   12afc:	ldr	r0, [sp, #40]	; 0x28
   12b00:	str	r0, [fp, #-32]	; 0xffffffe0
   12b04:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12b08:	ldr	r1, [fp, #-4]
   12b0c:	ldrb	r2, [fp, #-5]
   12b10:	bl	138b0 <ftello64@plt+0x23f0>
   12b14:	movw	r1, #0
   12b18:	cmp	r0, r1
   12b1c:	movw	r0, #0
   12b20:	str	r0, [sp, #36]	; 0x24
   12b24:	beq	12b50 <ftello64@plt+0x1690>
   12b28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b2c:	ldr	r1, [fp, #-20]	; 0xffffffec
   12b30:	adds	r2, r0, #1
   12b34:	adc	r3, r1, #0
   12b38:	str	r2, [fp, #-24]	; 0xffffffe8
   12b3c:	str	r3, [fp, #-20]	; 0xffffffec
   12b40:	orr	r0, r0, r1
   12b44:	cmp	r0, #0
   12b48:	movwne	r0, #1
   12b4c:	str	r0, [sp, #36]	; 0x24
   12b50:	ldr	r0, [sp, #36]	; 0x24
   12b54:	tst	r0, #1
   12b58:	bne	12a8c <ftello64@plt+0x15cc>
   12b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b60:	ldr	r1, [fp, #-20]	; 0xffffffec
   12b64:	orr	r0, r0, r1
   12b68:	cmp	r0, #0
   12b6c:	bne	12b98 <ftello64@plt+0x16d8>
   12b70:	b	12b74 <ftello64@plt+0x16b4>
   12b74:	movw	r0, #12429	; 0x308d
   12b78:	movt	r0, #2
   12b7c:	bl	1137c <gettext@plt>
   12b80:	movw	lr, #1
   12b84:	str	r0, [sp, #32]
   12b88:	mov	r0, lr
   12b8c:	movw	r1, #75	; 0x4b
   12b90:	ldr	r2, [sp, #32]
   12b94:	bl	11304 <error@plt>
   12b98:	sub	r0, fp, #48	; 0x30
   12b9c:	bl	13a3c <ftello64@plt+0x257c>
   12ba0:	ldr	r0, [fp, #-4]
   12ba4:	bl	112ec <ferror_unlocked@plt>
   12ba8:	cmp	r0, #0
   12bac:	beq	12be0 <ftello64@plt+0x1720>
   12bb0:	bl	113ac <__errno_location@plt>
   12bb4:	ldr	r1, [r0]
   12bb8:	movw	r0, #12983	; 0x32b7
   12bbc:	movt	r0, #2
   12bc0:	str	r1, [sp, #28]
   12bc4:	bl	1137c <gettext@plt>
   12bc8:	movw	r1, #1
   12bcc:	str	r0, [sp, #24]
   12bd0:	mov	r0, r1
   12bd4:	ldr	r1, [sp, #28]
   12bd8:	ldr	r2, [sp, #24]
   12bdc:	bl	11304 <error@plt>
   12be0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12be4:	ldr	r1, [fp, #8]
   12be8:	str	r0, [r1]
   12bec:	ldr	r0, [fp, #-12]
   12bf0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12bf4:	ldr	r2, [fp, #-20]	; 0xffffffec
   12bf8:	subs	r0, r0, r1
   12bfc:	rscs	r1, r2, #0
   12c00:	str	r0, [sp, #20]
   12c04:	str	r1, [sp, #16]
   12c08:	bcs	12c24 <ftello64@plt+0x1764>
   12c0c:	b	12c10 <ftello64@plt+0x1750>
   12c10:	ldr	r0, [fp, #-12]
   12c14:	mov	r1, #0
   12c18:	str	r0, [sp, #12]
   12c1c:	str	r1, [sp, #8]
   12c20:	b	12c38 <ftello64@plt+0x1778>
   12c24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c28:	ldr	r1, [fp, #-20]	; 0xffffffec
   12c2c:	str	r0, [sp, #12]
   12c30:	str	r1, [sp, #8]
   12c34:	b	12c38 <ftello64@plt+0x1778>
   12c38:	ldr	r0, [sp, #8]
   12c3c:	ldr	r1, [sp, #12]
   12c40:	str	r0, [sp, #4]
   12c44:	mov	r0, r1
   12c48:	mov	sp, fp
   12c4c:	pop	{fp, pc}
   12c50:	push	{fp, lr}
   12c54:	mov	fp, sp
   12c58:	sub	sp, sp, #56	; 0x38
   12c5c:	ldr	ip, [fp, #8]
   12c60:	str	r0, [fp, #-8]
   12c64:	str	r1, [fp, #-12]
   12c68:	str	r2, [fp, #-16]
   12c6c:	str	r3, [fp, #-20]	; 0xffffffec
   12c70:	strb	ip, [fp, #-21]	; 0xffffffeb
   12c74:	ldr	r0, [fp, #-20]	; 0xffffffec
   12c78:	ldr	r1, [fp, #-16]
   12c7c:	sub	r0, r0, r1
   12c80:	add	r0, r0, #1
   12c84:	mov	r1, #0
   12c88:	str	r1, [sp, #28]
   12c8c:	str	r0, [sp, #24]
   12c90:	movw	r0, #0
   12c94:	str	r0, [sp, #20]
   12c98:	ldr	r0, [sp, #20]
   12c9c:	ldr	r1, [fp, #-12]
   12ca0:	cmp	r0, r1
   12ca4:	bcs	12d20 <ftello64@plt+0x1860>
   12ca8:	ldr	r0, [fp, #-16]
   12cac:	ldr	r1, [fp, #-8]
   12cb0:	ldr	r2, [sp, #24]
   12cb4:	ldr	r3, [sp, #28]
   12cb8:	str	r0, [sp, #12]
   12cbc:	mov	r0, r1
   12cc0:	bl	130d8 <ftello64@plt+0x1c18>
   12cc4:	ldr	r2, [sp, #12]
   12cc8:	add	r0, r2, r0
   12ccc:	str	r0, [sp, #16]
   12cd0:	ldr	r0, [sp, #16]
   12cd4:	ldrb	r2, [fp, #-21]	; 0xffffffeb
   12cd8:	movw	r3, #12450	; 0x30a2
   12cdc:	movt	r3, #2
   12ce0:	str	r0, [sp, #8]
   12ce4:	mov	r0, r3
   12ce8:	ldr	r3, [sp, #8]
   12cec:	str	r1, [sp, #4]
   12cf0:	mov	r1, r3
   12cf4:	bl	111f0 <printf@plt>
   12cf8:	cmp	r0, #0
   12cfc:	bge	12d0c <ftello64@plt+0x184c>
   12d00:	mvn	r0, #0
   12d04:	str	r0, [fp, #-4]
   12d08:	b	12d28 <ftello64@plt+0x1868>
   12d0c:	b	12d10 <ftello64@plt+0x1850>
   12d10:	ldr	r0, [sp, #20]
   12d14:	add	r0, r0, #1
   12d18:	str	r0, [sp, #20]
   12d1c:	b	12c98 <ftello64@plt+0x17d8>
   12d20:	movw	r0, #0
   12d24:	str	r0, [fp, #-4]
   12d28:	ldr	r0, [fp, #-4]
   12d2c:	mov	sp, fp
   12d30:	pop	{fp, pc}
   12d34:	push	{fp, lr}
   12d38:	mov	fp, sp
   12d3c:	sub	sp, sp, #40	; 0x28
   12d40:	str	r0, [fp, #-8]
   12d44:	str	r1, [fp, #-12]
   12d48:	str	r2, [fp, #-16]
   12d4c:	str	r3, [sp, #20]
   12d50:	movw	r0, #0
   12d54:	str	r0, [sp, #16]
   12d58:	ldr	r0, [sp, #16]
   12d5c:	ldr	r1, [fp, #-12]
   12d60:	cmp	r0, r1
   12d64:	bcs	12df4 <ftello64@plt+0x1934>
   12d68:	ldr	r0, [fp, #-8]
   12d6c:	ldr	r2, [sp, #20]
   12d70:	mov	r3, #0
   12d74:	bl	130d8 <ftello64@plt+0x1c18>
   12d78:	str	r1, [sp, #12]
   12d7c:	str	r0, [sp, #8]
   12d80:	ldr	r0, [fp, #-16]
   12d84:	ldr	r1, [sp, #8]
   12d88:	add	r0, r0, r1, lsl #2
   12d8c:	str	r0, [sp, #4]
   12d90:	ldr	r0, [sp, #4]
   12d94:	ldr	r0, [r0, #4]
   12d98:	ldr	r1, [sp, #4]
   12d9c:	ldr	r1, [r1]
   12da0:	sub	r0, r0, r1
   12da4:	str	r0, [sp]
   12da8:	ldr	r0, [sp, #4]
   12dac:	ldr	r0, [r0]
   12db0:	ldr	r2, [sp]
   12db4:	movw	r1, #16780	; 0x418c
   12db8:	movt	r1, #3
   12dbc:	ldr	r3, [r1]
   12dc0:	movw	r1, #1
   12dc4:	bl	11244 <fwrite_unlocked@plt>
   12dc8:	ldr	r1, [sp]
   12dcc:	cmp	r0, r1
   12dd0:	beq	12de0 <ftello64@plt+0x1920>
   12dd4:	mvn	r0, #0
   12dd8:	str	r0, [fp, #-4]
   12ddc:	b	12dfc <ftello64@plt+0x193c>
   12de0:	b	12de4 <ftello64@plt+0x1924>
   12de4:	ldr	r0, [sp, #16]
   12de8:	add	r0, r0, #1
   12dec:	str	r0, [sp, #16]
   12df0:	b	12d58 <ftello64@plt+0x1898>
   12df4:	movw	r0, #0
   12df8:	str	r0, [fp, #-4]
   12dfc:	ldr	r0, [fp, #-4]
   12e00:	mov	sp, fp
   12e04:	pop	{fp, pc}
   12e08:	push	{fp, lr}
   12e0c:	mov	fp, sp
   12e10:	sub	sp, sp, #24
   12e14:	str	r0, [fp, #-8]
   12e18:	str	r1, [sp, #12]
   12e1c:	str	r2, [sp, #8]
   12e20:	movw	r0, #0
   12e24:	str	r0, [sp, #4]
   12e28:	ldr	r0, [sp, #4]
   12e2c:	ldr	r1, [fp, #-8]
   12e30:	cmp	r0, r1
   12e34:	bcs	12eb0 <ftello64@plt+0x19f0>
   12e38:	ldr	r0, [sp, #12]
   12e3c:	ldr	r1, [sp, #8]
   12e40:	ldr	r2, [sp, #4]
   12e44:	add	r1, r1, r2, lsl #2
   12e48:	ldr	r1, [r1]
   12e4c:	movw	r2, #12
   12e50:	mul	r1, r1, r2
   12e54:	add	r0, r0, r1
   12e58:	str	r0, [sp]
   12e5c:	ldr	r0, [sp]
   12e60:	ldr	r0, [r0, #8]
   12e64:	ldr	r1, [sp]
   12e68:	ldr	r2, [r1, #4]
   12e6c:	movw	r1, #16780	; 0x418c
   12e70:	movt	r1, #3
   12e74:	ldr	r3, [r1]
   12e78:	movw	r1, #1
   12e7c:	bl	11244 <fwrite_unlocked@plt>
   12e80:	ldr	r1, [sp]
   12e84:	ldr	r1, [r1, #4]
   12e88:	cmp	r0, r1
   12e8c:	beq	12e9c <ftello64@plt+0x19dc>
   12e90:	mvn	r0, #0
   12e94:	str	r0, [fp, #-4]
   12e98:	b	12eb8 <ftello64@plt+0x19f8>
   12e9c:	b	12ea0 <ftello64@plt+0x19e0>
   12ea0:	ldr	r0, [sp, #4]
   12ea4:	add	r0, r0, #1
   12ea8:	str	r0, [sp, #4]
   12eac:	b	12e28 <ftello64@plt+0x1968>
   12eb0:	movw	r0, #0
   12eb4:	str	r0, [fp, #-4]
   12eb8:	ldr	r0, [fp, #-4]
   12ebc:	mov	sp, fp
   12ec0:	pop	{fp, pc}
   12ec4:	push	{fp, lr}
   12ec8:	mov	fp, sp
   12ecc:	sub	sp, sp, #32
   12ed0:	str	r0, [fp, #-8]
   12ed4:	str	r1, [fp, #-12]
   12ed8:	str	r2, [sp, #16]
   12edc:	strb	r3, [sp, #15]
   12ee0:	movw	r0, #0
   12ee4:	str	r0, [sp, #8]
   12ee8:	ldr	r0, [sp, #8]
   12eec:	ldr	r1, [fp, #-8]
   12ef0:	cmp	r0, r1
   12ef4:	bcs	12f50 <ftello64@plt+0x1a90>
   12ef8:	ldr	r0, [fp, #-12]
   12efc:	ldr	r1, [sp, #16]
   12f00:	ldr	r2, [sp, #8]
   12f04:	add	r1, r1, r2, lsl #2
   12f08:	ldr	r1, [r1]
   12f0c:	add	r0, r0, r1
   12f10:	str	r0, [sp, #4]
   12f14:	ldr	r1, [sp, #4]
   12f18:	ldrb	r2, [sp, #15]
   12f1c:	movw	r0, #12450	; 0x30a2
   12f20:	movt	r0, #2
   12f24:	bl	111f0 <printf@plt>
   12f28:	cmp	r0, #0
   12f2c:	bge	12f3c <ftello64@plt+0x1a7c>
   12f30:	mvn	r0, #0
   12f34:	str	r0, [fp, #-4]
   12f38:	b	12f58 <ftello64@plt+0x1a98>
   12f3c:	b	12f40 <ftello64@plt+0x1a80>
   12f40:	ldr	r0, [sp, #8]
   12f44:	add	r0, r0, #1
   12f48:	str	r0, [sp, #8]
   12f4c:	b	12ee8 <ftello64@plt+0x1a28>
   12f50:	movw	r0, #0
   12f54:	str	r0, [fp, #-4]
   12f58:	ldr	r0, [fp, #-4]
   12f5c:	mov	sp, fp
   12f60:	pop	{fp, pc}
   12f64:	push	{fp, lr}
   12f68:	mov	fp, sp
   12f6c:	sub	sp, sp, #32
   12f70:	str	r0, [fp, #-8]
   12f74:	str	r1, [fp, #-12]
   12f78:	str	r2, [sp, #16]
   12f7c:	movw	r0, #0
   12f80:	str	r0, [sp, #12]
   12f84:	ldr	r0, [sp, #12]
   12f88:	ldr	r1, [fp, #-8]
   12f8c:	cmp	r0, r1
   12f90:	bcs	13010 <ftello64@plt+0x1b50>
   12f94:	ldr	r0, [fp, #-12]
   12f98:	ldr	r1, [sp, #16]
   12f9c:	ldr	r2, [sp, #12]
   12fa0:	ldr	r1, [r1, r2, lsl #2]
   12fa4:	add	r0, r0, r1, lsl #2
   12fa8:	str	r0, [sp, #8]
   12fac:	ldr	r0, [sp, #8]
   12fb0:	ldr	r0, [r0, #4]
   12fb4:	ldr	r1, [sp, #8]
   12fb8:	ldr	r1, [r1]
   12fbc:	sub	r0, r0, r1
   12fc0:	str	r0, [sp, #4]
   12fc4:	ldr	r0, [sp, #8]
   12fc8:	ldr	r0, [r0]
   12fcc:	ldr	r2, [sp, #4]
   12fd0:	movw	r1, #16780	; 0x418c
   12fd4:	movt	r1, #3
   12fd8:	ldr	r3, [r1]
   12fdc:	movw	r1, #1
   12fe0:	bl	11244 <fwrite_unlocked@plt>
   12fe4:	ldr	r1, [sp, #4]
   12fe8:	cmp	r0, r1
   12fec:	beq	12ffc <ftello64@plt+0x1b3c>
   12ff0:	mvn	r0, #0
   12ff4:	str	r0, [fp, #-4]
   12ff8:	b	13018 <ftello64@plt+0x1b58>
   12ffc:	b	13000 <ftello64@plt+0x1b40>
   13000:	ldr	r0, [sp, #12]
   13004:	add	r0, r0, #1
   13008:	str	r0, [sp, #12]
   1300c:	b	12f84 <ftello64@plt+0x1ac4>
   13010:	movw	r0, #0
   13014:	str	r0, [fp, #-4]
   13018:	ldr	r0, [fp, #-4]
   1301c:	mov	sp, fp
   13020:	pop	{fp, pc}
   13024:	sub	sp, sp, #8
   13028:	str	r0, [sp, #4]
   1302c:	ldr	r0, [sp, #4]
   13030:	ldr	r0, [r0, #16]
   13034:	and	r0, r0, #61440	; 0xf000
   13038:	cmp	r0, #32768	; 0x8000
   1303c:	movw	r0, #1
   13040:	str	r0, [sp]
   13044:	beq	13094 <ftello64@plt+0x1bd4>
   13048:	ldr	r0, [sp, #4]
   1304c:	ldr	r0, [r0, #16]
   13050:	and	r0, r0, #61440	; 0xf000
   13054:	cmp	r0, #40960	; 0xa000
   13058:	movw	r0, #1
   1305c:	str	r0, [sp]
   13060:	beq	13094 <ftello64@plt+0x1bd4>
   13064:	ldr	r0, [sp, #4]
   13068:	ldr	r0, [r0, #16]
   1306c:	ldr	r1, [sp, #4]
   13070:	ldr	r1, [r1, #16]
   13074:	sub	r0, r0, r1
   13078:	cmp	r0, #0
   1307c:	movw	r0, #1
   13080:	str	r0, [sp]
   13084:	bne	13094 <ftello64@plt+0x1bd4>
   13088:	movw	r0, #0
   1308c:	str	r0, [sp]
   13090:	b	13094 <ftello64@plt+0x1bd4>
   13094:	ldr	r0, [sp]
   13098:	and	r0, r0, #1
   1309c:	add	sp, sp, #8
   130a0:	bx	lr
   130a4:	push	{fp, lr}
   130a8:	mov	fp, sp
   130ac:	sub	sp, sp, #16
   130b0:	str	r0, [fp, #-4]
   130b4:	strb	r1, [fp, #-5]
   130b8:	ldr	r0, [fp, #-4]
   130bc:	ldrb	r1, [fp, #-5]
   130c0:	bl	11298 <rawmemchr@plt>
   130c4:	str	r0, [sp, #4]
   130c8:	ldr	r0, [sp, #4]
   130cc:	add	r0, r0, #1
   130d0:	mov	sp, fp
   130d4:	pop	{fp, pc}
   130d8:	push	{fp, lr}
   130dc:	mov	fp, sp
   130e0:	sub	sp, sp, #16
   130e4:	str	r0, [fp, #-4]
   130e8:	str	r3, [sp, #4]
   130ec:	str	r2, [sp]
   130f0:	ldr	r0, [fp, #-4]
   130f4:	ldr	r2, [sp]
   130f8:	ldr	r3, [sp, #4]
   130fc:	subs	r2, r2, #1
   13100:	sbc	r3, r3, #0
   13104:	bl	162b8 <ftello64@plt+0x4df8>
   13108:	mov	sp, fp
   1310c:	pop	{fp, pc}
   13110:	sub	sp, sp, #4
   13114:	str	r0, [sp]
   13118:	ldr	r0, [sp]
   1311c:	movw	r1, #16792	; 0x4198
   13120:	movt	r1, #3
   13124:	str	r0, [r1]
   13128:	add	sp, sp, #4
   1312c:	bx	lr
   13130:	sub	sp, sp, #4
   13134:	and	r0, r0, #1
   13138:	strb	r0, [sp, #3]
   1313c:	ldrb	r0, [sp, #3]
   13140:	and	r0, r0, #1
   13144:	movw	r1, #16796	; 0x419c
   13148:	movt	r1, #3
   1314c:	strb	r0, [r1]
   13150:	add	sp, sp, #4
   13154:	bx	lr
   13158:	push	{fp, lr}
   1315c:	mov	fp, sp
   13160:	sub	sp, sp, #24
   13164:	movw	r0, #16780	; 0x418c
   13168:	movt	r0, #3
   1316c:	ldr	r0, [r0]
   13170:	bl	1e278 <ftello64@plt+0xcdb8>
   13174:	cmp	r0, #0
   13178:	beq	13248 <ftello64@plt+0x1d88>
   1317c:	movw	r0, #16796	; 0x419c
   13180:	movt	r0, #3
   13184:	ldrb	r0, [r0]
   13188:	tst	r0, #1
   1318c:	beq	131a0 <ftello64@plt+0x1ce0>
   13190:	bl	113ac <__errno_location@plt>
   13194:	ldr	r0, [r0]
   13198:	cmp	r0, #32
   1319c:	beq	13248 <ftello64@plt+0x1d88>
   131a0:	movw	r0, #11897	; 0x2e79
   131a4:	movt	r0, #2
   131a8:	bl	1137c <gettext@plt>
   131ac:	str	r0, [fp, #-4]
   131b0:	movw	r0, #16792	; 0x4198
   131b4:	movt	r0, #3
   131b8:	ldr	r0, [r0]
   131bc:	movw	lr, #0
   131c0:	cmp	r0, lr
   131c4:	beq	1321c <ftello64@plt+0x1d5c>
   131c8:	bl	113ac <__errno_location@plt>
   131cc:	ldr	r1, [r0]
   131d0:	movw	r0, #16792	; 0x4198
   131d4:	movt	r0, #3
   131d8:	ldr	r0, [r0]
   131dc:	str	r1, [fp, #-8]
   131e0:	bl	15e20 <ftello64@plt+0x4960>
   131e4:	ldr	r1, [fp, #-4]
   131e8:	movw	lr, #0
   131ec:	str	r0, [sp, #12]
   131f0:	mov	r0, lr
   131f4:	ldr	lr, [fp, #-8]
   131f8:	str	r1, [sp, #8]
   131fc:	mov	r1, lr
   13200:	movw	r2, #11694	; 0x2dae
   13204:	movt	r2, #2
   13208:	ldr	r3, [sp, #12]
   1320c:	ldr	ip, [sp, #8]
   13210:	str	ip, [sp]
   13214:	bl	11304 <error@plt>
   13218:	b	13238 <ftello64@plt+0x1d78>
   1321c:	bl	113ac <__errno_location@plt>
   13220:	ldr	r1, [r0]
   13224:	ldr	r3, [fp, #-4]
   13228:	movw	r0, #0
   1322c:	movw	r2, #11698	; 0x2db2
   13230:	movt	r2, #2
   13234:	bl	11304 <error@plt>
   13238:	movw	r0, #16680	; 0x4128
   1323c:	movt	r0, #3
   13240:	ldr	r0, [r0]
   13244:	bl	11220 <_exit@plt>
   13248:	movw	r0, #16768	; 0x4180
   1324c:	movt	r0, #3
   13250:	ldr	r0, [r0]
   13254:	bl	1e278 <ftello64@plt+0xcdb8>
   13258:	cmp	r0, #0
   1325c:	beq	13270 <ftello64@plt+0x1db0>
   13260:	movw	r0, #16680	; 0x4128
   13264:	movt	r0, #3
   13268:	ldr	r0, [r0]
   1326c:	bl	11220 <_exit@plt>
   13270:	mov	sp, fp
   13274:	pop	{fp, pc}
   13278:	push	{r4, r5, fp, lr}
   1327c:	add	fp, sp, #8
   13280:	sub	sp, sp, #48	; 0x30
   13284:	ldr	r1, [fp, #12]
   13288:	ldr	ip, [fp, #8]
   1328c:	ldr	lr, [fp, #16]
   13290:	str	r0, [fp, #-12]
   13294:	str	r3, [fp, #-20]	; 0xffffffec
   13298:	str	r2, [fp, #-24]	; 0xffffffe8
   1329c:	str	r1, [sp, #28]
   132a0:	str	ip, [sp, #24]
   132a4:	ldr	r0, [fp, #-12]
   132a8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   132ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   132b0:	ldr	r1, [sp, #24]
   132b4:	ldr	ip, [sp, #28]
   132b8:	ldr	r4, [fp, #16]
   132bc:	mov	r5, sp
   132c0:	str	r4, [r5, #8]
   132c4:	str	ip, [r5, #4]
   132c8:	str	r1, [r5]
   132cc:	str	lr, [sp, #20]
   132d0:	bl	111e4 <posix_fadvise64@plt>
   132d4:	str	r0, [sp, #16]
   132d8:	sub	sp, fp, #8
   132dc:	pop	{r4, r5, fp, pc}
   132e0:	push	{fp, lr}
   132e4:	mov	fp, sp
   132e8:	sub	sp, sp, #24
   132ec:	str	r0, [fp, #-4]
   132f0:	str	r1, [fp, #-8]
   132f4:	ldr	r0, [fp, #-4]
   132f8:	movw	r1, #0
   132fc:	cmp	r0, r1
   13300:	beq	13330 <ftello64@plt+0x1e70>
   13304:	ldr	r0, [fp, #-4]
   13308:	bl	113dc <fileno@plt>
   1330c:	ldr	lr, [fp, #-8]
   13310:	mov	r1, sp
   13314:	str	lr, [r1, #8]
   13318:	mov	lr, #0
   1331c:	str	lr, [r1, #4]
   13320:	str	lr, [r1]
   13324:	mov	r2, lr
   13328:	mov	r3, lr
   1332c:	bl	13278 <ftello64@plt+0x1db8>
   13330:	mov	sp, fp
   13334:	pop	{fp, pc}
   13338:	push	{fp, lr}
   1333c:	mov	fp, sp
   13340:	sub	sp, sp, #32
   13344:	str	r0, [fp, #-8]
   13348:	movw	r0, #0
   1334c:	str	r0, [fp, #-12]
   13350:	str	r0, [sp, #12]
   13354:	ldr	r0, [fp, #-8]
   13358:	bl	113dc <fileno@plt>
   1335c:	str	r0, [sp, #16]
   13360:	ldr	r0, [sp, #16]
   13364:	cmp	r0, #0
   13368:	bge	1337c <ftello64@plt+0x1ebc>
   1336c:	ldr	r0, [fp, #-8]
   13370:	bl	113f4 <fclose@plt>
   13374:	str	r0, [fp, #-4]
   13378:	b	13418 <ftello64@plt+0x1f58>
   1337c:	ldr	r0, [fp, #-8]
   13380:	bl	11334 <__freading@plt>
   13384:	cmp	r0, #0
   13388:	beq	133c0 <ftello64@plt+0x1f00>
   1338c:	ldr	r0, [fp, #-8]
   13390:	bl	113dc <fileno@plt>
   13394:	mov	lr, sp
   13398:	mov	r1, #1
   1339c:	str	r1, [lr]
   133a0:	mov	r1, #0
   133a4:	mov	r2, r1
   133a8:	mov	r3, r1
   133ac:	bl	112bc <lseek64@plt>
   133b0:	and	r0, r0, r1
   133b4:	cmn	r0, #1
   133b8:	beq	133dc <ftello64@plt+0x1f1c>
   133bc:	b	133c0 <ftello64@plt+0x1f00>
   133c0:	ldr	r0, [fp, #-8]
   133c4:	bl	13424 <ftello64@plt+0x1f64>
   133c8:	cmp	r0, #0
   133cc:	beq	133dc <ftello64@plt+0x1f1c>
   133d0:	bl	113ac <__errno_location@plt>
   133d4:	ldr	r0, [r0]
   133d8:	str	r0, [fp, #-12]
   133dc:	ldr	r0, [fp, #-8]
   133e0:	bl	113f4 <fclose@plt>
   133e4:	str	r0, [sp, #12]
   133e8:	ldr	r0, [fp, #-12]
   133ec:	cmp	r0, #0
   133f0:	beq	13410 <ftello64@plt+0x1f50>
   133f4:	ldr	r0, [fp, #-12]
   133f8:	str	r0, [sp, #8]
   133fc:	bl	113ac <__errno_location@plt>
   13400:	ldr	lr, [sp, #8]
   13404:	str	lr, [r0]
   13408:	mvn	r0, #0
   1340c:	str	r0, [sp, #12]
   13410:	ldr	r0, [sp, #12]
   13414:	str	r0, [fp, #-4]
   13418:	ldr	r0, [fp, #-4]
   1341c:	mov	sp, fp
   13420:	pop	{fp, pc}
   13424:	push	{fp, lr}
   13428:	mov	fp, sp
   1342c:	sub	sp, sp, #8
   13430:	str	r0, [sp]
   13434:	ldr	r0, [sp]
   13438:	movw	r1, #0
   1343c:	cmp	r0, r1
   13440:	beq	13454 <ftello64@plt+0x1f94>
   13444:	ldr	r0, [sp]
   13448:	bl	11334 <__freading@plt>
   1344c:	cmp	r0, #0
   13450:	bne	13464 <ftello64@plt+0x1fa4>
   13454:	ldr	r0, [sp]
   13458:	bl	111fc <fflush@plt>
   1345c:	str	r0, [sp, #4]
   13460:	b	13478 <ftello64@plt+0x1fb8>
   13464:	ldr	r0, [sp]
   13468:	bl	13484 <ftello64@plt+0x1fc4>
   1346c:	ldr	r0, [sp]
   13470:	bl	111fc <fflush@plt>
   13474:	str	r0, [sp, #4]
   13478:	ldr	r0, [sp, #4]
   1347c:	mov	sp, fp
   13480:	pop	{fp, pc}
   13484:	push	{fp, lr}
   13488:	mov	fp, sp
   1348c:	sub	sp, sp, #16
   13490:	str	r0, [fp, #-4]
   13494:	ldr	r0, [fp, #-4]
   13498:	ldr	r0, [r0]
   1349c:	and	r0, r0, #256	; 0x100
   134a0:	cmp	r0, #0
   134a4:	beq	134cc <ftello64@plt+0x200c>
   134a8:	ldr	r0, [fp, #-4]
   134ac:	mov	r1, sp
   134b0:	mov	r2, #1
   134b4:	str	r2, [r1]
   134b8:	mov	r1, #0
   134bc:	mov	r2, r1
   134c0:	mov	r3, r1
   134c4:	bl	13748 <ftello64@plt+0x2288>
   134c8:	str	r0, [sp, #8]
   134cc:	mov	sp, fp
   134d0:	pop	{fp, pc}
   134d4:	push	{fp, lr}
   134d8:	mov	fp, sp
   134dc:	sub	sp, sp, #56	; 0x38
   134e0:	str	r0, [fp, #-4]
   134e4:	str	r1, [fp, #-8]
   134e8:	str	r2, [fp, #-12]
   134ec:	mov	r0, #0
   134f0:	strb	r0, [fp, #-13]
   134f4:	strb	r0, [fp, #-14]
   134f8:	strb	r0, [fp, #-15]
   134fc:	ldr	r0, [fp, #-12]
   13500:	bl	113dc <fileno@plt>
   13504:	mov	r1, r0
   13508:	cmp	r0, #0
   1350c:	str	r1, [fp, #-24]	; 0xffffffe8
   13510:	beq	135a4 <ftello64@plt+0x20e4>
   13514:	b	13518 <ftello64@plt+0x2058>
   13518:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1351c:	cmp	r0, #1
   13520:	beq	13580 <ftello64@plt+0x20c0>
   13524:	b	13528 <ftello64@plt+0x2068>
   13528:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1352c:	cmp	r0, #2
   13530:	beq	1355c <ftello64@plt+0x209c>
   13534:	b	13538 <ftello64@plt+0x2078>
   13538:	movw	r0, #2
   1353c:	str	r0, [sp, #28]
   13540:	ldr	r1, [sp, #28]
   13544:	bl	11274 <dup2@plt>
   13548:	cmp	r0, #2
   1354c:	beq	13558 <ftello64@plt+0x2098>
   13550:	movw	r0, #1
   13554:	strb	r0, [fp, #-15]
   13558:	b	1355c <ftello64@plt+0x209c>
   1355c:	movw	r0, #1
   13560:	str	r0, [sp, #24]
   13564:	ldr	r1, [sp, #24]
   13568:	bl	11274 <dup2@plt>
   1356c:	cmp	r0, #1
   13570:	beq	1357c <ftello64@plt+0x20bc>
   13574:	movw	r0, #1
   13578:	strb	r0, [fp, #-14]
   1357c:	b	13580 <ftello64@plt+0x20c0>
   13580:	movw	r0, #0
   13584:	str	r0, [sp, #20]
   13588:	ldr	r1, [sp, #20]
   1358c:	bl	11274 <dup2@plt>
   13590:	cmp	r0, #0
   13594:	beq	135a0 <ftello64@plt+0x20e0>
   13598:	movw	r0, #1
   1359c:	strb	r0, [fp, #-13]
   135a0:	b	135a4 <ftello64@plt+0x20e4>
   135a4:	b	135a8 <ftello64@plt+0x20e8>
   135a8:	ldrb	r0, [fp, #-13]
   135ac:	tst	r0, #1
   135b0:	beq	135d0 <ftello64@plt+0x2110>
   135b4:	movw	r0, #0
   135b8:	bl	136c0 <ftello64@plt+0x2200>
   135bc:	tst	r0, #1
   135c0:	bne	135d0 <ftello64@plt+0x2110>
   135c4:	movw	r0, #0
   135c8:	str	r0, [fp, #-12]
   135cc:	b	1363c <ftello64@plt+0x217c>
   135d0:	ldrb	r0, [fp, #-14]
   135d4:	tst	r0, #1
   135d8:	beq	135f8 <ftello64@plt+0x2138>
   135dc:	movw	r0, #1
   135e0:	bl	136c0 <ftello64@plt+0x2200>
   135e4:	tst	r0, #1
   135e8:	bne	135f8 <ftello64@plt+0x2138>
   135ec:	movw	r0, #0
   135f0:	str	r0, [fp, #-12]
   135f4:	b	13638 <ftello64@plt+0x2178>
   135f8:	ldrb	r0, [fp, #-15]
   135fc:	tst	r0, #1
   13600:	beq	13620 <ftello64@plt+0x2160>
   13604:	movw	r0, #2
   13608:	bl	136c0 <ftello64@plt+0x2200>
   1360c:	tst	r0, #1
   13610:	bne	13620 <ftello64@plt+0x2160>
   13614:	movw	r0, #0
   13618:	str	r0, [fp, #-12]
   1361c:	b	13634 <ftello64@plt+0x2174>
   13620:	ldr	r0, [fp, #-4]
   13624:	ldr	r1, [fp, #-8]
   13628:	ldr	r2, [fp, #-12]
   1362c:	bl	1134c <freopen64@plt>
   13630:	str	r0, [fp, #-12]
   13634:	b	13638 <ftello64@plt+0x2178>
   13638:	b	1363c <ftello64@plt+0x217c>
   1363c:	bl	113ac <__errno_location@plt>
   13640:	ldr	r0, [r0]
   13644:	str	r0, [fp, #-20]	; 0xffffffec
   13648:	ldrb	r0, [fp, #-15]
   1364c:	tst	r0, #1
   13650:	beq	13660 <ftello64@plt+0x21a0>
   13654:	movw	r0, #2
   13658:	bl	114a8 <close@plt>
   1365c:	str	r0, [sp, #16]
   13660:	ldrb	r0, [fp, #-14]
   13664:	tst	r0, #1
   13668:	beq	13678 <ftello64@plt+0x21b8>
   1366c:	movw	r0, #1
   13670:	bl	114a8 <close@plt>
   13674:	str	r0, [sp, #12]
   13678:	ldrb	r0, [fp, #-13]
   1367c:	tst	r0, #1
   13680:	beq	13690 <ftello64@plt+0x21d0>
   13684:	movw	r0, #0
   13688:	bl	114a8 <close@plt>
   1368c:	str	r0, [sp, #8]
   13690:	ldr	r0, [fp, #-12]
   13694:	movw	r1, #0
   13698:	cmp	r0, r1
   1369c:	bne	136b4 <ftello64@plt+0x21f4>
   136a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   136a4:	str	r0, [sp, #4]
   136a8:	bl	113ac <__errno_location@plt>
   136ac:	ldr	lr, [sp, #4]
   136b0:	str	lr, [r0]
   136b4:	ldr	r0, [fp, #-12]
   136b8:	mov	sp, fp
   136bc:	pop	{fp, pc}
   136c0:	push	{fp, lr}
   136c4:	mov	fp, sp
   136c8:	sub	sp, sp, #16
   136cc:	str	r0, [sp, #8]
   136d0:	movw	r0, #12687	; 0x318f
   136d4:	movt	r0, #2
   136d8:	movw	r1, #0
   136dc:	bl	11310 <open64@plt>
   136e0:	str	r0, [sp, #4]
   136e4:	ldr	r0, [sp, #4]
   136e8:	ldr	r1, [sp, #8]
   136ec:	cmp	r0, r1
   136f0:	beq	1372c <ftello64@plt+0x226c>
   136f4:	ldr	r0, [sp, #4]
   136f8:	movw	r1, #0
   136fc:	cmp	r1, r0
   13700:	bgt	1371c <ftello64@plt+0x225c>
   13704:	ldr	r0, [sp, #4]
   13708:	bl	114a8 <close@plt>
   1370c:	str	r0, [sp]
   13710:	bl	113ac <__errno_location@plt>
   13714:	movw	lr, #9
   13718:	str	lr, [r0]
   1371c:	movw	r0, #0
   13720:	and	r0, r0, #1
   13724:	strb	r0, [fp, #-1]
   13728:	b	13738 <ftello64@plt+0x2278>
   1372c:	movw	r0, #1
   13730:	and	r0, r0, #1
   13734:	strb	r0, [fp, #-1]
   13738:	ldrb	r0, [fp, #-1]
   1373c:	and	r0, r0, #1
   13740:	mov	sp, fp
   13744:	pop	{fp, pc}
   13748:	push	{fp, lr}
   1374c:	mov	fp, sp
   13750:	sub	sp, sp, #32
   13754:	ldr	r1, [fp, #8]
   13758:	str	r0, [fp, #-8]
   1375c:	str	r3, [sp, #20]
   13760:	str	r2, [sp, #16]
   13764:	ldr	r0, [fp, #-8]
   13768:	ldr	r0, [r0, #8]
   1376c:	ldr	r2, [fp, #-8]
   13770:	ldr	r2, [r2, #4]
   13774:	cmp	r0, r2
   13778:	str	r1, [sp, #4]
   1377c:	bne	13828 <ftello64@plt+0x2368>
   13780:	ldr	r0, [fp, #-8]
   13784:	ldr	r0, [r0, #20]
   13788:	ldr	r1, [fp, #-8]
   1378c:	ldr	r1, [r1, #16]
   13790:	cmp	r0, r1
   13794:	bne	13828 <ftello64@plt+0x2368>
   13798:	ldr	r0, [fp, #-8]
   1379c:	ldr	r0, [r0, #36]	; 0x24
   137a0:	movw	r1, #0
   137a4:	cmp	r0, r1
   137a8:	bne	13828 <ftello64@plt+0x2368>
   137ac:	ldr	r0, [fp, #-8]
   137b0:	bl	113dc <fileno@plt>
   137b4:	ldr	r2, [sp, #16]
   137b8:	ldr	r3, [sp, #20]
   137bc:	ldr	lr, [fp, #8]
   137c0:	mov	r1, sp
   137c4:	str	lr, [r1]
   137c8:	bl	112bc <lseek64@plt>
   137cc:	str	r1, [sp, #12]
   137d0:	str	r0, [sp, #8]
   137d4:	ldr	r0, [sp, #8]
   137d8:	ldr	r1, [sp, #12]
   137dc:	and	r0, r0, r1
   137e0:	cmn	r0, #1
   137e4:	bne	137f8 <ftello64@plt+0x2338>
   137e8:	b	137ec <ftello64@plt+0x232c>
   137ec:	mvn	r0, #0
   137f0:	str	r0, [fp, #-4]
   137f4:	b	13848 <ftello64@plt+0x2388>
   137f8:	ldr	r0, [fp, #-8]
   137fc:	ldr	r1, [r0]
   13800:	bic	r1, r1, #16
   13804:	str	r1, [r0]
   13808:	ldr	r0, [sp, #8]
   1380c:	ldr	r1, [sp, #12]
   13810:	ldr	r2, [fp, #-8]
   13814:	str	r1, [r2, #84]	; 0x54
   13818:	str	r0, [r2, #80]	; 0x50
   1381c:	movw	r0, #0
   13820:	str	r0, [fp, #-4]
   13824:	b	13848 <ftello64@plt+0x2388>
   13828:	ldr	r0, [fp, #-8]
   1382c:	ldr	r2, [sp, #16]
   13830:	ldr	r3, [sp, #20]
   13834:	ldr	r1, [fp, #8]
   13838:	mov	ip, sp
   1383c:	str	r1, [ip]
   13840:	bl	11400 <fseeko64@plt>
   13844:	str	r0, [fp, #-4]
   13848:	ldr	r0, [fp, #-4]
   1384c:	mov	sp, fp
   13850:	pop	{fp, pc}
   13854:	push	{fp, lr}
   13858:	mov	fp, sp
   1385c:	sub	sp, sp, #8
   13860:	str	r0, [sp, #4]
   13864:	ldr	r0, [sp, #4]
   13868:	movw	r1, #0
   1386c:	and	r1, r1, #255	; 0xff
   13870:	movw	r2, #12
   13874:	bl	113d0 <memset@plt>
   13878:	mov	sp, fp
   1387c:	pop	{fp, pc}
   13880:	push	{fp, lr}
   13884:	mov	fp, sp
   13888:	sub	sp, sp, #8
   1388c:	str	r0, [sp, #4]
   13890:	str	r1, [sp]
   13894:	ldr	r0, [sp, #4]
   13898:	ldr	r1, [sp]
   1389c:	movw	r2, #10
   138a0:	and	r2, r2, #255	; 0xff
   138a4:	bl	138b0 <ftello64@plt+0x23f0>
   138a8:	mov	sp, fp
   138ac:	pop	{fp, pc}
   138b0:	push	{fp, lr}
   138b4:	mov	fp, sp
   138b8:	sub	sp, sp, #48	; 0x30
   138bc:	str	r0, [fp, #-8]
   138c0:	str	r1, [fp, #-12]
   138c4:	strb	r2, [fp, #-13]
   138c8:	ldr	r0, [fp, #-8]
   138cc:	ldr	r0, [r0, #8]
   138d0:	str	r0, [sp, #24]
   138d4:	ldr	r0, [fp, #-8]
   138d8:	ldr	r0, [r0, #8]
   138dc:	str	r0, [sp, #20]
   138e0:	ldr	r0, [sp, #24]
   138e4:	ldr	r1, [fp, #-8]
   138e8:	ldr	r1, [r1]
   138ec:	add	r0, r0, r1
   138f0:	str	r0, [sp, #16]
   138f4:	ldr	r0, [fp, #-12]
   138f8:	bl	1149c <feof_unlocked@plt>
   138fc:	cmp	r0, #0
   13900:	beq	13910 <ftello64@plt+0x2450>
   13904:	movw	r0, #0
   13908:	str	r0, [fp, #-4]
   1390c:	b	13a30 <ftello64@plt+0x2570>
   13910:	b	13914 <ftello64@plt+0x2454>
   13914:	ldr	r0, [fp, #-12]
   13918:	bl	11268 <getc_unlocked@plt>
   1391c:	str	r0, [fp, #-20]	; 0xffffffec
   13920:	ldr	r0, [fp, #-20]	; 0xffffffec
   13924:	cmn	r0, #1
   13928:	bne	13980 <ftello64@plt+0x24c0>
   1392c:	ldr	r0, [sp, #20]
   13930:	ldr	r1, [sp, #24]
   13934:	cmp	r0, r1
   13938:	beq	1394c <ftello64@plt+0x248c>
   1393c:	ldr	r0, [fp, #-12]
   13940:	bl	112ec <ferror_unlocked@plt>
   13944:	cmp	r0, #0
   13948:	beq	13958 <ftello64@plt+0x2498>
   1394c:	movw	r0, #0
   13950:	str	r0, [fp, #-4]
   13954:	b	13a30 <ftello64@plt+0x2570>
   13958:	ldr	r0, [sp, #20]
   1395c:	mvn	r1, #0
   13960:	add	r0, r0, r1
   13964:	ldrb	r0, [r0]
   13968:	ldrb	r1, [fp, #-13]
   1396c:	cmp	r0, r1
   13970:	bne	13978 <ftello64@plt+0x24b8>
   13974:	b	13a14 <ftello64@plt+0x2554>
   13978:	ldrb	r0, [fp, #-13]
   1397c:	str	r0, [fp, #-20]	; 0xffffffec
   13980:	ldr	r0, [sp, #20]
   13984:	ldr	r1, [sp, #16]
   13988:	cmp	r0, r1
   1398c:	bne	139f0 <ftello64@plt+0x2530>
   13990:	ldr	r0, [fp, #-8]
   13994:	ldr	r0, [r0]
   13998:	str	r0, [sp, #12]
   1399c:	ldr	r0, [sp, #24]
   139a0:	ldr	r1, [fp, #-8]
   139a4:	movw	r2, #1
   139a8:	str	r2, [sp, #8]
   139ac:	mvn	r3, #0
   139b0:	ldr	ip, [sp, #8]
   139b4:	str	ip, [sp]
   139b8:	bl	19008 <ftello64@plt+0x7b48>
   139bc:	str	r0, [sp, #24]
   139c0:	ldr	r0, [sp, #24]
   139c4:	ldr	r1, [sp, #12]
   139c8:	add	r0, r0, r1
   139cc:	str	r0, [sp, #20]
   139d0:	ldr	r0, [sp, #24]
   139d4:	ldr	r1, [fp, #-8]
   139d8:	str	r0, [r1, #8]
   139dc:	ldr	r0, [sp, #24]
   139e0:	ldr	r1, [fp, #-8]
   139e4:	ldr	r1, [r1]
   139e8:	add	r0, r0, r1
   139ec:	str	r0, [sp, #16]
   139f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   139f4:	ldr	r1, [sp, #20]
   139f8:	add	r2, r1, #1
   139fc:	str	r2, [sp, #20]
   13a00:	strb	r0, [r1]
   13a04:	ldr	r0, [fp, #-20]	; 0xffffffec
   13a08:	ldrb	r1, [fp, #-13]
   13a0c:	cmp	r0, r1
   13a10:	bne	13914 <ftello64@plt+0x2454>
   13a14:	ldr	r0, [sp, #20]
   13a18:	ldr	r1, [sp, #24]
   13a1c:	sub	r0, r0, r1
   13a20:	ldr	r1, [fp, #-8]
   13a24:	str	r0, [r1, #4]
   13a28:	ldr	r0, [fp, #-8]
   13a2c:	str	r0, [fp, #-4]
   13a30:	ldr	r0, [fp, #-4]
   13a34:	mov	sp, fp
   13a38:	pop	{fp, pc}
   13a3c:	push	{fp, lr}
   13a40:	mov	fp, sp
   13a44:	sub	sp, sp, #8
   13a48:	str	r0, [sp, #4]
   13a4c:	ldr	r0, [sp, #4]
   13a50:	ldr	r0, [r0, #8]
   13a54:	bl	1e54c <ftello64@plt+0xd08c>
   13a58:	mov	sp, fp
   13a5c:	pop	{fp, pc}
   13a60:	push	{fp, lr}
   13a64:	mov	fp, sp
   13a68:	sub	sp, sp, #24
   13a6c:	str	r0, [fp, #-4]
   13a70:	ldr	r0, [fp, #-4]
   13a74:	movw	r1, #0
   13a78:	cmp	r0, r1
   13a7c:	bne	13aa0 <ftello64@plt+0x25e0>
   13a80:	movw	r0, #16768	; 0x4180
   13a84:	movt	r0, #3
   13a88:	ldr	r1, [r0]
   13a8c:	movw	r0, #12697	; 0x3199
   13a90:	movt	r0, #2
   13a94:	bl	11478 <fputs@plt>
   13a98:	str	r0, [sp, #8]
   13a9c:	bl	11490 <abort@plt>
   13aa0:	ldr	r0, [fp, #-4]
   13aa4:	movw	r1, #47	; 0x2f
   13aa8:	bl	11424 <strrchr@plt>
   13aac:	str	r0, [fp, #-8]
   13ab0:	ldr	r0, [fp, #-8]
   13ab4:	movw	r1, #0
   13ab8:	cmp	r0, r1
   13abc:	beq	13ad0 <ftello64@plt+0x2610>
   13ac0:	ldr	r0, [fp, #-8]
   13ac4:	add	r0, r0, #1
   13ac8:	str	r0, [sp, #4]
   13acc:	b	13ad8 <ftello64@plt+0x2618>
   13ad0:	ldr	r0, [fp, #-4]
   13ad4:	str	r0, [sp, #4]
   13ad8:	ldr	r0, [sp, #4]
   13adc:	str	r0, [sp, #12]
   13ae0:	ldr	r0, [sp, #12]
   13ae4:	ldr	r1, [fp, #-4]
   13ae8:	sub	r0, r0, r1
   13aec:	cmp	r0, #7
   13af0:	blt	13b5c <ftello64@plt+0x269c>
   13af4:	ldr	r0, [sp, #12]
   13af8:	mvn	r1, #6
   13afc:	add	r0, r0, r1
   13b00:	movw	r1, #12753	; 0x31d1
   13b04:	movt	r1, #2
   13b08:	movw	r2, #7
   13b0c:	bl	11484 <strncmp@plt>
   13b10:	cmp	r0, #0
   13b14:	bne	13b5c <ftello64@plt+0x269c>
   13b18:	ldr	r0, [sp, #12]
   13b1c:	str	r0, [fp, #-4]
   13b20:	ldr	r0, [sp, #12]
   13b24:	movw	r1, #12761	; 0x31d9
   13b28:	movt	r1, #2
   13b2c:	movw	r2, #3
   13b30:	bl	11484 <strncmp@plt>
   13b34:	cmp	r0, #0
   13b38:	bne	13b58 <ftello64@plt+0x2698>
   13b3c:	ldr	r0, [sp, #12]
   13b40:	add	r0, r0, #3
   13b44:	str	r0, [fp, #-4]
   13b48:	ldr	r0, [fp, #-4]
   13b4c:	movw	r1, #16752	; 0x4170
   13b50:	movt	r1, #3
   13b54:	str	r0, [r1]
   13b58:	b	13b5c <ftello64@plt+0x269c>
   13b5c:	ldr	r0, [fp, #-4]
   13b60:	movw	r1, #16800	; 0x41a0
   13b64:	movt	r1, #3
   13b68:	str	r0, [r1]
   13b6c:	ldr	r0, [fp, #-4]
   13b70:	movw	r1, #16756	; 0x4174
   13b74:	movt	r1, #3
   13b78:	str	r0, [r1]
   13b7c:	mov	sp, fp
   13b80:	pop	{fp, pc}
   13b84:	push	{fp, lr}
   13b88:	mov	fp, sp
   13b8c:	sub	sp, sp, #24
   13b90:	str	r0, [fp, #-4]
   13b94:	bl	113ac <__errno_location@plt>
   13b98:	ldr	r0, [r0]
   13b9c:	str	r0, [fp, #-8]
   13ba0:	ldr	r0, [fp, #-4]
   13ba4:	movw	lr, #0
   13ba8:	cmp	r0, lr
   13bac:	beq	13bbc <ftello64@plt+0x26fc>
   13bb0:	ldr	r0, [fp, #-4]
   13bb4:	str	r0, [sp, #8]
   13bb8:	b	13bcc <ftello64@plt+0x270c>
   13bbc:	movw	r0, #16804	; 0x41a4
   13bc0:	movt	r0, #3
   13bc4:	str	r0, [sp, #8]
   13bc8:	b	13bcc <ftello64@plt+0x270c>
   13bcc:	ldr	r0, [sp, #8]
   13bd0:	movw	r1, #48	; 0x30
   13bd4:	bl	1ba30 <ftello64@plt+0xa570>
   13bd8:	str	r0, [sp, #12]
   13bdc:	ldr	r0, [fp, #-8]
   13be0:	str	r0, [sp, #4]
   13be4:	bl	113ac <__errno_location@plt>
   13be8:	ldr	r1, [sp, #4]
   13bec:	str	r1, [r0]
   13bf0:	ldr	r0, [sp, #12]
   13bf4:	mov	sp, fp
   13bf8:	pop	{fp, pc}
   13bfc:	sub	sp, sp, #8
   13c00:	str	r0, [sp, #4]
   13c04:	ldr	r0, [sp, #4]
   13c08:	movw	r1, #0
   13c0c:	cmp	r0, r1
   13c10:	beq	13c20 <ftello64@plt+0x2760>
   13c14:	ldr	r0, [sp, #4]
   13c18:	str	r0, [sp]
   13c1c:	b	13c30 <ftello64@plt+0x2770>
   13c20:	movw	r0, #16804	; 0x41a4
   13c24:	movt	r0, #3
   13c28:	str	r0, [sp]
   13c2c:	b	13c30 <ftello64@plt+0x2770>
   13c30:	ldr	r0, [sp]
   13c34:	ldr	r0, [r0]
   13c38:	add	sp, sp, #8
   13c3c:	bx	lr
   13c40:	sub	sp, sp, #16
   13c44:	str	r0, [sp, #12]
   13c48:	str	r1, [sp, #8]
   13c4c:	ldr	r0, [sp, #8]
   13c50:	ldr	r1, [sp, #12]
   13c54:	movw	r2, #0
   13c58:	cmp	r1, r2
   13c5c:	str	r0, [sp, #4]
   13c60:	beq	13c70 <ftello64@plt+0x27b0>
   13c64:	ldr	r0, [sp, #12]
   13c68:	str	r0, [sp]
   13c6c:	b	13c80 <ftello64@plt+0x27c0>
   13c70:	movw	r0, #16804	; 0x41a4
   13c74:	movt	r0, #3
   13c78:	str	r0, [sp]
   13c7c:	b	13c80 <ftello64@plt+0x27c0>
   13c80:	ldr	r0, [sp]
   13c84:	ldr	r1, [sp, #4]
   13c88:	str	r1, [r0]
   13c8c:	add	sp, sp, #16
   13c90:	bx	lr
   13c94:	sub	sp, sp, #32
   13c98:	str	r0, [sp, #28]
   13c9c:	strb	r1, [sp, #27]
   13ca0:	str	r2, [sp, #20]
   13ca4:	ldrb	r0, [sp, #27]
   13ca8:	strb	r0, [sp, #19]
   13cac:	ldr	r0, [sp, #28]
   13cb0:	movw	r1, #0
   13cb4:	cmp	r0, r1
   13cb8:	beq	13cc8 <ftello64@plt+0x2808>
   13cbc:	ldr	r0, [sp, #28]
   13cc0:	str	r0, [sp]
   13cc4:	b	13cd8 <ftello64@plt+0x2818>
   13cc8:	movw	r0, #16804	; 0x41a4
   13ccc:	movt	r0, #3
   13cd0:	str	r0, [sp]
   13cd4:	b	13cd8 <ftello64@plt+0x2818>
   13cd8:	ldr	r0, [sp]
   13cdc:	add	r0, r0, #8
   13ce0:	ldrb	r1, [sp, #19]
   13ce4:	lsr	r1, r1, #5
   13ce8:	add	r0, r0, r1, lsl #2
   13cec:	str	r0, [sp, #12]
   13cf0:	ldrb	r0, [sp, #19]
   13cf4:	and	r0, r0, #31
   13cf8:	str	r0, [sp, #8]
   13cfc:	ldr	r0, [sp, #12]
   13d00:	ldr	r0, [r0]
   13d04:	ldr	r1, [sp, #8]
   13d08:	lsr	r0, r0, r1
   13d0c:	and	r0, r0, #1
   13d10:	str	r0, [sp, #4]
   13d14:	ldr	r0, [sp, #20]
   13d18:	and	r0, r0, #1
   13d1c:	ldr	r1, [sp, #4]
   13d20:	eor	r0, r0, r1
   13d24:	ldr	r1, [sp, #8]
   13d28:	lsl	r0, r0, r1
   13d2c:	ldr	r1, [sp, #12]
   13d30:	ldr	r2, [r1]
   13d34:	eor	r0, r2, r0
   13d38:	str	r0, [r1]
   13d3c:	ldr	r0, [sp, #4]
   13d40:	add	sp, sp, #32
   13d44:	bx	lr
   13d48:	sub	sp, sp, #12
   13d4c:	str	r0, [sp, #8]
   13d50:	str	r1, [sp, #4]
   13d54:	ldr	r0, [sp, #8]
   13d58:	movw	r1, #0
   13d5c:	cmp	r0, r1
   13d60:	bne	13d70 <ftello64@plt+0x28b0>
   13d64:	movw	r0, #16804	; 0x41a4
   13d68:	movt	r0, #3
   13d6c:	str	r0, [sp, #8]
   13d70:	ldr	r0, [sp, #8]
   13d74:	ldr	r0, [r0, #4]
   13d78:	str	r0, [sp]
   13d7c:	ldr	r0, [sp, #4]
   13d80:	ldr	r1, [sp, #8]
   13d84:	str	r0, [r1, #4]
   13d88:	ldr	r0, [sp]
   13d8c:	add	sp, sp, #12
   13d90:	bx	lr
   13d94:	push	{fp, lr}
   13d98:	mov	fp, sp
   13d9c:	sub	sp, sp, #16
   13da0:	str	r0, [fp, #-4]
   13da4:	str	r1, [sp, #8]
   13da8:	str	r2, [sp, #4]
   13dac:	ldr	r0, [fp, #-4]
   13db0:	movw	r1, #0
   13db4:	cmp	r0, r1
   13db8:	bne	13dc8 <ftello64@plt+0x2908>
   13dbc:	movw	r0, #16804	; 0x41a4
   13dc0:	movt	r0, #3
   13dc4:	str	r0, [fp, #-4]
   13dc8:	ldr	r0, [fp, #-4]
   13dcc:	movw	r1, #10
   13dd0:	str	r1, [r0]
   13dd4:	ldr	r0, [sp, #8]
   13dd8:	movw	r1, #0
   13ddc:	cmp	r0, r1
   13de0:	beq	13df4 <ftello64@plt+0x2934>
   13de4:	ldr	r0, [sp, #4]
   13de8:	movw	r1, #0
   13dec:	cmp	r0, r1
   13df0:	bne	13df8 <ftello64@plt+0x2938>
   13df4:	bl	11490 <abort@plt>
   13df8:	ldr	r0, [sp, #8]
   13dfc:	ldr	r1, [fp, #-4]
   13e00:	str	r0, [r1, #40]	; 0x28
   13e04:	ldr	r0, [sp, #4]
   13e08:	ldr	r1, [fp, #-4]
   13e0c:	str	r0, [r1, #44]	; 0x2c
   13e10:	mov	sp, fp
   13e14:	pop	{fp, pc}
   13e18:	push	{r4, r5, r6, sl, fp, lr}
   13e1c:	add	fp, sp, #16
   13e20:	sub	sp, sp, #64	; 0x40
   13e24:	ldr	ip, [fp, #8]
   13e28:	str	r0, [fp, #-20]	; 0xffffffec
   13e2c:	str	r1, [fp, #-24]	; 0xffffffe8
   13e30:	str	r2, [fp, #-28]	; 0xffffffe4
   13e34:	str	r3, [fp, #-32]	; 0xffffffe0
   13e38:	ldr	r0, [fp, #8]
   13e3c:	movw	r1, #0
   13e40:	cmp	r0, r1
   13e44:	str	ip, [sp, #32]
   13e48:	beq	13e58 <ftello64@plt+0x2998>
   13e4c:	ldr	r0, [fp, #8]
   13e50:	str	r0, [sp, #28]
   13e54:	b	13e68 <ftello64@plt+0x29a8>
   13e58:	movw	r0, #16804	; 0x41a4
   13e5c:	movt	r0, #3
   13e60:	str	r0, [sp, #28]
   13e64:	b	13e68 <ftello64@plt+0x29a8>
   13e68:	ldr	r0, [sp, #28]
   13e6c:	str	r0, [fp, #-36]	; 0xffffffdc
   13e70:	bl	113ac <__errno_location@plt>
   13e74:	ldr	r0, [r0]
   13e78:	str	r0, [sp, #40]	; 0x28
   13e7c:	ldr	r0, [fp, #-20]	; 0xffffffec
   13e80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13e84:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13e88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13e8c:	ldr	lr, [fp, #-36]	; 0xffffffdc
   13e90:	ldr	lr, [lr]
   13e94:	ldr	ip, [fp, #-36]	; 0xffffffdc
   13e98:	ldr	ip, [ip, #4]
   13e9c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   13ea0:	add	r4, r4, #8
   13ea4:	ldr	r5, [fp, #-36]	; 0xffffffdc
   13ea8:	ldr	r5, [r5, #40]	; 0x28
   13eac:	ldr	r6, [fp, #-36]	; 0xffffffdc
   13eb0:	ldr	r6, [r6, #44]	; 0x2c
   13eb4:	str	lr, [sp]
   13eb8:	str	ip, [sp, #4]
   13ebc:	str	r4, [sp, #8]
   13ec0:	str	r5, [sp, #12]
   13ec4:	str	r6, [sp, #16]
   13ec8:	bl	13ef0 <ftello64@plt+0x2a30>
   13ecc:	str	r0, [sp, #36]	; 0x24
   13ed0:	ldr	r0, [sp, #40]	; 0x28
   13ed4:	str	r0, [sp, #24]
   13ed8:	bl	113ac <__errno_location@plt>
   13edc:	ldr	r1, [sp, #24]
   13ee0:	str	r1, [r0]
   13ee4:	ldr	r0, [sp, #36]	; 0x24
   13ee8:	sub	sp, fp, #16
   13eec:	pop	{r4, r5, r6, sl, fp, pc}
   13ef0:	push	{r4, r5, r6, sl, fp, lr}
   13ef4:	add	fp, sp, #16
   13ef8:	sub	sp, sp, #168	; 0xa8
   13efc:	ldr	ip, [fp, #24]
   13f00:	ldr	lr, [fp, #20]
   13f04:	ldr	r4, [fp, #16]
   13f08:	ldr	r5, [fp, #12]
   13f0c:	ldr	r6, [fp, #8]
   13f10:	str	r0, [fp, #-24]	; 0xffffffe8
   13f14:	str	r1, [fp, #-28]	; 0xffffffe4
   13f18:	str	r2, [fp, #-32]	; 0xffffffe0
   13f1c:	str	r3, [fp, #-36]	; 0xffffffdc
   13f20:	movw	r0, #0
   13f24:	str	r0, [fp, #-44]	; 0xffffffd4
   13f28:	str	r0, [fp, #-48]	; 0xffffffd0
   13f2c:	str	r0, [fp, #-52]	; 0xffffffcc
   13f30:	str	r0, [fp, #-56]	; 0xffffffc8
   13f34:	movw	r0, #0
   13f38:	strb	r0, [fp, #-57]	; 0xffffffc7
   13f3c:	str	r6, [sp, #80]	; 0x50
   13f40:	str	lr, [sp, #76]	; 0x4c
   13f44:	str	r4, [sp, #72]	; 0x48
   13f48:	str	r5, [sp, #68]	; 0x44
   13f4c:	str	ip, [sp, #64]	; 0x40
   13f50:	bl	112c8 <__ctype_get_mb_cur_max@plt>
   13f54:	cmp	r0, #1
   13f58:	movw	r0, #0
   13f5c:	moveq	r0, #1
   13f60:	and	r0, r0, #1
   13f64:	strb	r0, [fp, #-58]	; 0xffffffc6
   13f68:	ldr	r0, [fp, #12]
   13f6c:	and	r0, r0, #2
   13f70:	cmp	r0, #0
   13f74:	movw	r0, #0
   13f78:	movne	r0, #1
   13f7c:	and	r0, r0, #1
   13f80:	strb	r0, [fp, #-59]	; 0xffffffc5
   13f84:	movw	r0, #0
   13f88:	strb	r0, [fp, #-60]	; 0xffffffc4
   13f8c:	strb	r0, [fp, #-61]	; 0xffffffc3
   13f90:	movw	r0, #1
   13f94:	strb	r0, [fp, #-62]	; 0xffffffc2
   13f98:	ldr	r0, [fp, #8]
   13f9c:	cmp	r0, #10
   13fa0:	str	r0, [sp, #60]	; 0x3c
   13fa4:	bhi	141cc <ftello64@plt+0x2d0c>
   13fa8:	add	r0, pc, #8
   13fac:	ldr	r1, [sp, #60]	; 0x3c
   13fb0:	ldr	r0, [r0, r1, lsl #2]
   13fb4:	mov	pc, r0
   13fb8:	andeq	r4, r1, r0, asr #3
   13fbc:	andeq	r4, r1, ip, lsr r1
   13fc0:	andeq	r4, r1, ip, asr r1
   13fc4:	andeq	r4, r1, r4, lsr r1
   13fc8:	andeq	r4, r1, r4, asr #2
   13fcc:	strdeq	r3, [r1], -r4
   13fd0:	andeq	r3, r1, r4, ror #31
   13fd4:	andeq	r4, r1, r8, asr r0
   13fd8:	andeq	r4, r1, ip, rrx
   13fdc:	andeq	r4, r1, ip, rrx
   13fe0:	andeq	r4, r1, ip, rrx
   13fe4:	movw	r0, #5
   13fe8:	str	r0, [fp, #8]
   13fec:	movw	r0, #1
   13ff0:	strb	r0, [fp, #-59]	; 0xffffffc5
   13ff4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13ff8:	tst	r0, #1
   13ffc:	bne	14038 <ftello64@plt+0x2b78>
   14000:	b	14004 <ftello64@plt+0x2b44>
   14004:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14008:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1400c:	cmp	r0, r1
   14010:	bcs	14028 <ftello64@plt+0x2b68>
   14014:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14018:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1401c:	add	r0, r0, r1
   14020:	movw	r1, #34	; 0x22
   14024:	strb	r1, [r0]
   14028:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1402c:	add	r0, r0, #1
   14030:	str	r0, [fp, #-44]	; 0xffffffd4
   14034:	b	14038 <ftello64@plt+0x2b78>
   14038:	movw	r0, #1
   1403c:	strb	r0, [fp, #-57]	; 0xffffffc7
   14040:	movw	r0, #12841	; 0x3229
   14044:	movt	r0, #2
   14048:	str	r0, [fp, #-52]	; 0xffffffcc
   1404c:	movw	r0, #1
   14050:	str	r0, [fp, #-56]	; 0xffffffc8
   14054:	b	141d0 <ftello64@plt+0x2d10>
   14058:	movw	r0, #1
   1405c:	strb	r0, [fp, #-57]	; 0xffffffc7
   14060:	movw	r0, #0
   14064:	strb	r0, [fp, #-59]	; 0xffffffc5
   14068:	b	141d0 <ftello64@plt+0x2d10>
   1406c:	ldr	r0, [fp, #8]
   14070:	cmp	r0, #10
   14074:	beq	140a0 <ftello64@plt+0x2be0>
   14078:	ldr	r1, [fp, #8]
   1407c:	movw	r0, #12843	; 0x322b
   14080:	movt	r0, #2
   14084:	bl	160e0 <ftello64@plt+0x4c20>
   14088:	str	r0, [fp, #20]
   1408c:	ldr	r1, [fp, #8]
   14090:	movw	r0, #12845	; 0x322d
   14094:	movt	r0, #2
   14098:	bl	160e0 <ftello64@plt+0x4c20>
   1409c:	str	r0, [fp, #24]
   140a0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   140a4:	tst	r0, #1
   140a8:	bne	14114 <ftello64@plt+0x2c54>
   140ac:	ldr	r0, [fp, #20]
   140b0:	str	r0, [fp, #-52]	; 0xffffffcc
   140b4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   140b8:	ldrsb	r0, [r0]
   140bc:	cmp	r0, #0
   140c0:	beq	14110 <ftello64@plt+0x2c50>
   140c4:	b	140c8 <ftello64@plt+0x2c08>
   140c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   140cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   140d0:	cmp	r0, r1
   140d4:	bcs	140f0 <ftello64@plt+0x2c30>
   140d8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   140dc:	ldrb	r0, [r0]
   140e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   140e4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   140e8:	add	r1, r1, r2
   140ec:	strb	r0, [r1]
   140f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   140f4:	add	r0, r0, #1
   140f8:	str	r0, [fp, #-44]	; 0xffffffd4
   140fc:	b	14100 <ftello64@plt+0x2c40>
   14100:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14104:	add	r0, r0, #1
   14108:	str	r0, [fp, #-52]	; 0xffffffcc
   1410c:	b	140b4 <ftello64@plt+0x2bf4>
   14110:	b	14114 <ftello64@plt+0x2c54>
   14114:	movw	r0, #1
   14118:	strb	r0, [fp, #-57]	; 0xffffffc7
   1411c:	ldr	r0, [fp, #24]
   14120:	str	r0, [fp, #-52]	; 0xffffffcc
   14124:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14128:	bl	11388 <strlen@plt>
   1412c:	str	r0, [fp, #-56]	; 0xffffffc8
   14130:	b	141d0 <ftello64@plt+0x2d10>
   14134:	movw	r0, #1
   14138:	strb	r0, [fp, #-57]	; 0xffffffc7
   1413c:	movw	r0, #1
   14140:	strb	r0, [fp, #-59]	; 0xffffffc5
   14144:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14148:	tst	r0, #1
   1414c:	bne	14158 <ftello64@plt+0x2c98>
   14150:	movw	r0, #1
   14154:	strb	r0, [fp, #-57]	; 0xffffffc7
   14158:	b	1415c <ftello64@plt+0x2c9c>
   1415c:	movw	r0, #2
   14160:	str	r0, [fp, #8]
   14164:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14168:	tst	r0, #1
   1416c:	bne	141a8 <ftello64@plt+0x2ce8>
   14170:	b	14174 <ftello64@plt+0x2cb4>
   14174:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14178:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1417c:	cmp	r0, r1
   14180:	bcs	14198 <ftello64@plt+0x2cd8>
   14184:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14188:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1418c:	add	r0, r0, r1
   14190:	movw	r1, #39	; 0x27
   14194:	strb	r1, [r0]
   14198:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1419c:	add	r0, r0, #1
   141a0:	str	r0, [fp, #-44]	; 0xffffffd4
   141a4:	b	141a8 <ftello64@plt+0x2ce8>
   141a8:	movw	r0, #12845	; 0x322d
   141ac:	movt	r0, #2
   141b0:	str	r0, [fp, #-52]	; 0xffffffcc
   141b4:	movw	r0, #1
   141b8:	str	r0, [fp, #-56]	; 0xffffffc8
   141bc:	b	141d0 <ftello64@plt+0x2d10>
   141c0:	movw	r0, #0
   141c4:	strb	r0, [fp, #-59]	; 0xffffffc5
   141c8:	b	141d0 <ftello64@plt+0x2d10>
   141cc:	bl	11490 <abort@plt>
   141d0:	movw	r0, #0
   141d4:	str	r0, [fp, #-40]	; 0xffffffd8
   141d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   141dc:	cmn	r0, #1
   141e0:	bne	1420c <ftello64@plt+0x2d4c>
   141e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   141e8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   141ec:	add	r0, r0, r1
   141f0:	ldrb	r0, [r0]
   141f4:	cmp	r0, #0
   141f8:	movw	r0, #0
   141fc:	moveq	r0, #1
   14200:	and	r0, r0, #1
   14204:	str	r0, [sp, #56]	; 0x38
   14208:	b	14228 <ftello64@plt+0x2d68>
   1420c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14210:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14214:	cmp	r0, r1
   14218:	movw	r0, #0
   1421c:	moveq	r0, #1
   14220:	and	r0, r0, #1
   14224:	str	r0, [sp, #56]	; 0x38
   14228:	ldr	r0, [sp, #56]	; 0x38
   1422c:	cmp	r0, #0
   14230:	movw	r0, #0
   14234:	movne	r0, #1
   14238:	mvn	r1, #0
   1423c:	eor	r0, r0, r1
   14240:	tst	r0, #1
   14244:	beq	15434 <ftello64@plt+0x3f74>
   14248:	movw	r0, #0
   1424c:	strb	r0, [fp, #-65]	; 0xffffffbf
   14250:	strb	r0, [fp, #-66]	; 0xffffffbe
   14254:	strb	r0, [fp, #-67]	; 0xffffffbd
   14258:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1425c:	tst	r0, #1
   14260:	beq	1430c <ftello64@plt+0x2e4c>
   14264:	ldr	r0, [fp, #8]
   14268:	cmp	r0, #2
   1426c:	beq	1430c <ftello64@plt+0x2e4c>
   14270:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14274:	cmp	r0, #0
   14278:	beq	1430c <ftello64@plt+0x2e4c>
   1427c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14280:	ldr	r1, [fp, #-56]	; 0xffffffc8
   14284:	add	r0, r0, r1
   14288:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1428c:	cmn	r1, #1
   14290:	str	r0, [sp, #52]	; 0x34
   14294:	bne	142bc <ftello64@plt+0x2dfc>
   14298:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1429c:	movw	r1, #1
   142a0:	cmp	r1, r0
   142a4:	bcs	142bc <ftello64@plt+0x2dfc>
   142a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   142ac:	bl	11388 <strlen@plt>
   142b0:	str	r0, [fp, #-36]	; 0xffffffdc
   142b4:	str	r0, [sp, #48]	; 0x30
   142b8:	b	142c4 <ftello64@plt+0x2e04>
   142bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   142c0:	str	r0, [sp, #48]	; 0x30
   142c4:	ldr	r0, [sp, #48]	; 0x30
   142c8:	ldr	r1, [sp, #52]	; 0x34
   142cc:	cmp	r1, r0
   142d0:	bhi	1430c <ftello64@plt+0x2e4c>
   142d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   142d8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   142dc:	add	r0, r0, r1
   142e0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   142e4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   142e8:	bl	11250 <memcmp@plt>
   142ec:	cmp	r0, #0
   142f0:	bne	1430c <ftello64@plt+0x2e4c>
   142f4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   142f8:	tst	r0, #1
   142fc:	beq	14304 <ftello64@plt+0x2e44>
   14300:	b	155b4 <ftello64@plt+0x40f4>
   14304:	movw	r0, #1
   14308:	strb	r0, [fp, #-65]	; 0xffffffbf
   1430c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14310:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14314:	ldrb	r0, [r0, r1]
   14318:	strb	r0, [fp, #-63]	; 0xffffffc1
   1431c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14320:	mov	r1, r0
   14324:	cmp	r0, #126	; 0x7e
   14328:	str	r1, [sp, #44]	; 0x2c
   1432c:	bhi	14b9c <ftello64@plt+0x36dc>
   14330:	add	r0, pc, #8
   14334:	ldr	r1, [sp, #44]	; 0x2c
   14338:	ldr	r0, [r0, r1, lsl #2]
   1433c:	mov	pc, r0
   14340:	andeq	r4, r1, ip, lsr r5
   14344:	muleq	r1, ip, fp
   14348:	muleq	r1, ip, fp
   1434c:	muleq	r1, ip, fp
   14350:	muleq	r1, ip, fp
   14354:	muleq	r1, ip, fp
   14358:	muleq	r1, ip, fp
   1435c:	andeq	r4, r1, r4, asr #18
   14360:	andeq	r4, r1, r0, asr r9
   14364:	andeq	r4, r1, r0, lsl #19
   14368:	andeq	r4, r1, r8, ror #18
   1436c:	andeq	r4, r1, ip, lsl #19
   14370:	andeq	r4, r1, ip, asr r9
   14374:	andeq	r4, r1, r4, ror r9
   14378:	muleq	r1, ip, fp
   1437c:	muleq	r1, ip, fp
   14380:	muleq	r1, ip, fp
   14384:	muleq	r1, ip, fp
   14388:	muleq	r1, ip, fp
   1438c:	muleq	r1, ip, fp
   14390:	muleq	r1, ip, fp
   14394:	muleq	r1, ip, fp
   14398:	muleq	r1, ip, fp
   1439c:	muleq	r1, ip, fp
   143a0:	muleq	r1, ip, fp
   143a4:	muleq	r1, ip, fp
   143a8:	muleq	r1, ip, fp
   143ac:	muleq	r1, ip, fp
   143b0:	muleq	r1, ip, fp
   143b4:	muleq	r1, ip, fp
   143b8:	muleq	r1, ip, fp
   143bc:	muleq	r1, ip, fp
   143c0:	andeq	r4, r1, r0, ror sl
   143c4:	andeq	r4, r1, r8, ror sl
   143c8:	andeq	r4, r1, r8, ror sl
   143cc:	andeq	r4, r1, ip, asr sl
   143d0:	andeq	r4, r1, r8, ror sl
   143d4:	muleq	r1, r0, fp
   143d8:	andeq	r4, r1, r8, ror sl
   143dc:	muleq	r1, r8, sl
   143e0:	andeq	r4, r1, r8, ror sl
   143e4:	andeq	r4, r1, r8, ror sl
   143e8:	andeq	r4, r1, r8, ror sl
   143ec:	muleq	r1, r0, fp
   143f0:	muleq	r1, r0, fp
   143f4:	muleq	r1, r0, fp
   143f8:	muleq	r1, r0, fp
   143fc:	muleq	r1, r0, fp
   14400:	muleq	r1, r0, fp
   14404:	muleq	r1, r0, fp
   14408:	muleq	r1, r0, fp
   1440c:	muleq	r1, r0, fp
   14410:	muleq	r1, r0, fp
   14414:	muleq	r1, r0, fp
   14418:	muleq	r1, r0, fp
   1441c:	muleq	r1, r0, fp
   14420:	muleq	r1, r0, fp
   14424:	muleq	r1, r0, fp
   14428:	muleq	r1, r0, fp
   1442c:	andeq	r4, r1, r8, ror sl
   14430:	andeq	r4, r1, r8, ror sl
   14434:	andeq	r4, r1, r8, ror sl
   14438:	andeq	r4, r1, r8, ror sl
   1443c:	andeq	r4, r1, r8, asr #14
   14440:	muleq	r1, ip, fp
   14444:	muleq	r1, r0, fp
   14448:	muleq	r1, r0, fp
   1444c:	muleq	r1, r0, fp
   14450:	muleq	r1, r0, fp
   14454:	muleq	r1, r0, fp
   14458:	muleq	r1, r0, fp
   1445c:	muleq	r1, r0, fp
   14460:	muleq	r1, r0, fp
   14464:	muleq	r1, r0, fp
   14468:	muleq	r1, r0, fp
   1446c:	muleq	r1, r0, fp
   14470:	muleq	r1, r0, fp
   14474:	muleq	r1, r0, fp
   14478:	muleq	r1, r0, fp
   1447c:	muleq	r1, r0, fp
   14480:	muleq	r1, r0, fp
   14484:	muleq	r1, r0, fp
   14488:	muleq	r1, r0, fp
   1448c:	muleq	r1, r0, fp
   14490:	muleq	r1, r0, fp
   14494:	muleq	r1, r0, fp
   14498:	muleq	r1, r0, fp
   1449c:	muleq	r1, r0, fp
   144a0:	muleq	r1, r0, fp
   144a4:	muleq	r1, r0, fp
   144a8:	muleq	r1, r0, fp
   144ac:	andeq	r4, r1, r8, ror sl
   144b0:	muleq	r1, r8, r9
   144b4:	muleq	r1, r0, fp
   144b8:	andeq	r4, r1, r8, ror sl
   144bc:	muleq	r1, r0, fp
   144c0:	andeq	r4, r1, r8, ror sl
   144c4:	muleq	r1, r0, fp
   144c8:	muleq	r1, r0, fp
   144cc:	muleq	r1, r0, fp
   144d0:	muleq	r1, r0, fp
   144d4:	muleq	r1, r0, fp
   144d8:	muleq	r1, r0, fp
   144dc:	muleq	r1, r0, fp
   144e0:	muleq	r1, r0, fp
   144e4:	muleq	r1, r0, fp
   144e8:	muleq	r1, r0, fp
   144ec:	muleq	r1, r0, fp
   144f0:	muleq	r1, r0, fp
   144f4:	muleq	r1, r0, fp
   144f8:	muleq	r1, r0, fp
   144fc:	muleq	r1, r0, fp
   14500:	muleq	r1, r0, fp
   14504:	muleq	r1, r0, fp
   14508:	muleq	r1, r0, fp
   1450c:	muleq	r1, r0, fp
   14510:	muleq	r1, r0, fp
   14514:	muleq	r1, r0, fp
   14518:	muleq	r1, r0, fp
   1451c:	muleq	r1, r0, fp
   14520:	muleq	r1, r0, fp
   14524:	muleq	r1, r0, fp
   14528:	muleq	r1, r0, fp
   1452c:	andeq	r4, r1, r8, lsr #20
   14530:	andeq	r4, r1, r8, ror sl
   14534:	andeq	r4, r1, r8, lsr #20
   14538:	andeq	r4, r1, ip, asr sl
   1453c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14540:	tst	r0, #1
   14544:	beq	1472c <ftello64@plt+0x326c>
   14548:	b	1454c <ftello64@plt+0x308c>
   1454c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14550:	tst	r0, #1
   14554:	beq	1455c <ftello64@plt+0x309c>
   14558:	b	155b4 <ftello64@plt+0x40f4>
   1455c:	movw	r0, #1
   14560:	strb	r0, [fp, #-66]	; 0xffffffbe
   14564:	ldr	r0, [fp, #8]
   14568:	cmp	r0, #2
   1456c:	bne	14620 <ftello64@plt+0x3160>
   14570:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   14574:	tst	r0, #1
   14578:	bne	14620 <ftello64@plt+0x3160>
   1457c:	b	14580 <ftello64@plt+0x30c0>
   14580:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14584:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14588:	cmp	r0, r1
   1458c:	bcs	145a4 <ftello64@plt+0x30e4>
   14590:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14594:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14598:	add	r0, r0, r1
   1459c:	movw	r1, #39	; 0x27
   145a0:	strb	r1, [r0]
   145a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145a8:	add	r0, r0, #1
   145ac:	str	r0, [fp, #-44]	; 0xffffffd4
   145b0:	b	145b4 <ftello64@plt+0x30f4>
   145b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   145bc:	cmp	r0, r1
   145c0:	bcs	145d8 <ftello64@plt+0x3118>
   145c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   145cc:	add	r0, r0, r1
   145d0:	movw	r1, #36	; 0x24
   145d4:	strb	r1, [r0]
   145d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145dc:	add	r0, r0, #1
   145e0:	str	r0, [fp, #-44]	; 0xffffffd4
   145e4:	b	145e8 <ftello64@plt+0x3128>
   145e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   145f0:	cmp	r0, r1
   145f4:	bcs	1460c <ftello64@plt+0x314c>
   145f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14600:	add	r0, r0, r1
   14604:	movw	r1, #39	; 0x27
   14608:	strb	r1, [r0]
   1460c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14610:	add	r0, r0, #1
   14614:	str	r0, [fp, #-44]	; 0xffffffd4
   14618:	movw	r0, #1
   1461c:	strb	r0, [fp, #-60]	; 0xffffffc4
   14620:	b	14624 <ftello64@plt+0x3164>
   14624:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14628:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1462c:	cmp	r0, r1
   14630:	bcs	14648 <ftello64@plt+0x3188>
   14634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14638:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1463c:	add	r0, r0, r1
   14640:	movw	r1, #92	; 0x5c
   14644:	strb	r1, [r0]
   14648:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1464c:	add	r0, r0, #1
   14650:	str	r0, [fp, #-44]	; 0xffffffd4
   14654:	b	14658 <ftello64@plt+0x3198>
   14658:	ldr	r0, [fp, #8]
   1465c:	cmp	r0, #2
   14660:	beq	14720 <ftello64@plt+0x3260>
   14664:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14668:	add	r0, r0, #1
   1466c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14670:	cmp	r0, r1
   14674:	bcs	14720 <ftello64@plt+0x3260>
   14678:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1467c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14680:	add	r1, r1, #1
   14684:	add	r0, r0, r1
   14688:	ldrb	r0, [r0]
   1468c:	movw	r1, #48	; 0x30
   14690:	cmp	r1, r0
   14694:	bgt	14720 <ftello64@plt+0x3260>
   14698:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1469c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   146a0:	add	r1, r1, #1
   146a4:	add	r0, r0, r1
   146a8:	ldrb	r0, [r0]
   146ac:	cmp	r0, #57	; 0x39
   146b0:	bgt	14720 <ftello64@plt+0x3260>
   146b4:	b	146b8 <ftello64@plt+0x31f8>
   146b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146bc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   146c0:	cmp	r0, r1
   146c4:	bcs	146dc <ftello64@plt+0x321c>
   146c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   146cc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   146d0:	add	r0, r0, r1
   146d4:	movw	r1, #48	; 0x30
   146d8:	strb	r1, [r0]
   146dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146e0:	add	r0, r0, #1
   146e4:	str	r0, [fp, #-44]	; 0xffffffd4
   146e8:	b	146ec <ftello64@plt+0x322c>
   146ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   146f4:	cmp	r0, r1
   146f8:	bcs	14710 <ftello64@plt+0x3250>
   146fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14700:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14704:	add	r0, r0, r1
   14708:	movw	r1, #48	; 0x30
   1470c:	strb	r1, [r0]
   14710:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14714:	add	r0, r0, #1
   14718:	str	r0, [fp, #-44]	; 0xffffffd4
   1471c:	b	14720 <ftello64@plt+0x3260>
   14720:	movw	r0, #48	; 0x30
   14724:	strb	r0, [fp, #-63]	; 0xffffffc1
   14728:	b	14744 <ftello64@plt+0x3284>
   1472c:	ldr	r0, [fp, #12]
   14730:	and	r0, r0, #1
   14734:	cmp	r0, #0
   14738:	beq	14740 <ftello64@plt+0x3280>
   1473c:	b	15424 <ftello64@plt+0x3f64>
   14740:	b	14744 <ftello64@plt+0x3284>
   14744:	b	151c0 <ftello64@plt+0x3d00>
   14748:	ldr	r0, [fp, #8]
   1474c:	cmp	r0, #2
   14750:	str	r0, [sp, #40]	; 0x28
   14754:	beq	1476c <ftello64@plt+0x32ac>
   14758:	b	1475c <ftello64@plt+0x329c>
   1475c:	ldr	r0, [sp, #40]	; 0x28
   14760:	cmp	r0, #5
   14764:	beq	14780 <ftello64@plt+0x32c0>
   14768:	b	1493c <ftello64@plt+0x347c>
   1476c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14770:	tst	r0, #1
   14774:	beq	1477c <ftello64@plt+0x32bc>
   14778:	b	155b4 <ftello64@plt+0x40f4>
   1477c:	b	14940 <ftello64@plt+0x3480>
   14780:	ldr	r0, [fp, #12]
   14784:	and	r0, r0, #4
   14788:	cmp	r0, #0
   1478c:	beq	14938 <ftello64@plt+0x3478>
   14790:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14794:	add	r0, r0, #2
   14798:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1479c:	cmp	r0, r1
   147a0:	bcs	14938 <ftello64@plt+0x3478>
   147a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   147a8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   147ac:	add	r1, r1, #1
   147b0:	add	r0, r0, r1
   147b4:	ldrb	r0, [r0]
   147b8:	cmp	r0, #63	; 0x3f
   147bc:	bne	14938 <ftello64@plt+0x3478>
   147c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   147c4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   147c8:	add	r0, r0, r1
   147cc:	ldrb	r0, [r0, #2]
   147d0:	mov	r1, r0
   147d4:	cmp	r0, #33	; 0x21
   147d8:	str	r1, [sp, #36]	; 0x24
   147dc:	beq	1482c <ftello64@plt+0x336c>
   147e0:	b	147e4 <ftello64@plt+0x3324>
   147e4:	ldr	r0, [sp, #36]	; 0x24
   147e8:	sub	r1, r0, #39	; 0x27
   147ec:	cmp	r1, #3
   147f0:	bcc	1482c <ftello64@plt+0x336c>
   147f4:	b	147f8 <ftello64@plt+0x3338>
   147f8:	ldr	r0, [sp, #36]	; 0x24
   147fc:	cmp	r0, #45	; 0x2d
   14800:	beq	1482c <ftello64@plt+0x336c>
   14804:	b	14808 <ftello64@plt+0x3348>
   14808:	ldr	r0, [sp, #36]	; 0x24
   1480c:	cmp	r0, #47	; 0x2f
   14810:	beq	1482c <ftello64@plt+0x336c>
   14814:	b	14818 <ftello64@plt+0x3358>
   14818:	ldr	r0, [sp, #36]	; 0x24
   1481c:	sub	r1, r0, #60	; 0x3c
   14820:	cmp	r1, #2
   14824:	bhi	14930 <ftello64@plt+0x3470>
   14828:	b	1482c <ftello64@plt+0x336c>
   1482c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14830:	tst	r0, #1
   14834:	beq	1483c <ftello64@plt+0x337c>
   14838:	b	155b4 <ftello64@plt+0x40f4>
   1483c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14840:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14844:	add	r1, r1, #2
   14848:	add	r0, r0, r1
   1484c:	ldrb	r0, [r0]
   14850:	strb	r0, [fp, #-63]	; 0xffffffc1
   14854:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14858:	add	r0, r0, #2
   1485c:	str	r0, [fp, #-40]	; 0xffffffd8
   14860:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14864:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14868:	cmp	r0, r1
   1486c:	bcs	14884 <ftello64@plt+0x33c4>
   14870:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14874:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14878:	add	r0, r0, r1
   1487c:	movw	r1, #63	; 0x3f
   14880:	strb	r1, [r0]
   14884:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14888:	add	r0, r0, #1
   1488c:	str	r0, [fp, #-44]	; 0xffffffd4
   14890:	b	14894 <ftello64@plt+0x33d4>
   14894:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14898:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1489c:	cmp	r0, r1
   148a0:	bcs	148b8 <ftello64@plt+0x33f8>
   148a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   148a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   148ac:	add	r0, r0, r1
   148b0:	movw	r1, #34	; 0x22
   148b4:	strb	r1, [r0]
   148b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148bc:	add	r0, r0, #1
   148c0:	str	r0, [fp, #-44]	; 0xffffffd4
   148c4:	b	148c8 <ftello64@plt+0x3408>
   148c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   148d0:	cmp	r0, r1
   148d4:	bcs	148ec <ftello64@plt+0x342c>
   148d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   148dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   148e0:	add	r0, r0, r1
   148e4:	movw	r1, #34	; 0x22
   148e8:	strb	r1, [r0]
   148ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148f0:	add	r0, r0, #1
   148f4:	str	r0, [fp, #-44]	; 0xffffffd4
   148f8:	b	148fc <ftello64@plt+0x343c>
   148fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14900:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14904:	cmp	r0, r1
   14908:	bcs	14920 <ftello64@plt+0x3460>
   1490c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14910:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14914:	add	r0, r0, r1
   14918:	movw	r1, #63	; 0x3f
   1491c:	strb	r1, [r0]
   14920:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14924:	add	r0, r0, #1
   14928:	str	r0, [fp, #-44]	; 0xffffffd4
   1492c:	b	14934 <ftello64@plt+0x3474>
   14930:	b	14934 <ftello64@plt+0x3474>
   14934:	b	14938 <ftello64@plt+0x3478>
   14938:	b	14940 <ftello64@plt+0x3480>
   1493c:	b	14940 <ftello64@plt+0x3480>
   14940:	b	151c0 <ftello64@plt+0x3d00>
   14944:	movw	r0, #97	; 0x61
   14948:	strb	r0, [fp, #-64]	; 0xffffffc0
   1494c:	b	14a0c <ftello64@plt+0x354c>
   14950:	movw	r0, #98	; 0x62
   14954:	strb	r0, [fp, #-64]	; 0xffffffc0
   14958:	b	14a0c <ftello64@plt+0x354c>
   1495c:	movw	r0, #102	; 0x66
   14960:	strb	r0, [fp, #-64]	; 0xffffffc0
   14964:	b	14a0c <ftello64@plt+0x354c>
   14968:	movw	r0, #110	; 0x6e
   1496c:	strb	r0, [fp, #-64]	; 0xffffffc0
   14970:	b	149ec <ftello64@plt+0x352c>
   14974:	movw	r0, #114	; 0x72
   14978:	strb	r0, [fp, #-64]	; 0xffffffc0
   1497c:	b	149ec <ftello64@plt+0x352c>
   14980:	movw	r0, #116	; 0x74
   14984:	strb	r0, [fp, #-64]	; 0xffffffc0
   14988:	b	149ec <ftello64@plt+0x352c>
   1498c:	movw	r0, #118	; 0x76
   14990:	strb	r0, [fp, #-64]	; 0xffffffc0
   14994:	b	14a0c <ftello64@plt+0x354c>
   14998:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1499c:	strb	r0, [fp, #-64]	; 0xffffffc0
   149a0:	ldr	r0, [fp, #8]
   149a4:	cmp	r0, #2
   149a8:	bne	149c0 <ftello64@plt+0x3500>
   149ac:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   149b0:	tst	r0, #1
   149b4:	beq	149bc <ftello64@plt+0x34fc>
   149b8:	b	155b4 <ftello64@plt+0x40f4>
   149bc:	b	15348 <ftello64@plt+0x3e88>
   149c0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   149c4:	tst	r0, #1
   149c8:	beq	149e8 <ftello64@plt+0x3528>
   149cc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   149d0:	tst	r0, #1
   149d4:	beq	149e8 <ftello64@plt+0x3528>
   149d8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   149dc:	cmp	r0, #0
   149e0:	beq	149e8 <ftello64@plt+0x3528>
   149e4:	b	15348 <ftello64@plt+0x3e88>
   149e8:	b	149ec <ftello64@plt+0x352c>
   149ec:	ldr	r0, [fp, #8]
   149f0:	cmp	r0, #2
   149f4:	bne	14a08 <ftello64@plt+0x3548>
   149f8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   149fc:	tst	r0, #1
   14a00:	beq	14a08 <ftello64@plt+0x3548>
   14a04:	b	155b4 <ftello64@plt+0x40f4>
   14a08:	b	14a0c <ftello64@plt+0x354c>
   14a0c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14a10:	tst	r0, #1
   14a14:	beq	14a24 <ftello64@plt+0x3564>
   14a18:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   14a1c:	strb	r0, [fp, #-63]	; 0xffffffc1
   14a20:	b	15234 <ftello64@plt+0x3d74>
   14a24:	b	151c0 <ftello64@plt+0x3d00>
   14a28:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14a2c:	cmn	r0, #1
   14a30:	bne	14a48 <ftello64@plt+0x3588>
   14a34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14a38:	ldrb	r0, [r0, #1]
   14a3c:	cmp	r0, #0
   14a40:	beq	14a58 <ftello64@plt+0x3598>
   14a44:	b	14a54 <ftello64@plt+0x3594>
   14a48:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14a4c:	cmp	r0, #1
   14a50:	beq	14a58 <ftello64@plt+0x3598>
   14a54:	b	151c0 <ftello64@plt+0x3d00>
   14a58:	b	14a5c <ftello64@plt+0x359c>
   14a5c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14a60:	cmp	r0, #0
   14a64:	beq	14a6c <ftello64@plt+0x35ac>
   14a68:	b	151c0 <ftello64@plt+0x3d00>
   14a6c:	b	14a70 <ftello64@plt+0x35b0>
   14a70:	movw	r0, #1
   14a74:	strb	r0, [fp, #-67]	; 0xffffffbd
   14a78:	ldr	r0, [fp, #8]
   14a7c:	cmp	r0, #2
   14a80:	bne	14a94 <ftello64@plt+0x35d4>
   14a84:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14a88:	tst	r0, #1
   14a8c:	beq	14a94 <ftello64@plt+0x35d4>
   14a90:	b	155b4 <ftello64@plt+0x40f4>
   14a94:	b	151c0 <ftello64@plt+0x3d00>
   14a98:	movw	r0, #1
   14a9c:	strb	r0, [fp, #-61]	; 0xffffffc3
   14aa0:	strb	r0, [fp, #-67]	; 0xffffffbd
   14aa4:	ldr	r0, [fp, #8]
   14aa8:	cmp	r0, #2
   14aac:	bne	14b8c <ftello64@plt+0x36cc>
   14ab0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14ab4:	tst	r0, #1
   14ab8:	beq	14ac0 <ftello64@plt+0x3600>
   14abc:	b	155b4 <ftello64@plt+0x40f4>
   14ac0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14ac4:	cmp	r0, #0
   14ac8:	beq	14ae8 <ftello64@plt+0x3628>
   14acc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14ad0:	cmp	r0, #0
   14ad4:	bne	14ae8 <ftello64@plt+0x3628>
   14ad8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14adc:	str	r0, [fp, #-48]	; 0xffffffd0
   14ae0:	movw	r0, #0
   14ae4:	str	r0, [fp, #-28]	; 0xffffffe4
   14ae8:	b	14aec <ftello64@plt+0x362c>
   14aec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14af0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14af4:	cmp	r0, r1
   14af8:	bcs	14b10 <ftello64@plt+0x3650>
   14afc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b00:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14b04:	add	r0, r0, r1
   14b08:	movw	r1, #39	; 0x27
   14b0c:	strb	r1, [r0]
   14b10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b14:	add	r0, r0, #1
   14b18:	str	r0, [fp, #-44]	; 0xffffffd4
   14b1c:	b	14b20 <ftello64@plt+0x3660>
   14b20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b24:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14b28:	cmp	r0, r1
   14b2c:	bcs	14b44 <ftello64@plt+0x3684>
   14b30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b34:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14b38:	add	r0, r0, r1
   14b3c:	movw	r1, #92	; 0x5c
   14b40:	strb	r1, [r0]
   14b44:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b48:	add	r0, r0, #1
   14b4c:	str	r0, [fp, #-44]	; 0xffffffd4
   14b50:	b	14b54 <ftello64@plt+0x3694>
   14b54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14b5c:	cmp	r0, r1
   14b60:	bcs	14b78 <ftello64@plt+0x36b8>
   14b64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b68:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14b6c:	add	r0, r0, r1
   14b70:	movw	r1, #39	; 0x27
   14b74:	strb	r1, [r0]
   14b78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b7c:	add	r0, r0, #1
   14b80:	str	r0, [fp, #-44]	; 0xffffffd4
   14b84:	movw	r0, #0
   14b88:	strb	r0, [fp, #-60]	; 0xffffffc4
   14b8c:	b	151c0 <ftello64@plt+0x3d00>
   14b90:	movw	r0, #1
   14b94:	strb	r0, [fp, #-67]	; 0xffffffbd
   14b98:	b	151c0 <ftello64@plt+0x3d00>
   14b9c:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   14ba0:	tst	r0, #1
   14ba4:	beq	14be8 <ftello64@plt+0x3728>
   14ba8:	mov	r0, #1
   14bac:	str	r0, [fp, #-72]	; 0xffffffb8
   14bb0:	bl	11364 <__ctype_b_loc@plt>
   14bb4:	ldr	r0, [r0]
   14bb8:	ldrb	lr, [fp, #-63]	; 0xffffffc1
   14bbc:	mov	r1, lr
   14bc0:	add	r0, r0, lr, lsl #1
   14bc4:	ldrh	r0, [r0]
   14bc8:	and	r0, r0, #16384	; 0x4000
   14bcc:	cmp	r0, #0
   14bd0:	movw	r0, #0
   14bd4:	movne	r0, #1
   14bd8:	and	r0, r0, #1
   14bdc:	strb	r0, [fp, #-73]	; 0xffffffb7
   14be0:	str	r1, [sp, #32]
   14be4:	b	14e74 <ftello64@plt+0x39b4>
   14be8:	sub	r0, fp, #84	; 0x54
   14bec:	movw	r1, #0
   14bf0:	and	r1, r1, #255	; 0xff
   14bf4:	movw	r2, #8
   14bf8:	bl	113d0 <memset@plt>
   14bfc:	movw	r0, #0
   14c00:	str	r0, [fp, #-72]	; 0xffffffb8
   14c04:	movw	r0, #1
   14c08:	strb	r0, [fp, #-73]	; 0xffffffb7
   14c0c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14c10:	cmn	r0, #1
   14c14:	bne	14c24 <ftello64@plt+0x3764>
   14c18:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14c1c:	bl	11388 <strlen@plt>
   14c20:	str	r0, [fp, #-36]	; 0xffffffdc
   14c24:	b	14c28 <ftello64@plt+0x3768>
   14c28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14c2c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14c30:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14c34:	add	r1, r1, r2
   14c38:	add	r1, r0, r1
   14c3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14c40:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14c44:	ldr	r3, [fp, #-72]	; 0xffffffb8
   14c48:	add	r2, r2, r3
   14c4c:	sub	r2, r0, r2
   14c50:	sub	r0, fp, #88	; 0x58
   14c54:	sub	r3, fp, #84	; 0x54
   14c58:	bl	2042c <ftello64@plt+0xef6c>
   14c5c:	str	r0, [sp, #92]	; 0x5c
   14c60:	ldr	r0, [sp, #92]	; 0x5c
   14c64:	cmp	r0, #0
   14c68:	bne	14c70 <ftello64@plt+0x37b0>
   14c6c:	b	14e70 <ftello64@plt+0x39b0>
   14c70:	ldr	r0, [sp, #92]	; 0x5c
   14c74:	cmn	r0, #1
   14c78:	bne	14c88 <ftello64@plt+0x37c8>
   14c7c:	movw	r0, #0
   14c80:	strb	r0, [fp, #-73]	; 0xffffffb7
   14c84:	b	14e70 <ftello64@plt+0x39b0>
   14c88:	ldr	r0, [sp, #92]	; 0x5c
   14c8c:	cmn	r0, #2
   14c90:	bne	14d04 <ftello64@plt+0x3844>
   14c94:	movw	r0, #0
   14c98:	strb	r0, [fp, #-73]	; 0xffffffb7
   14c9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14ca0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14ca4:	add	r0, r0, r1
   14ca8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14cac:	cmp	r0, r1
   14cb0:	movw	r0, #0
   14cb4:	str	r0, [sp, #28]
   14cb8:	bcs	14ce4 <ftello64@plt+0x3824>
   14cbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14cc0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14cc4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14cc8:	add	r1, r1, r2
   14ccc:	add	r0, r0, r1
   14cd0:	ldrb	r0, [r0]
   14cd4:	cmp	r0, #0
   14cd8:	movw	r0, #0
   14cdc:	movne	r0, #1
   14ce0:	str	r0, [sp, #28]
   14ce4:	ldr	r0, [sp, #28]
   14ce8:	tst	r0, #1
   14cec:	beq	14d00 <ftello64@plt+0x3840>
   14cf0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   14cf4:	add	r0, r0, #1
   14cf8:	str	r0, [fp, #-72]	; 0xffffffb8
   14cfc:	b	14c9c <ftello64@plt+0x37dc>
   14d00:	b	14e70 <ftello64@plt+0x39b0>
   14d04:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14d08:	tst	r0, #1
   14d0c:	beq	14e18 <ftello64@plt+0x3958>
   14d10:	ldr	r0, [fp, #8]
   14d14:	cmp	r0, #2
   14d18:	bne	14e18 <ftello64@plt+0x3958>
   14d1c:	movw	r0, #1
   14d20:	str	r0, [sp, #88]	; 0x58
   14d24:	ldr	r0, [sp, #88]	; 0x58
   14d28:	ldr	r1, [sp, #92]	; 0x5c
   14d2c:	cmp	r0, r1
   14d30:	bcs	14e14 <ftello64@plt+0x3954>
   14d34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14d38:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14d3c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14d40:	add	r1, r1, r2
   14d44:	ldr	r2, [sp, #88]	; 0x58
   14d48:	add	r1, r1, r2
   14d4c:	ldrb	r0, [r0, r1]
   14d50:	sub	r0, r0, #91	; 0x5b
   14d54:	cmp	r0, #33	; 0x21
   14d58:	str	r0, [sp, #24]
   14d5c:	bhi	14dfc <ftello64@plt+0x393c>
   14d60:	add	r0, pc, #8
   14d64:	ldr	r1, [sp, #24]
   14d68:	ldr	r0, [r0, r1, lsl #2]
   14d6c:	mov	pc, r0
   14d70:	strdeq	r4, [r1], -r8
   14d74:	strdeq	r4, [r1], -r8
   14d78:	strdeq	r4, [r1], -ip
   14d7c:	strdeq	r4, [r1], -r8
   14d80:	strdeq	r4, [r1], -ip
   14d84:	strdeq	r4, [r1], -r8
   14d88:	strdeq	r4, [r1], -ip
   14d8c:	strdeq	r4, [r1], -ip
   14d90:	strdeq	r4, [r1], -ip
   14d94:	strdeq	r4, [r1], -ip
   14d98:	strdeq	r4, [r1], -ip
   14d9c:	strdeq	r4, [r1], -ip
   14da0:	strdeq	r4, [r1], -ip
   14da4:	strdeq	r4, [r1], -ip
   14da8:	strdeq	r4, [r1], -ip
   14dac:	strdeq	r4, [r1], -ip
   14db0:	strdeq	r4, [r1], -ip
   14db4:	strdeq	r4, [r1], -ip
   14db8:	strdeq	r4, [r1], -ip
   14dbc:	strdeq	r4, [r1], -ip
   14dc0:	strdeq	r4, [r1], -ip
   14dc4:	strdeq	r4, [r1], -ip
   14dc8:	strdeq	r4, [r1], -ip
   14dcc:	strdeq	r4, [r1], -ip
   14dd0:	strdeq	r4, [r1], -ip
   14dd4:	strdeq	r4, [r1], -ip
   14dd8:	strdeq	r4, [r1], -ip
   14ddc:	strdeq	r4, [r1], -ip
   14de0:	strdeq	r4, [r1], -ip
   14de4:	strdeq	r4, [r1], -ip
   14de8:	strdeq	r4, [r1], -ip
   14dec:	strdeq	r4, [r1], -ip
   14df0:	strdeq	r4, [r1], -ip
   14df4:	strdeq	r4, [r1], -r8
   14df8:	b	155b4 <ftello64@plt+0x40f4>
   14dfc:	b	14e00 <ftello64@plt+0x3940>
   14e00:	b	14e04 <ftello64@plt+0x3944>
   14e04:	ldr	r0, [sp, #88]	; 0x58
   14e08:	add	r0, r0, #1
   14e0c:	str	r0, [sp, #88]	; 0x58
   14e10:	b	14d24 <ftello64@plt+0x3864>
   14e14:	b	14e18 <ftello64@plt+0x3958>
   14e18:	ldr	r0, [fp, #-88]	; 0xffffffa8
   14e1c:	bl	112a4 <iswprint@plt>
   14e20:	cmp	r0, #0
   14e24:	bne	14e30 <ftello64@plt+0x3970>
   14e28:	movw	r0, #0
   14e2c:	strb	r0, [fp, #-73]	; 0xffffffb7
   14e30:	ldr	r0, [sp, #92]	; 0x5c
   14e34:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14e38:	add	r0, r1, r0
   14e3c:	str	r0, [fp, #-72]	; 0xffffffb8
   14e40:	b	14e44 <ftello64@plt+0x3984>
   14e44:	b	14e48 <ftello64@plt+0x3988>
   14e48:	b	14e4c <ftello64@plt+0x398c>
   14e4c:	sub	r0, fp, #84	; 0x54
   14e50:	bl	11238 <mbsinit@plt>
   14e54:	cmp	r0, #0
   14e58:	movw	r0, #0
   14e5c:	movne	r0, #1
   14e60:	mvn	lr, #0
   14e64:	eor	r0, r0, lr
   14e68:	tst	r0, #1
   14e6c:	bne	14c28 <ftello64@plt+0x3768>
   14e70:	b	14e74 <ftello64@plt+0x39b4>
   14e74:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14e78:	and	r0, r0, #1
   14e7c:	strb	r0, [fp, #-67]	; 0xffffffbd
   14e80:	ldr	r0, [fp, #-72]	; 0xffffffb8
   14e84:	movw	r1, #1
   14e88:	cmp	r1, r0
   14e8c:	bcc	14ea8 <ftello64@plt+0x39e8>
   14e90:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14e94:	tst	r0, #1
   14e98:	beq	151bc <ftello64@plt+0x3cfc>
   14e9c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14ea0:	tst	r0, #1
   14ea4:	bne	151bc <ftello64@plt+0x3cfc>
   14ea8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14eac:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14eb0:	add	r0, r0, r1
   14eb4:	str	r0, [sp, #84]	; 0x54
   14eb8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14ebc:	tst	r0, #1
   14ec0:	beq	15070 <ftello64@plt+0x3bb0>
   14ec4:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14ec8:	tst	r0, #1
   14ecc:	bne	15070 <ftello64@plt+0x3bb0>
   14ed0:	b	14ed4 <ftello64@plt+0x3a14>
   14ed4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14ed8:	tst	r0, #1
   14edc:	beq	14ee4 <ftello64@plt+0x3a24>
   14ee0:	b	155b4 <ftello64@plt+0x40f4>
   14ee4:	movw	r0, #1
   14ee8:	strb	r0, [fp, #-66]	; 0xffffffbe
   14eec:	ldr	r0, [fp, #8]
   14ef0:	cmp	r0, #2
   14ef4:	bne	14fa8 <ftello64@plt+0x3ae8>
   14ef8:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   14efc:	tst	r0, #1
   14f00:	bne	14fa8 <ftello64@plt+0x3ae8>
   14f04:	b	14f08 <ftello64@plt+0x3a48>
   14f08:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f0c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14f10:	cmp	r0, r1
   14f14:	bcs	14f2c <ftello64@plt+0x3a6c>
   14f18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14f1c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14f20:	add	r0, r0, r1
   14f24:	movw	r1, #39	; 0x27
   14f28:	strb	r1, [r0]
   14f2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f30:	add	r0, r0, #1
   14f34:	str	r0, [fp, #-44]	; 0xffffffd4
   14f38:	b	14f3c <ftello64@plt+0x3a7c>
   14f3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f40:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14f44:	cmp	r0, r1
   14f48:	bcs	14f60 <ftello64@plt+0x3aa0>
   14f4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14f50:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14f54:	add	r0, r0, r1
   14f58:	movw	r1, #36	; 0x24
   14f5c:	strb	r1, [r0]
   14f60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f64:	add	r0, r0, #1
   14f68:	str	r0, [fp, #-44]	; 0xffffffd4
   14f6c:	b	14f70 <ftello64@plt+0x3ab0>
   14f70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f74:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14f78:	cmp	r0, r1
   14f7c:	bcs	14f94 <ftello64@plt+0x3ad4>
   14f80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14f84:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14f88:	add	r0, r0, r1
   14f8c:	movw	r1, #39	; 0x27
   14f90:	strb	r1, [r0]
   14f94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14f98:	add	r0, r0, #1
   14f9c:	str	r0, [fp, #-44]	; 0xffffffd4
   14fa0:	movw	r0, #1
   14fa4:	strb	r0, [fp, #-60]	; 0xffffffc4
   14fa8:	b	14fac <ftello64@plt+0x3aec>
   14fac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14fb0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14fb4:	cmp	r0, r1
   14fb8:	bcs	14fd0 <ftello64@plt+0x3b10>
   14fbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14fc0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14fc4:	add	r0, r0, r1
   14fc8:	movw	r1, #92	; 0x5c
   14fcc:	strb	r1, [r0]
   14fd0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14fd4:	add	r0, r0, #1
   14fd8:	str	r0, [fp, #-44]	; 0xffffffd4
   14fdc:	b	14fe0 <ftello64@plt+0x3b20>
   14fe0:	b	14fe4 <ftello64@plt+0x3b24>
   14fe4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14fe8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14fec:	cmp	r0, r1
   14ff0:	bcs	15010 <ftello64@plt+0x3b50>
   14ff4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14ff8:	asr	r0, r0, #6
   14ffc:	add	r0, r0, #48	; 0x30
   15000:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15004:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15008:	add	r1, r1, r2
   1500c:	strb	r0, [r1]
   15010:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15014:	add	r0, r0, #1
   15018:	str	r0, [fp, #-44]	; 0xffffffd4
   1501c:	b	15020 <ftello64@plt+0x3b60>
   15020:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15024:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15028:	cmp	r0, r1
   1502c:	bcs	15050 <ftello64@plt+0x3b90>
   15030:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15034:	asr	r0, r0, #3
   15038:	and	r0, r0, #7
   1503c:	add	r0, r0, #48	; 0x30
   15040:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15044:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15048:	add	r1, r1, r2
   1504c:	strb	r0, [r1]
   15050:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15054:	add	r0, r0, #1
   15058:	str	r0, [fp, #-44]	; 0xffffffd4
   1505c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15060:	and	r0, r0, #7
   15064:	add	r0, r0, #48	; 0x30
   15068:	strb	r0, [fp, #-63]	; 0xffffffc1
   1506c:	b	150bc <ftello64@plt+0x3bfc>
   15070:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   15074:	tst	r0, #1
   15078:	beq	150b8 <ftello64@plt+0x3bf8>
   1507c:	b	15080 <ftello64@plt+0x3bc0>
   15080:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15084:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15088:	cmp	r0, r1
   1508c:	bcs	150a4 <ftello64@plt+0x3be4>
   15090:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15094:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15098:	add	r0, r0, r1
   1509c:	movw	r1, #92	; 0x5c
   150a0:	strb	r1, [r0]
   150a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   150a8:	add	r0, r0, #1
   150ac:	str	r0, [fp, #-44]	; 0xffffffd4
   150b0:	movw	r0, #0
   150b4:	strb	r0, [fp, #-65]	; 0xffffffbf
   150b8:	b	150bc <ftello64@plt+0x3bfc>
   150bc:	ldr	r0, [sp, #84]	; 0x54
   150c0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   150c4:	add	r1, r1, #1
   150c8:	cmp	r0, r1
   150cc:	bhi	150d4 <ftello64@plt+0x3c14>
   150d0:	b	151b8 <ftello64@plt+0x3cf8>
   150d4:	b	150d8 <ftello64@plt+0x3c18>
   150d8:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   150dc:	tst	r0, #1
   150e0:	beq	15160 <ftello64@plt+0x3ca0>
   150e4:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   150e8:	tst	r0, #1
   150ec:	bne	15160 <ftello64@plt+0x3ca0>
   150f0:	b	150f4 <ftello64@plt+0x3c34>
   150f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   150f8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   150fc:	cmp	r0, r1
   15100:	bcs	15118 <ftello64@plt+0x3c58>
   15104:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15108:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1510c:	add	r0, r0, r1
   15110:	movw	r1, #39	; 0x27
   15114:	strb	r1, [r0]
   15118:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1511c:	add	r0, r0, #1
   15120:	str	r0, [fp, #-44]	; 0xffffffd4
   15124:	b	15128 <ftello64@plt+0x3c68>
   15128:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1512c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15130:	cmp	r0, r1
   15134:	bcs	1514c <ftello64@plt+0x3c8c>
   15138:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1513c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15140:	add	r0, r0, r1
   15144:	movw	r1, #39	; 0x27
   15148:	strb	r1, [r0]
   1514c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15150:	add	r0, r0, #1
   15154:	str	r0, [fp, #-44]	; 0xffffffd4
   15158:	movw	r0, #0
   1515c:	strb	r0, [fp, #-60]	; 0xffffffc4
   15160:	b	15164 <ftello64@plt+0x3ca4>
   15164:	b	15168 <ftello64@plt+0x3ca8>
   15168:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1516c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15170:	cmp	r0, r1
   15174:	bcs	1518c <ftello64@plt+0x3ccc>
   15178:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1517c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15180:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15184:	add	r1, r1, r2
   15188:	strb	r0, [r1]
   1518c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15190:	add	r0, r0, #1
   15194:	str	r0, [fp, #-44]	; 0xffffffd4
   15198:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1519c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   151a0:	add	r1, r1, #1
   151a4:	str	r1, [fp, #-40]	; 0xffffffd8
   151a8:	add	r0, r0, r1
   151ac:	ldrb	r0, [r0]
   151b0:	strb	r0, [fp, #-63]	; 0xffffffc1
   151b4:	b	14eb8 <ftello64@plt+0x39f8>
   151b8:	b	15348 <ftello64@plt+0x3e88>
   151bc:	b	151c0 <ftello64@plt+0x3d00>
   151c0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   151c4:	tst	r0, #1
   151c8:	beq	151d8 <ftello64@plt+0x3d18>
   151cc:	ldr	r0, [fp, #8]
   151d0:	cmp	r0, #2
   151d4:	bne	151e4 <ftello64@plt+0x3d24>
   151d8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   151dc:	tst	r0, #1
   151e0:	beq	15220 <ftello64@plt+0x3d60>
   151e4:	ldr	r0, [fp, #16]
   151e8:	movw	r1, #0
   151ec:	cmp	r0, r1
   151f0:	beq	15220 <ftello64@plt+0x3d60>
   151f4:	ldr	r0, [fp, #16]
   151f8:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   151fc:	lsr	r1, r1, #5
   15200:	add	r0, r0, r1, lsl #2
   15204:	ldr	r0, [r0]
   15208:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   1520c:	and	r1, r1, #31
   15210:	lsr	r0, r0, r1
   15214:	and	r0, r0, #1
   15218:	cmp	r0, #0
   1521c:	bne	15230 <ftello64@plt+0x3d70>
   15220:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   15224:	tst	r0, #1
   15228:	bne	15230 <ftello64@plt+0x3d70>
   1522c:	b	15348 <ftello64@plt+0x3e88>
   15230:	b	15234 <ftello64@plt+0x3d74>
   15234:	b	15238 <ftello64@plt+0x3d78>
   15238:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1523c:	tst	r0, #1
   15240:	beq	15248 <ftello64@plt+0x3d88>
   15244:	b	155b4 <ftello64@plt+0x40f4>
   15248:	movw	r0, #1
   1524c:	strb	r0, [fp, #-66]	; 0xffffffbe
   15250:	ldr	r0, [fp, #8]
   15254:	cmp	r0, #2
   15258:	bne	1530c <ftello64@plt+0x3e4c>
   1525c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   15260:	tst	r0, #1
   15264:	bne	1530c <ftello64@plt+0x3e4c>
   15268:	b	1526c <ftello64@plt+0x3dac>
   1526c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15270:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15274:	cmp	r0, r1
   15278:	bcs	15290 <ftello64@plt+0x3dd0>
   1527c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15280:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15284:	add	r0, r0, r1
   15288:	movw	r1, #39	; 0x27
   1528c:	strb	r1, [r0]
   15290:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15294:	add	r0, r0, #1
   15298:	str	r0, [fp, #-44]	; 0xffffffd4
   1529c:	b	152a0 <ftello64@plt+0x3de0>
   152a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152a4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   152a8:	cmp	r0, r1
   152ac:	bcs	152c4 <ftello64@plt+0x3e04>
   152b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   152b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   152b8:	add	r0, r0, r1
   152bc:	movw	r1, #36	; 0x24
   152c0:	strb	r1, [r0]
   152c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152c8:	add	r0, r0, #1
   152cc:	str	r0, [fp, #-44]	; 0xffffffd4
   152d0:	b	152d4 <ftello64@plt+0x3e14>
   152d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   152dc:	cmp	r0, r1
   152e0:	bcs	152f8 <ftello64@plt+0x3e38>
   152e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   152e8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   152ec:	add	r0, r0, r1
   152f0:	movw	r1, #39	; 0x27
   152f4:	strb	r1, [r0]
   152f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152fc:	add	r0, r0, #1
   15300:	str	r0, [fp, #-44]	; 0xffffffd4
   15304:	movw	r0, #1
   15308:	strb	r0, [fp, #-60]	; 0xffffffc4
   1530c:	b	15310 <ftello64@plt+0x3e50>
   15310:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15314:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15318:	cmp	r0, r1
   1531c:	bcs	15334 <ftello64@plt+0x3e74>
   15320:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15324:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15328:	add	r0, r0, r1
   1532c:	movw	r1, #92	; 0x5c
   15330:	strb	r1, [r0]
   15334:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15338:	add	r0, r0, #1
   1533c:	str	r0, [fp, #-44]	; 0xffffffd4
   15340:	b	15344 <ftello64@plt+0x3e84>
   15344:	b	15348 <ftello64@plt+0x3e88>
   15348:	b	1534c <ftello64@plt+0x3e8c>
   1534c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   15350:	tst	r0, #1
   15354:	beq	153d4 <ftello64@plt+0x3f14>
   15358:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   1535c:	tst	r0, #1
   15360:	bne	153d4 <ftello64@plt+0x3f14>
   15364:	b	15368 <ftello64@plt+0x3ea8>
   15368:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1536c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15370:	cmp	r0, r1
   15374:	bcs	1538c <ftello64@plt+0x3ecc>
   15378:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1537c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15380:	add	r0, r0, r1
   15384:	movw	r1, #39	; 0x27
   15388:	strb	r1, [r0]
   1538c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15390:	add	r0, r0, #1
   15394:	str	r0, [fp, #-44]	; 0xffffffd4
   15398:	b	1539c <ftello64@plt+0x3edc>
   1539c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   153a0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   153a4:	cmp	r0, r1
   153a8:	bcs	153c0 <ftello64@plt+0x3f00>
   153ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   153b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   153b4:	add	r0, r0, r1
   153b8:	movw	r1, #39	; 0x27
   153bc:	strb	r1, [r0]
   153c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   153c4:	add	r0, r0, #1
   153c8:	str	r0, [fp, #-44]	; 0xffffffd4
   153cc:	movw	r0, #0
   153d0:	strb	r0, [fp, #-60]	; 0xffffffc4
   153d4:	b	153d8 <ftello64@plt+0x3f18>
   153d8:	b	153dc <ftello64@plt+0x3f1c>
   153dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   153e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   153e4:	cmp	r0, r1
   153e8:	bcs	15400 <ftello64@plt+0x3f40>
   153ec:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   153f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   153f4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   153f8:	add	r1, r1, r2
   153fc:	strb	r0, [r1]
   15400:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15404:	add	r0, r0, #1
   15408:	str	r0, [fp, #-44]	; 0xffffffd4
   1540c:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   15410:	tst	r0, #1
   15414:	bne	15420 <ftello64@plt+0x3f60>
   15418:	movw	r0, #0
   1541c:	strb	r0, [fp, #-62]	; 0xffffffc2
   15420:	b	15424 <ftello64@plt+0x3f64>
   15424:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15428:	add	r0, r0, #1
   1542c:	str	r0, [fp, #-40]	; 0xffffffd8
   15430:	b	141d8 <ftello64@plt+0x2d18>
   15434:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15438:	cmp	r0, #0
   1543c:	bne	1545c <ftello64@plt+0x3f9c>
   15440:	ldr	r0, [fp, #8]
   15444:	cmp	r0, #2
   15448:	bne	1545c <ftello64@plt+0x3f9c>
   1544c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15450:	tst	r0, #1
   15454:	beq	1545c <ftello64@plt+0x3f9c>
   15458:	b	155b4 <ftello64@plt+0x40f4>
   1545c:	ldr	r0, [fp, #8]
   15460:	cmp	r0, #2
   15464:	bne	15504 <ftello64@plt+0x4044>
   15468:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1546c:	tst	r0, #1
   15470:	bne	15504 <ftello64@plt+0x4044>
   15474:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   15478:	tst	r0, #1
   1547c:	beq	15504 <ftello64@plt+0x4044>
   15480:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   15484:	tst	r0, #1
   15488:	beq	154d0 <ftello64@plt+0x4010>
   1548c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15490:	ldr	r1, [fp, #-48]	; 0xffffffd0
   15494:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15498:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1549c:	ldr	ip, [fp, #12]
   154a0:	ldr	lr, [fp, #16]
   154a4:	ldr	r4, [fp, #20]
   154a8:	ldr	r5, [fp, #24]
   154ac:	movw	r6, #5
   154b0:	str	r6, [sp]
   154b4:	str	ip, [sp, #4]
   154b8:	str	lr, [sp, #8]
   154bc:	str	r4, [sp, #12]
   154c0:	str	r5, [sp, #16]
   154c4:	bl	13ef0 <ftello64@plt+0x2a30>
   154c8:	str	r0, [fp, #-20]	; 0xffffffec
   154cc:	b	1561c <ftello64@plt+0x415c>
   154d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   154d4:	cmp	r0, #0
   154d8:	bne	154fc <ftello64@plt+0x403c>
   154dc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   154e0:	cmp	r0, #0
   154e4:	beq	154fc <ftello64@plt+0x403c>
   154e8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   154ec:	str	r0, [fp, #-28]	; 0xffffffe4
   154f0:	movw	r0, #0
   154f4:	str	r0, [fp, #-44]	; 0xffffffd4
   154f8:	b	13f98 <ftello64@plt+0x2ad8>
   154fc:	b	15500 <ftello64@plt+0x4040>
   15500:	b	15504 <ftello64@plt+0x4044>
   15504:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15508:	movw	r1, #0
   1550c:	cmp	r0, r1
   15510:	beq	15584 <ftello64@plt+0x40c4>
   15514:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15518:	tst	r0, #1
   1551c:	bne	15584 <ftello64@plt+0x40c4>
   15520:	b	15524 <ftello64@plt+0x4064>
   15524:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15528:	ldrsb	r0, [r0]
   1552c:	cmp	r0, #0
   15530:	beq	15580 <ftello64@plt+0x40c0>
   15534:	b	15538 <ftello64@plt+0x4078>
   15538:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1553c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15540:	cmp	r0, r1
   15544:	bcs	15560 <ftello64@plt+0x40a0>
   15548:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1554c:	ldrb	r0, [r0]
   15550:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15554:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15558:	add	r1, r1, r2
   1555c:	strb	r0, [r1]
   15560:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15564:	add	r0, r0, #1
   15568:	str	r0, [fp, #-44]	; 0xffffffd4
   1556c:	b	15570 <ftello64@plt+0x40b0>
   15570:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15574:	add	r0, r0, #1
   15578:	str	r0, [fp, #-52]	; 0xffffffcc
   1557c:	b	15524 <ftello64@plt+0x4064>
   15580:	b	15584 <ftello64@plt+0x40c4>
   15584:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15588:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1558c:	cmp	r0, r1
   15590:	bcs	155a8 <ftello64@plt+0x40e8>
   15594:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15598:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1559c:	add	r0, r0, r1
   155a0:	movw	r1, #0
   155a4:	strb	r1, [r0]
   155a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   155ac:	str	r0, [fp, #-20]	; 0xffffffec
   155b0:	b	1561c <ftello64@plt+0x415c>
   155b4:	ldr	r0, [fp, #8]
   155b8:	cmp	r0, #2
   155bc:	bne	155d4 <ftello64@plt+0x4114>
   155c0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   155c4:	tst	r0, #1
   155c8:	beq	155d4 <ftello64@plt+0x4114>
   155cc:	movw	r0, #4
   155d0:	str	r0, [fp, #8]
   155d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   155d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   155dc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   155e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   155e4:	ldr	ip, [fp, #8]
   155e8:	ldr	lr, [fp, #12]
   155ec:	mvn	r4, #2
   155f0:	and	lr, lr, r4
   155f4:	ldr	r4, [fp, #20]
   155f8:	ldr	r5, [fp, #24]
   155fc:	str	ip, [sp]
   15600:	str	lr, [sp, #4]
   15604:	movw	ip, #0
   15608:	str	ip, [sp, #8]
   1560c:	str	r4, [sp, #12]
   15610:	str	r5, [sp, #16]
   15614:	bl	13ef0 <ftello64@plt+0x2a30>
   15618:	str	r0, [fp, #-20]	; 0xffffffec
   1561c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15620:	sub	sp, fp, #16
   15624:	pop	{r4, r5, r6, sl, fp, pc}
   15628:	push	{fp, lr}
   1562c:	mov	fp, sp
   15630:	sub	sp, sp, #16
   15634:	str	r0, [fp, #-4]
   15638:	str	r1, [sp, #8]
   1563c:	str	r2, [sp, #4]
   15640:	ldr	r0, [fp, #-4]
   15644:	ldr	r1, [sp, #8]
   15648:	ldr	r3, [sp, #4]
   1564c:	movw	r2, #0
   15650:	bl	1565c <ftello64@plt+0x419c>
   15654:	mov	sp, fp
   15658:	pop	{fp, pc}
   1565c:	push	{r4, r5, r6, sl, fp, lr}
   15660:	add	fp, sp, #16
   15664:	sub	sp, sp, #72	; 0x48
   15668:	str	r0, [fp, #-20]	; 0xffffffec
   1566c:	str	r1, [fp, #-24]	; 0xffffffe8
   15670:	str	r2, [fp, #-28]	; 0xffffffe4
   15674:	str	r3, [fp, #-32]	; 0xffffffe0
   15678:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1567c:	movw	r1, #0
   15680:	cmp	r0, r1
   15684:	beq	15694 <ftello64@plt+0x41d4>
   15688:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1568c:	str	r0, [sp, #32]
   15690:	b	156a4 <ftello64@plt+0x41e4>
   15694:	movw	r0, #16804	; 0x41a4
   15698:	movt	r0, #3
   1569c:	str	r0, [sp, #32]
   156a0:	b	156a4 <ftello64@plt+0x41e4>
   156a4:	ldr	r0, [sp, #32]
   156a8:	str	r0, [fp, #-36]	; 0xffffffdc
   156ac:	bl	113ac <__errno_location@plt>
   156b0:	ldr	r0, [r0]
   156b4:	str	r0, [fp, #-40]	; 0xffffffd8
   156b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   156bc:	ldr	r0, [r0, #4]
   156c0:	ldr	lr, [fp, #-28]	; 0xffffffe4
   156c4:	movw	r1, #0
   156c8:	cmp	lr, r1
   156cc:	movw	lr, #0
   156d0:	movne	lr, #1
   156d4:	tst	lr, #1
   156d8:	mov	lr, r1
   156dc:	moveq	lr, #1
   156e0:	orr	r0, r0, lr
   156e4:	str	r0, [sp, #44]	; 0x2c
   156e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   156ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   156f0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   156f4:	ldr	r0, [r0]
   156f8:	ldr	lr, [sp, #44]	; 0x2c
   156fc:	ldr	ip, [fp, #-36]	; 0xffffffdc
   15700:	add	ip, ip, #8
   15704:	ldr	r4, [fp, #-36]	; 0xffffffdc
   15708:	ldr	r4, [r4, #40]	; 0x28
   1570c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   15710:	ldr	r5, [r5, #44]	; 0x2c
   15714:	str	r0, [sp, #28]
   15718:	mov	r0, r1
   1571c:	ldr	r6, [sp, #28]
   15720:	str	r6, [sp]
   15724:	str	lr, [sp, #4]
   15728:	str	ip, [sp, #8]
   1572c:	str	r4, [sp, #12]
   15730:	str	r5, [sp, #16]
   15734:	bl	13ef0 <ftello64@plt+0x2a30>
   15738:	add	r0, r0, #1
   1573c:	str	r0, [sp, #40]	; 0x28
   15740:	ldr	r0, [sp, #40]	; 0x28
   15744:	bl	18dcc <ftello64@plt+0x790c>
   15748:	str	r0, [sp, #36]	; 0x24
   1574c:	ldr	r0, [sp, #36]	; 0x24
   15750:	ldr	r1, [sp, #40]	; 0x28
   15754:	ldr	r2, [fp, #-20]	; 0xffffffec
   15758:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1575c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   15760:	ldr	ip, [ip]
   15764:	ldr	lr, [sp, #44]	; 0x2c
   15768:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1576c:	add	r4, r4, #8
   15770:	ldr	r5, [fp, #-36]	; 0xffffffdc
   15774:	ldr	r5, [r5, #40]	; 0x28
   15778:	ldr	r6, [fp, #-36]	; 0xffffffdc
   1577c:	ldr	r6, [r6, #44]	; 0x2c
   15780:	str	ip, [sp]
   15784:	str	lr, [sp, #4]
   15788:	str	r4, [sp, #8]
   1578c:	str	r5, [sp, #12]
   15790:	str	r6, [sp, #16]
   15794:	bl	13ef0 <ftello64@plt+0x2a30>
   15798:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1579c:	str	r0, [sp, #24]
   157a0:	str	r1, [sp, #20]
   157a4:	bl	113ac <__errno_location@plt>
   157a8:	ldr	r1, [sp, #20]
   157ac:	str	r1, [r0]
   157b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   157b4:	movw	r2, #0
   157b8:	cmp	r0, r2
   157bc:	beq	157d0 <ftello64@plt+0x4310>
   157c0:	ldr	r0, [sp, #40]	; 0x28
   157c4:	sub	r0, r0, #1
   157c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   157cc:	str	r0, [r1]
   157d0:	ldr	r0, [sp, #36]	; 0x24
   157d4:	sub	sp, fp, #16
   157d8:	pop	{r4, r5, r6, sl, fp, pc}
   157dc:	push	{fp, lr}
   157e0:	mov	fp, sp
   157e4:	sub	sp, sp, #8
   157e8:	movw	r0, #16684	; 0x412c
   157ec:	movt	r0, #3
   157f0:	ldr	r0, [r0]
   157f4:	str	r0, [sp, #4]
   157f8:	movw	r0, #1
   157fc:	str	r0, [sp]
   15800:	ldr	r0, [sp]
   15804:	movw	r1, #16688	; 0x4130
   15808:	movt	r1, #3
   1580c:	ldr	r1, [r1]
   15810:	cmp	r0, r1
   15814:	bge	1583c <ftello64@plt+0x437c>
   15818:	ldr	r0, [sp, #4]
   1581c:	ldr	r1, [sp]
   15820:	add	r0, r0, r1, lsl #3
   15824:	ldr	r0, [r0, #4]
   15828:	bl	1e54c <ftello64@plt+0xd08c>
   1582c:	ldr	r0, [sp]
   15830:	add	r0, r0, #1
   15834:	str	r0, [sp]
   15838:	b	15800 <ftello64@plt+0x4340>
   1583c:	ldr	r0, [sp, #4]
   15840:	ldr	r0, [r0, #4]
   15844:	movw	r1, #16852	; 0x41d4
   15848:	movt	r1, #3
   1584c:	cmp	r0, r1
   15850:	beq	1587c <ftello64@plt+0x43bc>
   15854:	ldr	r0, [sp, #4]
   15858:	ldr	r0, [r0, #4]
   1585c:	bl	1e54c <ftello64@plt+0xd08c>
   15860:	movw	r0, #256	; 0x100
   15864:	movw	lr, #16692	; 0x4134
   15868:	movt	lr, #3
   1586c:	str	r0, [lr]
   15870:	movw	r0, #16852	; 0x41d4
   15874:	movt	r0, #3
   15878:	str	r0, [lr, #4]
   1587c:	ldr	r0, [sp, #4]
   15880:	movw	r1, #16692	; 0x4134
   15884:	movt	r1, #3
   15888:	cmp	r0, r1
   1588c:	beq	158ac <ftello64@plt+0x43ec>
   15890:	ldr	r0, [sp, #4]
   15894:	bl	1e54c <ftello64@plt+0xd08c>
   15898:	movw	r0, #16684	; 0x412c
   1589c:	movt	r0, #3
   158a0:	movw	lr, #16692	; 0x4134
   158a4:	movt	lr, #3
   158a8:	str	lr, [r0]
   158ac:	movw	r0, #16688	; 0x4130
   158b0:	movt	r0, #3
   158b4:	movw	r1, #1
   158b8:	str	r1, [r0]
   158bc:	mov	sp, fp
   158c0:	pop	{fp, pc}
   158c4:	push	{fp, lr}
   158c8:	mov	fp, sp
   158cc:	sub	sp, sp, #8
   158d0:	str	r0, [sp, #4]
   158d4:	str	r1, [sp]
   158d8:	ldr	r0, [sp, #4]
   158dc:	ldr	r1, [sp]
   158e0:	mvn	r2, #0
   158e4:	movw	r3, #16804	; 0x41a4
   158e8:	movt	r3, #3
   158ec:	bl	158f8 <ftello64@plt+0x4438>
   158f0:	mov	sp, fp
   158f4:	pop	{fp, pc}
   158f8:	push	{r4, r5, r6, sl, fp, lr}
   158fc:	add	fp, sp, #16
   15900:	sub	sp, sp, #88	; 0x58
   15904:	str	r0, [fp, #-20]	; 0xffffffec
   15908:	str	r1, [fp, #-24]	; 0xffffffe8
   1590c:	str	r2, [fp, #-28]	; 0xffffffe4
   15910:	str	r3, [fp, #-32]	; 0xffffffe0
   15914:	bl	113ac <__errno_location@plt>
   15918:	ldr	r1, [pc, #676]	; 15bc4 <ftello64@plt+0x4704>
   1591c:	ldr	r0, [r0]
   15920:	str	r0, [fp, #-36]	; 0xffffffdc
   15924:	movw	r0, #16684	; 0x412c
   15928:	movt	r0, #3
   1592c:	ldr	r0, [r0]
   15930:	str	r0, [fp, #-40]	; 0xffffffd8
   15934:	str	r1, [fp, #-44]	; 0xffffffd4
   15938:	ldr	r0, [fp, #-20]	; 0xffffffec
   1593c:	movw	r1, #0
   15940:	cmp	r1, r0
   15944:	bgt	15958 <ftello64@plt+0x4498>
   15948:	ldr	r0, [fp, #-20]	; 0xffffffec
   1594c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15950:	cmp	r0, r1
   15954:	blt	1595c <ftello64@plt+0x449c>
   15958:	bl	11490 <abort@plt>
   1595c:	movw	r0, #16688	; 0x4130
   15960:	movt	r0, #3
   15964:	ldr	r0, [r0]
   15968:	ldr	r1, [fp, #-20]	; 0xffffffec
   1596c:	cmp	r0, r1
   15970:	bgt	15a68 <ftello64@plt+0x45a8>
   15974:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15978:	movw	r1, #16692	; 0x4134
   1597c:	movt	r1, #3
   15980:	cmp	r0, r1
   15984:	movw	r0, #0
   15988:	moveq	r0, #1
   1598c:	and	r0, r0, #1
   15990:	strb	r0, [fp, #-45]	; 0xffffffd3
   15994:	movw	r0, #16688	; 0x4130
   15998:	movt	r0, #3
   1599c:	ldr	r0, [r0]
   159a0:	str	r0, [sp, #52]	; 0x34
   159a4:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   159a8:	tst	r0, #1
   159ac:	beq	159bc <ftello64@plt+0x44fc>
   159b0:	movw	r0, #0
   159b4:	str	r0, [sp, #32]
   159b8:	b	159c4 <ftello64@plt+0x4504>
   159bc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   159c0:	str	r0, [sp, #32]
   159c4:	ldr	r0, [sp, #32]
   159c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   159cc:	movw	r2, #16688	; 0x4130
   159d0:	movt	r2, #3
   159d4:	ldr	r2, [r2]
   159d8:	sub	r1, r1, r2
   159dc:	add	r2, r1, #1
   159e0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   159e4:	add	r1, sp, #52	; 0x34
   159e8:	movw	ip, #8
   159ec:	str	ip, [sp]
   159f0:	bl	19008 <ftello64@plt+0x7b48>
   159f4:	str	r0, [fp, #-40]	; 0xffffffd8
   159f8:	movw	r1, #16684	; 0x412c
   159fc:	movt	r1, #3
   15a00:	str	r0, [r1]
   15a04:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   15a08:	tst	r0, #1
   15a0c:	beq	15a2c <ftello64@plt+0x456c>
   15a10:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15a14:	movw	r1, #16692	; 0x4134
   15a18:	movt	r1, #3
   15a1c:	ldr	r2, [r1]
   15a20:	str	r2, [r0]
   15a24:	ldr	r1, [r1, #4]
   15a28:	str	r1, [r0, #4]
   15a2c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15a30:	movw	r1, #16688	; 0x4130
   15a34:	movt	r1, #3
   15a38:	ldr	r1, [r1]
   15a3c:	add	r0, r0, r1, lsl #3
   15a40:	ldr	r2, [sp, #52]	; 0x34
   15a44:	sub	r1, r2, r1
   15a48:	lsl	r2, r1, #3
   15a4c:	movw	r1, #0
   15a50:	and	r1, r1, #255	; 0xff
   15a54:	bl	113d0 <memset@plt>
   15a58:	ldr	r0, [sp, #52]	; 0x34
   15a5c:	movw	r1, #16688	; 0x4130
   15a60:	movt	r1, #3
   15a64:	str	r0, [r1]
   15a68:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15a6c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15a70:	ldr	r0, [r0, r1, lsl #3]
   15a74:	str	r0, [sp, #48]	; 0x30
   15a78:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15a7c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15a80:	add	r0, r0, r1, lsl #3
   15a84:	ldr	r0, [r0, #4]
   15a88:	str	r0, [sp, #44]	; 0x2c
   15a8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15a90:	ldr	r0, [r0, #4]
   15a94:	orr	r0, r0, #1
   15a98:	str	r0, [sp, #40]	; 0x28
   15a9c:	ldr	r0, [sp, #44]	; 0x2c
   15aa0:	ldr	r1, [sp, #48]	; 0x30
   15aa4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15aa8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15aac:	ldr	ip, [fp, #-32]	; 0xffffffe0
   15ab0:	ldr	ip, [ip]
   15ab4:	ldr	lr, [sp, #40]	; 0x28
   15ab8:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15abc:	add	r4, r4, #8
   15ac0:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15ac4:	ldr	r5, [r5, #40]	; 0x28
   15ac8:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15acc:	ldr	r6, [r6, #44]	; 0x2c
   15ad0:	str	ip, [sp]
   15ad4:	str	lr, [sp, #4]
   15ad8:	str	r4, [sp, #8]
   15adc:	str	r5, [sp, #12]
   15ae0:	str	r6, [sp, #16]
   15ae4:	bl	13ef0 <ftello64@plt+0x2a30>
   15ae8:	str	r0, [sp, #36]	; 0x24
   15aec:	ldr	r0, [sp, #48]	; 0x30
   15af0:	ldr	r1, [sp, #36]	; 0x24
   15af4:	cmp	r0, r1
   15af8:	bhi	15ba4 <ftello64@plt+0x46e4>
   15afc:	ldr	r0, [sp, #36]	; 0x24
   15b00:	add	r0, r0, #1
   15b04:	str	r0, [sp, #48]	; 0x30
   15b08:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15b0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   15b10:	add	r1, r1, r2, lsl #3
   15b14:	str	r0, [r1]
   15b18:	ldr	r0, [sp, #44]	; 0x2c
   15b1c:	movw	r1, #16852	; 0x41d4
   15b20:	movt	r1, #3
   15b24:	cmp	r0, r1
   15b28:	beq	15b34 <ftello64@plt+0x4674>
   15b2c:	ldr	r0, [sp, #44]	; 0x2c
   15b30:	bl	1e54c <ftello64@plt+0xd08c>
   15b34:	ldr	r0, [sp, #48]	; 0x30
   15b38:	bl	18dcc <ftello64@plt+0x790c>
   15b3c:	mov	lr, r0
   15b40:	str	r0, [sp, #44]	; 0x2c
   15b44:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15b48:	ldr	r1, [fp, #-20]	; 0xffffffec
   15b4c:	add	r0, r0, r1, lsl #3
   15b50:	str	lr, [r0, #4]
   15b54:	ldr	r0, [sp, #44]	; 0x2c
   15b58:	ldr	r1, [sp, #48]	; 0x30
   15b5c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15b60:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15b64:	ldr	lr, [fp, #-32]	; 0xffffffe0
   15b68:	ldr	lr, [lr]
   15b6c:	ldr	ip, [sp, #40]	; 0x28
   15b70:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15b74:	add	r4, r4, #8
   15b78:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15b7c:	ldr	r5, [r5, #40]	; 0x28
   15b80:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15b84:	ldr	r6, [r6, #44]	; 0x2c
   15b88:	str	lr, [sp]
   15b8c:	str	ip, [sp, #4]
   15b90:	str	r4, [sp, #8]
   15b94:	str	r5, [sp, #12]
   15b98:	str	r6, [sp, #16]
   15b9c:	bl	13ef0 <ftello64@plt+0x2a30>
   15ba0:	str	r0, [sp, #28]
   15ba4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15ba8:	str	r0, [sp, #24]
   15bac:	bl	113ac <__errno_location@plt>
   15bb0:	ldr	lr, [sp, #24]
   15bb4:	str	lr, [r0]
   15bb8:	ldr	r0, [sp, #44]	; 0x2c
   15bbc:	sub	sp, fp, #16
   15bc0:	pop	{r4, r5, r6, sl, fp, pc}
   15bc4:	svcvc	0x00ffffff
   15bc8:	push	{fp, lr}
   15bcc:	mov	fp, sp
   15bd0:	sub	sp, sp, #16
   15bd4:	str	r0, [fp, #-4]
   15bd8:	str	r1, [sp, #8]
   15bdc:	str	r2, [sp, #4]
   15be0:	ldr	r0, [fp, #-4]
   15be4:	ldr	r1, [sp, #8]
   15be8:	ldr	r2, [sp, #4]
   15bec:	movw	r3, #16804	; 0x41a4
   15bf0:	movt	r3, #3
   15bf4:	bl	158f8 <ftello64@plt+0x4438>
   15bf8:	mov	sp, fp
   15bfc:	pop	{fp, pc}
   15c00:	push	{fp, lr}
   15c04:	mov	fp, sp
   15c08:	sub	sp, sp, #8
   15c0c:	str	r0, [sp, #4]
   15c10:	ldr	r1, [sp, #4]
   15c14:	movw	r0, #0
   15c18:	bl	158c4 <ftello64@plt+0x4404>
   15c1c:	mov	sp, fp
   15c20:	pop	{fp, pc}
   15c24:	push	{fp, lr}
   15c28:	mov	fp, sp
   15c2c:	sub	sp, sp, #8
   15c30:	str	r0, [sp, #4]
   15c34:	str	r1, [sp]
   15c38:	ldr	r1, [sp, #4]
   15c3c:	ldr	r2, [sp]
   15c40:	movw	r0, #0
   15c44:	bl	15bc8 <ftello64@plt+0x4708>
   15c48:	mov	sp, fp
   15c4c:	pop	{fp, pc}
   15c50:	push	{fp, lr}
   15c54:	mov	fp, sp
   15c58:	sub	sp, sp, #64	; 0x40
   15c5c:	str	r0, [fp, #-4]
   15c60:	str	r1, [fp, #-8]
   15c64:	str	r2, [fp, #-12]
   15c68:	ldr	r1, [fp, #-8]
   15c6c:	add	r0, sp, #4
   15c70:	bl	15c90 <ftello64@plt+0x47d0>
   15c74:	ldr	r0, [fp, #-4]
   15c78:	ldr	r1, [fp, #-12]
   15c7c:	mvn	r2, #0
   15c80:	add	r3, sp, #4
   15c84:	bl	158f8 <ftello64@plt+0x4438>
   15c88:	mov	sp, fp
   15c8c:	pop	{fp, pc}
   15c90:	push	{fp, lr}
   15c94:	mov	fp, sp
   15c98:	sub	sp, sp, #8
   15c9c:	str	r1, [sp, #4]
   15ca0:	mov	r1, r0
   15ca4:	str	r0, [sp]
   15ca8:	mov	r0, r1
   15cac:	movw	r1, #0
   15cb0:	and	r1, r1, #255	; 0xff
   15cb4:	movw	r2, #48	; 0x30
   15cb8:	bl	113d0 <memset@plt>
   15cbc:	ldr	r0, [sp, #4]
   15cc0:	cmp	r0, #10
   15cc4:	bne	15ccc <ftello64@plt+0x480c>
   15cc8:	bl	11490 <abort@plt>
   15ccc:	ldr	r0, [sp, #4]
   15cd0:	ldr	r1, [sp]
   15cd4:	str	r0, [r1]
   15cd8:	mov	sp, fp
   15cdc:	pop	{fp, pc}
   15ce0:	push	{fp, lr}
   15ce4:	mov	fp, sp
   15ce8:	sub	sp, sp, #64	; 0x40
   15cec:	str	r0, [fp, #-4]
   15cf0:	str	r1, [fp, #-8]
   15cf4:	str	r2, [fp, #-12]
   15cf8:	str	r3, [fp, #-16]
   15cfc:	ldr	r1, [fp, #-8]
   15d00:	mov	r0, sp
   15d04:	bl	15c90 <ftello64@plt+0x47d0>
   15d08:	ldr	r0, [fp, #-4]
   15d0c:	ldr	r1, [fp, #-12]
   15d10:	ldr	r2, [fp, #-16]
   15d14:	mov	r3, sp
   15d18:	bl	158f8 <ftello64@plt+0x4438>
   15d1c:	mov	sp, fp
   15d20:	pop	{fp, pc}
   15d24:	push	{fp, lr}
   15d28:	mov	fp, sp
   15d2c:	sub	sp, sp, #8
   15d30:	str	r0, [sp, #4]
   15d34:	str	r1, [sp]
   15d38:	ldr	r1, [sp, #4]
   15d3c:	ldr	r2, [sp]
   15d40:	movw	r0, #0
   15d44:	bl	15c50 <ftello64@plt+0x4790>
   15d48:	mov	sp, fp
   15d4c:	pop	{fp, pc}
   15d50:	push	{fp, lr}
   15d54:	mov	fp, sp
   15d58:	sub	sp, sp, #16
   15d5c:	str	r0, [fp, #-4]
   15d60:	str	r1, [sp, #8]
   15d64:	str	r2, [sp, #4]
   15d68:	ldr	r1, [fp, #-4]
   15d6c:	ldr	r2, [sp, #8]
   15d70:	ldr	r3, [sp, #4]
   15d74:	movw	r0, #0
   15d78:	bl	15ce0 <ftello64@plt+0x4820>
   15d7c:	mov	sp, fp
   15d80:	pop	{fp, pc}
   15d84:	push	{fp, lr}
   15d88:	mov	fp, sp
   15d8c:	sub	sp, sp, #72	; 0x48
   15d90:	movw	r3, #16804	; 0x41a4
   15d94:	movt	r3, #3
   15d98:	str	r0, [fp, #-4]
   15d9c:	str	r1, [fp, #-8]
   15da0:	strb	r2, [fp, #-9]
   15da4:	add	r0, sp, #12
   15da8:	mov	r1, r0
   15dac:	str	r0, [sp, #8]
   15db0:	mov	r0, r1
   15db4:	mov	r1, r3
   15db8:	movw	r2, #48	; 0x30
   15dbc:	bl	1122c <memcpy@plt>
   15dc0:	ldr	r0, [sp, #8]
   15dc4:	ldrb	r1, [fp, #-9]
   15dc8:	movw	r2, #1
   15dcc:	bl	13c94 <ftello64@plt+0x27d4>
   15dd0:	ldr	r1, [fp, #-4]
   15dd4:	ldr	r2, [fp, #-8]
   15dd8:	movw	r3, #0
   15ddc:	str	r0, [sp, #4]
   15de0:	mov	r0, r3
   15de4:	add	r3, sp, #12
   15de8:	bl	158f8 <ftello64@plt+0x4438>
   15dec:	mov	sp, fp
   15df0:	pop	{fp, pc}
   15df4:	push	{fp, lr}
   15df8:	mov	fp, sp
   15dfc:	sub	sp, sp, #8
   15e00:	str	r0, [sp, #4]
   15e04:	strb	r1, [sp, #3]
   15e08:	ldr	r0, [sp, #4]
   15e0c:	mvn	r1, #0
   15e10:	ldrb	r2, [sp, #3]
   15e14:	bl	15d84 <ftello64@plt+0x48c4>
   15e18:	mov	sp, fp
   15e1c:	pop	{fp, pc}
   15e20:	push	{fp, lr}
   15e24:	mov	fp, sp
   15e28:	sub	sp, sp, #8
   15e2c:	str	r0, [sp, #4]
   15e30:	ldr	r0, [sp, #4]
   15e34:	movw	r1, #58	; 0x3a
   15e38:	and	r1, r1, #255	; 0xff
   15e3c:	bl	15df4 <ftello64@plt+0x4934>
   15e40:	mov	sp, fp
   15e44:	pop	{fp, pc}
   15e48:	push	{fp, lr}
   15e4c:	mov	fp, sp
   15e50:	sub	sp, sp, #8
   15e54:	str	r0, [sp, #4]
   15e58:	str	r1, [sp]
   15e5c:	ldr	r0, [sp, #4]
   15e60:	ldr	r1, [sp]
   15e64:	movw	r2, #58	; 0x3a
   15e68:	and	r2, r2, #255	; 0xff
   15e6c:	bl	15d84 <ftello64@plt+0x48c4>
   15e70:	mov	sp, fp
   15e74:	pop	{fp, pc}
   15e78:	push	{fp, lr}
   15e7c:	mov	fp, sp
   15e80:	sub	sp, sp, #120	; 0x78
   15e84:	str	r0, [fp, #-4]
   15e88:	str	r1, [fp, #-8]
   15e8c:	str	r2, [fp, #-12]
   15e90:	ldr	r1, [fp, #-8]
   15e94:	add	r0, sp, #12
   15e98:	bl	15c90 <ftello64@plt+0x47d0>
   15e9c:	add	r0, sp, #60	; 0x3c
   15ea0:	mov	r1, r0
   15ea4:	add	r2, sp, #12
   15ea8:	str	r0, [sp, #8]
   15eac:	mov	r0, r1
   15eb0:	mov	r1, r2
   15eb4:	movw	r2, #48	; 0x30
   15eb8:	bl	1122c <memcpy@plt>
   15ebc:	ldr	r0, [sp, #8]
   15ec0:	movw	r1, #58	; 0x3a
   15ec4:	and	r1, r1, #255	; 0xff
   15ec8:	movw	r2, #1
   15ecc:	bl	13c94 <ftello64@plt+0x27d4>
   15ed0:	ldr	r1, [fp, #-4]
   15ed4:	ldr	r2, [fp, #-12]
   15ed8:	str	r0, [sp, #4]
   15edc:	mov	r0, r1
   15ee0:	mov	r1, r2
   15ee4:	mvn	r2, #0
   15ee8:	add	r3, sp, #60	; 0x3c
   15eec:	bl	158f8 <ftello64@plt+0x4438>
   15ef0:	mov	sp, fp
   15ef4:	pop	{fp, pc}
   15ef8:	push	{fp, lr}
   15efc:	mov	fp, sp
   15f00:	sub	sp, sp, #24
   15f04:	str	r0, [fp, #-4]
   15f08:	str	r1, [fp, #-8]
   15f0c:	str	r2, [sp, #12]
   15f10:	str	r3, [sp, #8]
   15f14:	ldr	r0, [fp, #-4]
   15f18:	ldr	r1, [fp, #-8]
   15f1c:	ldr	r2, [sp, #12]
   15f20:	ldr	r3, [sp, #8]
   15f24:	mvn	ip, #0
   15f28:	str	ip, [sp]
   15f2c:	bl	15f38 <ftello64@plt+0x4a78>
   15f30:	mov	sp, fp
   15f34:	pop	{fp, pc}
   15f38:	push	{fp, lr}
   15f3c:	mov	fp, sp
   15f40:	sub	sp, sp, #72	; 0x48
   15f44:	ldr	ip, [fp, #8]
   15f48:	movw	lr, #16804	; 0x41a4
   15f4c:	movt	lr, #3
   15f50:	str	r0, [fp, #-4]
   15f54:	str	r1, [fp, #-8]
   15f58:	str	r2, [fp, #-12]
   15f5c:	str	r3, [fp, #-16]
   15f60:	add	r0, sp, #8
   15f64:	mov	r1, r0
   15f68:	str	r0, [sp, #4]
   15f6c:	mov	r0, r1
   15f70:	mov	r1, lr
   15f74:	movw	r2, #48	; 0x30
   15f78:	str	ip, [sp]
   15f7c:	bl	1122c <memcpy@plt>
   15f80:	ldr	r1, [fp, #-8]
   15f84:	ldr	r2, [fp, #-12]
   15f88:	ldr	r0, [sp, #4]
   15f8c:	bl	13d94 <ftello64@plt+0x28d4>
   15f90:	ldr	r0, [fp, #-4]
   15f94:	ldr	r1, [fp, #-16]
   15f98:	ldr	r2, [fp, #8]
   15f9c:	add	r3, sp, #8
   15fa0:	bl	158f8 <ftello64@plt+0x4438>
   15fa4:	mov	sp, fp
   15fa8:	pop	{fp, pc}
   15fac:	push	{fp, lr}
   15fb0:	mov	fp, sp
   15fb4:	sub	sp, sp, #16
   15fb8:	str	r0, [fp, #-4]
   15fbc:	str	r1, [sp, #8]
   15fc0:	str	r2, [sp, #4]
   15fc4:	ldr	r1, [fp, #-4]
   15fc8:	ldr	r2, [sp, #8]
   15fcc:	ldr	r3, [sp, #4]
   15fd0:	movw	r0, #0
   15fd4:	bl	15ef8 <ftello64@plt+0x4a38>
   15fd8:	mov	sp, fp
   15fdc:	pop	{fp, pc}
   15fe0:	push	{fp, lr}
   15fe4:	mov	fp, sp
   15fe8:	sub	sp, sp, #24
   15fec:	str	r0, [fp, #-4]
   15ff0:	str	r1, [fp, #-8]
   15ff4:	str	r2, [sp, #12]
   15ff8:	str	r3, [sp, #8]
   15ffc:	ldr	r1, [fp, #-4]
   16000:	ldr	r2, [fp, #-8]
   16004:	ldr	r3, [sp, #12]
   16008:	ldr	r0, [sp, #8]
   1600c:	movw	ip, #0
   16010:	str	r0, [sp, #4]
   16014:	mov	r0, ip
   16018:	ldr	ip, [sp, #4]
   1601c:	str	ip, [sp]
   16020:	bl	15f38 <ftello64@plt+0x4a78>
   16024:	mov	sp, fp
   16028:	pop	{fp, pc}
   1602c:	push	{fp, lr}
   16030:	mov	fp, sp
   16034:	sub	sp, sp, #16
   16038:	str	r0, [fp, #-4]
   1603c:	str	r1, [sp, #8]
   16040:	str	r2, [sp, #4]
   16044:	ldr	r0, [fp, #-4]
   16048:	ldr	r1, [sp, #8]
   1604c:	ldr	r2, [sp, #4]
   16050:	movw	r3, #16700	; 0x413c
   16054:	movt	r3, #3
   16058:	bl	158f8 <ftello64@plt+0x4438>
   1605c:	mov	sp, fp
   16060:	pop	{fp, pc}
   16064:	push	{fp, lr}
   16068:	mov	fp, sp
   1606c:	sub	sp, sp, #8
   16070:	str	r0, [sp, #4]
   16074:	str	r1, [sp]
   16078:	ldr	r1, [sp, #4]
   1607c:	ldr	r2, [sp]
   16080:	movw	r0, #0
   16084:	bl	1602c <ftello64@plt+0x4b6c>
   16088:	mov	sp, fp
   1608c:	pop	{fp, pc}
   16090:	push	{fp, lr}
   16094:	mov	fp, sp
   16098:	sub	sp, sp, #8
   1609c:	str	r0, [sp, #4]
   160a0:	str	r1, [sp]
   160a4:	ldr	r0, [sp, #4]
   160a8:	ldr	r1, [sp]
   160ac:	mvn	r2, #0
   160b0:	bl	1602c <ftello64@plt+0x4b6c>
   160b4:	mov	sp, fp
   160b8:	pop	{fp, pc}
   160bc:	push	{fp, lr}
   160c0:	mov	fp, sp
   160c4:	sub	sp, sp, #8
   160c8:	str	r0, [sp, #4]
   160cc:	ldr	r1, [sp, #4]
   160d0:	movw	r0, #0
   160d4:	bl	16090 <ftello64@plt+0x4bd0>
   160d8:	mov	sp, fp
   160dc:	pop	{fp, pc}
   160e0:	push	{fp, lr}
   160e4:	mov	fp, sp
   160e8:	sub	sp, sp, #24
   160ec:	str	r0, [fp, #-8]
   160f0:	str	r1, [sp, #12]
   160f4:	ldr	r0, [fp, #-8]
   160f8:	bl	1137c <gettext@plt>
   160fc:	str	r0, [sp, #8]
   16100:	ldr	r0, [sp, #8]
   16104:	ldr	r1, [fp, #-8]
   16108:	cmp	r0, r1
   1610c:	beq	1611c <ftello64@plt+0x4c5c>
   16110:	ldr	r0, [sp, #8]
   16114:	str	r0, [fp, #-4]
   16118:	b	161e8 <ftello64@plt+0x4d28>
   1611c:	bl	203d0 <ftello64@plt+0xef10>
   16120:	str	r0, [sp, #4]
   16124:	ldr	r0, [sp, #4]
   16128:	movw	r1, #12847	; 0x322f
   1612c:	movt	r1, #2
   16130:	bl	1e1c0 <ftello64@plt+0xcd00>
   16134:	cmp	r0, #0
   16138:	bne	16170 <ftello64@plt+0x4cb0>
   1613c:	ldr	r0, [fp, #-8]
   16140:	ldrb	r0, [r0]
   16144:	cmp	r0, #96	; 0x60
   16148:	movw	r0, #0
   1614c:	moveq	r0, #1
   16150:	tst	r0, #1
   16154:	movw	r0, #12857	; 0x3239
   16158:	movt	r0, #2
   1615c:	movw	r1, #12853	; 0x3235
   16160:	movt	r1, #2
   16164:	movne	r0, r1
   16168:	str	r0, [fp, #-4]
   1616c:	b	161e8 <ftello64@plt+0x4d28>
   16170:	ldr	r0, [sp, #4]
   16174:	movw	r1, #12861	; 0x323d
   16178:	movt	r1, #2
   1617c:	bl	1e1c0 <ftello64@plt+0xcd00>
   16180:	cmp	r0, #0
   16184:	bne	161bc <ftello64@plt+0x4cfc>
   16188:	ldr	r0, [fp, #-8]
   1618c:	ldrb	r0, [r0]
   16190:	cmp	r0, #96	; 0x60
   16194:	movw	r0, #0
   16198:	moveq	r0, #1
   1619c:	tst	r0, #1
   161a0:	movw	r0, #12873	; 0x3249
   161a4:	movt	r0, #2
   161a8:	movw	r1, #12869	; 0x3245
   161ac:	movt	r1, #2
   161b0:	movne	r0, r1
   161b4:	str	r0, [fp, #-4]
   161b8:	b	161e8 <ftello64@plt+0x4d28>
   161bc:	ldr	r0, [sp, #12]
   161c0:	cmp	r0, #9
   161c4:	movw	r0, #0
   161c8:	moveq	r0, #1
   161cc:	tst	r0, #1
   161d0:	movw	r0, #12845	; 0x322d
   161d4:	movt	r0, #2
   161d8:	movw	r1, #12841	; 0x3229
   161dc:	movt	r1, #2
   161e0:	movne	r0, r1
   161e4:	str	r0, [fp, #-4]
   161e8:	ldr	r0, [fp, #-4]
   161ec:	mov	sp, fp
   161f0:	pop	{fp, pc}
   161f4:	push	{fp, lr}
   161f8:	mov	fp, sp
   161fc:	sub	sp, sp, #8
   16200:	str	r0, [sp, #4]
   16204:	mov	r0, #24
   16208:	bl	18d54 <ftello64@plt+0x7894>
   1620c:	str	r0, [sp]
   16210:	ldr	r0, [sp, #4]
   16214:	ldr	lr, [sp]
   16218:	str	r0, [lr]
   1621c:	ldr	r0, [sp]
   16220:	mov	lr, #0
   16224:	str	lr, [r0, #20]
   16228:	str	lr, [r0, #16]
   1622c:	ldr	r0, [sp]
   16230:	str	lr, [r0, #12]
   16234:	str	lr, [r0, #8]
   16238:	ldr	r0, [sp]
   1623c:	mov	sp, fp
   16240:	pop	{fp, pc}
   16244:	push	{fp, lr}
   16248:	mov	fp, sp
   1624c:	sub	sp, sp, #16
   16250:	str	r0, [fp, #-4]
   16254:	str	r1, [sp, #8]
   16258:	ldr	r0, [fp, #-4]
   1625c:	ldr	r1, [sp, #8]
   16260:	bl	16bf8 <ftello64@plt+0x5738>
   16264:	str	r0, [sp, #4]
   16268:	ldr	r0, [sp, #4]
   1626c:	movw	r1, #0
   16270:	cmp	r0, r1
   16274:	beq	16288 <ftello64@plt+0x4dc8>
   16278:	ldr	r0, [sp, #4]
   1627c:	bl	161f4 <ftello64@plt+0x4d34>
   16280:	str	r0, [sp]
   16284:	b	16294 <ftello64@plt+0x4dd4>
   16288:	movw	r0, #0
   1628c:	str	r0, [sp]
   16290:	b	16294 <ftello64@plt+0x4dd4>
   16294:	ldr	r0, [sp]
   16298:	mov	sp, fp
   1629c:	pop	{fp, pc}
   162a0:	sub	sp, sp, #4
   162a4:	str	r0, [sp]
   162a8:	ldr	r0, [sp]
   162ac:	ldr	r0, [r0]
   162b0:	add	sp, sp, #4
   162b4:	bx	lr
   162b8:	push	{fp, lr}
   162bc:	mov	fp, sp
   162c0:	sub	sp, sp, #160	; 0xa0
   162c4:	str	r0, [fp, #-12]
   162c8:	str	r3, [fp, #-20]	; 0xffffffec
   162cc:	str	r2, [fp, #-24]	; 0xffffffe8
   162d0:	ldr	r0, [fp, #-12]
   162d4:	ldr	r0, [r0]
   162d8:	str	r0, [fp, #-28]	; 0xffffffe4
   162dc:	ldr	r0, [fp, #-12]
   162e0:	ldr	r2, [r0, #8]
   162e4:	ldr	r0, [r0, #12]
   162e8:	str	r0, [fp, #-36]	; 0xffffffdc
   162ec:	str	r2, [fp, #-40]	; 0xffffffd8
   162f0:	ldr	r0, [fp, #-12]
   162f4:	ldr	r2, [r0, #16]
   162f8:	ldr	r0, [r0, #20]
   162fc:	str	r0, [fp, #-44]	; 0xffffffd4
   16300:	str	r2, [fp, #-48]	; 0xffffffd0
   16304:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16308:	ldr	r2, [fp, #-20]	; 0xffffffec
   1630c:	adds	r0, r0, #1
   16310:	adc	r2, r2, #0
   16314:	str	r0, [fp, #-56]	; 0xffffffc8
   16318:	str	r2, [fp, #-52]	; 0xffffffcc
   1631c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16320:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16324:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16328:	ldr	r3, [fp, #-20]	; 0xffffffec
   1632c:	subs	r0, r0, r2
   16330:	sbcs	r1, r1, r3
   16334:	str	r0, [sp, #44]	; 0x2c
   16338:	str	r1, [sp, #40]	; 0x28
   1633c:	bcs	16440 <ftello64@plt+0x4f80>
   16340:	b	16344 <ftello64@plt+0x4e84>
   16344:	mov	r0, #0
   16348:	str	r0, [fp, #-60]	; 0xffffffc4
   1634c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16350:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16354:	str	r1, [fp, #-68]	; 0xffffffbc
   16358:	str	r0, [fp, #-72]	; 0xffffffb8
   1635c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16360:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16364:	bl	165e8 <ftello64@plt+0x5128>
   16368:	adds	r0, r0, #255	; 0xff
   1636c:	adc	r1, r1, #0
   16370:	str	r0, [fp, #-72]	; 0xffffffb8
   16374:	str	r1, [fp, #-68]	; 0xffffffbc
   16378:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1637c:	add	r0, r0, #1
   16380:	str	r0, [fp, #-60]	; 0xffffffc4
   16384:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16388:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1638c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16390:	ldr	r3, [fp, #-20]	; 0xffffffec
   16394:	subs	r0, r0, r2
   16398:	sbcs	r1, r1, r3
   1639c:	str	r0, [sp, #36]	; 0x24
   163a0:	str	r1, [sp, #32]
   163a4:	bcc	1635c <ftello64@plt+0x4e9c>
   163a8:	b	163ac <ftello64@plt+0x4eec>
   163ac:	add	r1, sp, #80	; 0x50
   163b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   163b4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   163b8:	bl	16f6c <ftello64@plt+0x5aac>
   163bc:	movw	r0, #0
   163c0:	str	r0, [fp, #-60]	; 0xffffffc4
   163c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   163c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   163cc:	bl	165e8 <ftello64@plt+0x5128>
   163d0:	ldr	lr, [fp, #-60]	; 0xffffffc4
   163d4:	add	r2, sp, #80	; 0x50
   163d8:	ldrb	r2, [r2, lr]
   163dc:	adds	r0, r0, r2
   163e0:	adc	r1, r1, #0
   163e4:	str	r0, [fp, #-40]	; 0xffffffd8
   163e8:	str	r1, [fp, #-36]	; 0xffffffdc
   163ec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   163f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   163f4:	bl	165e8 <ftello64@plt+0x5128>
   163f8:	adds	r0, r0, #255	; 0xff
   163fc:	adc	r1, r1, #0
   16400:	str	r0, [fp, #-48]	; 0xffffffd0
   16404:	str	r1, [fp, #-44]	; 0xffffffd4
   16408:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1640c:	add	r0, r0, #1
   16410:	str	r0, [fp, #-60]	; 0xffffffc4
   16414:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16418:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1641c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16420:	ldr	r3, [fp, #-20]	; 0xffffffec
   16424:	subs	r0, r0, r2
   16428:	sbcs	r1, r1, r3
   1642c:	str	r0, [sp, #28]
   16430:	str	r1, [sp, #24]
   16434:	bcc	163c4 <ftello64@plt+0x4f04>
   16438:	b	1643c <ftello64@plt+0x4f7c>
   1643c:	b	16440 <ftello64@plt+0x4f80>
   16440:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16444:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16448:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1644c:	ldr	r3, [fp, #-20]	; 0xffffffec
   16450:	eor	r1, r1, r3
   16454:	eor	r0, r0, r2
   16458:	orr	r0, r0, r1
   1645c:	cmp	r0, #0
   16460:	bne	16498 <ftello64@plt+0x4fd8>
   16464:	b	16468 <ftello64@plt+0x4fa8>
   16468:	ldr	r0, [fp, #-12]
   1646c:	mov	r1, #0
   16470:	str	r1, [r0, #20]
   16474:	str	r1, [r0, #16]
   16478:	ldr	r0, [fp, #-12]
   1647c:	str	r1, [r0, #12]
   16480:	str	r1, [r0, #8]
   16484:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16488:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1648c:	str	r1, [fp, #-4]
   16490:	str	r0, [fp, #-8]
   16494:	b	165d8 <ftello64@plt+0x5118>
   16498:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1649c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   164a0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   164a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   164a8:	subs	r0, r0, r2
   164ac:	sbc	r1, r1, r3
   164b0:	str	r0, [sp, #72]	; 0x48
   164b4:	str	r1, [sp, #76]	; 0x4c
   164b8:	ldr	r0, [sp, #72]	; 0x48
   164bc:	ldr	r1, [sp, #76]	; 0x4c
   164c0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   164c4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   164c8:	bl	22860 <ftello64@plt+0x113a0>
   164cc:	str	r3, [sp, #68]	; 0x44
   164d0:	str	r2, [sp, #64]	; 0x40
   164d4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   164d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   164dc:	ldr	lr, [sp, #64]	; 0x40
   164e0:	ldr	ip, [sp, #68]	; 0x44
   164e4:	subs	r2, r2, lr
   164e8:	sbc	r3, r3, ip
   164ec:	str	r2, [sp, #56]	; 0x38
   164f0:	str	r3, [sp, #60]	; 0x3c
   164f4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   164f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   164fc:	ldr	ip, [fp, #-56]	; 0xffffffc8
   16500:	ldr	lr, [fp, #-52]	; 0xffffffcc
   16504:	str	r0, [sp, #20]
   16508:	mov	r0, r2
   1650c:	str	r1, [sp, #16]
   16510:	mov	r1, r3
   16514:	mov	r2, ip
   16518:	mov	r3, lr
   1651c:	bl	22860 <ftello64@plt+0x113a0>
   16520:	str	r3, [sp, #52]	; 0x34
   16524:	str	r2, [sp, #48]	; 0x30
   16528:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1652c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16530:	ldr	ip, [sp, #56]	; 0x38
   16534:	ldr	lr, [sp, #60]	; 0x3c
   16538:	subs	r2, ip, r2
   1653c:	sbcs	r3, lr, r3
   16540:	str	r0, [sp, #12]
   16544:	str	r1, [sp, #8]
   16548:	str	r2, [sp, #4]
   1654c:	str	r3, [sp]
   16550:	bcc	165ac <ftello64@plt+0x50ec>
   16554:	b	16558 <ftello64@plt+0x5098>
   16558:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1655c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16560:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16564:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16568:	bl	22860 <ftello64@plt+0x113a0>
   1656c:	ldr	r2, [fp, #-12]
   16570:	str	r1, [r2, #12]
   16574:	str	r0, [r2, #8]
   16578:	ldr	r0, [sp, #72]	; 0x48
   1657c:	ldr	r1, [sp, #76]	; 0x4c
   16580:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16584:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16588:	bl	22860 <ftello64@plt+0x113a0>
   1658c:	ldr	r2, [fp, #-12]
   16590:	str	r1, [r2, #20]
   16594:	str	r0, [r2, #16]
   16598:	ldr	r0, [sp, #48]	; 0x30
   1659c:	ldr	r1, [sp, #52]	; 0x34
   165a0:	str	r1, [fp, #-4]
   165a4:	str	r0, [fp, #-8]
   165a8:	b	165d8 <ftello64@plt+0x5118>
   165ac:	ldr	r0, [sp, #48]	; 0x30
   165b0:	ldr	r1, [sp, #52]	; 0x34
   165b4:	str	r1, [fp, #-36]	; 0xffffffdc
   165b8:	str	r0, [fp, #-40]	; 0xffffffd8
   165bc:	ldr	r0, [sp, #64]	; 0x40
   165c0:	ldr	r1, [sp, #68]	; 0x44
   165c4:	subs	r0, r0, #1
   165c8:	sbc	r1, r1, #0
   165cc:	str	r0, [fp, #-48]	; 0xffffffd0
   165d0:	str	r1, [fp, #-44]	; 0xffffffd4
   165d4:	b	1631c <ftello64@plt+0x4e5c>
   165d8:	ldr	r0, [fp, #-8]
   165dc:	ldr	r1, [fp, #-4]
   165e0:	mov	sp, fp
   165e4:	pop	{fp, pc}
   165e8:	sub	sp, sp, #8
   165ec:	str	r0, [sp]
   165f0:	str	r1, [sp, #4]
   165f4:	ldr	r0, [sp]
   165f8:	ldr	r1, [sp, #4]
   165fc:	lsl	r1, r1, #8
   16600:	orr	r1, r1, r0, lsr #24
   16604:	lsl	r0, r0, #8
   16608:	add	sp, sp, #8
   1660c:	bx	lr
   16610:	push	{fp, lr}
   16614:	mov	fp, sp
   16618:	sub	sp, sp, #8
   1661c:	str	r0, [sp, #4]
   16620:	ldr	r0, [sp, #4]
   16624:	movw	r1, #24
   16628:	bl	11448 <explicit_bzero@plt>
   1662c:	ldr	r0, [sp, #4]
   16630:	bl	1e54c <ftello64@plt+0xd08c>
   16634:	mov	sp, fp
   16638:	pop	{fp, pc}
   1663c:	push	{fp, lr}
   16640:	mov	fp, sp
   16644:	sub	sp, sp, #16
   16648:	str	r0, [fp, #-4]
   1664c:	ldr	r0, [fp, #-4]
   16650:	ldr	r0, [r0]
   16654:	bl	17208 <ftello64@plt+0x5d48>
   16658:	str	r0, [sp, #8]
   1665c:	bl	113ac <__errno_location@plt>
   16660:	ldr	r0, [r0]
   16664:	str	r0, [sp, #4]
   16668:	ldr	r0, [fp, #-4]
   1666c:	bl	16610 <ftello64@plt+0x5150>
   16670:	ldr	r0, [sp, #4]
   16674:	str	r0, [sp]
   16678:	bl	113ac <__errno_location@plt>
   1667c:	ldr	lr, [sp]
   16680:	str	lr, [r0]
   16684:	ldr	r0, [sp, #8]
   16688:	mov	sp, fp
   1668c:	pop	{fp, pc}
   16690:	push	{fp, lr}
   16694:	mov	fp, sp
   16698:	sub	sp, sp, #32
   1669c:	str	r0, [fp, #-4]
   166a0:	str	r1, [fp, #-8]
   166a4:	ldr	r0, [fp, #-8]
   166a8:	bl	16700 <ftello64@plt+0x5240>
   166ac:	add	r0, r0, #1
   166b0:	asr	r1, r0, #31
   166b4:	str	r0, [sp, #16]
   166b8:	str	r1, [sp, #20]
   166bc:	ldr	r0, [sp, #16]
   166c0:	ldr	r1, [sp, #20]
   166c4:	ldr	lr, [fp, #-4]
   166c8:	umull	r0, r2, r0, lr
   166cc:	mla	r1, r1, lr, r2
   166d0:	str	r0, [sp, #8]
   166d4:	str	r1, [sp, #12]
   166d8:	ldr	r0, [sp, #8]
   166dc:	ldr	r1, [sp, #12]
   166e0:	adds	r0, r0, #7
   166e4:	adc	r1, r1, #0
   166e8:	lsr	r0, r0, #3
   166ec:	orr	r0, r0, r1, lsl #29
   166f0:	str	r0, [sp, #4]
   166f4:	ldr	r0, [sp, #4]
   166f8:	mov	sp, fp
   166fc:	pop	{fp, pc}
   16700:	push	{fp, lr}
   16704:	mov	fp, sp
   16708:	sub	sp, sp, #8
   1670c:	str	r0, [sp, #4]
   16710:	ldr	r0, [sp, #4]
   16714:	cmp	r0, #0
   16718:	bne	16728 <ftello64@plt+0x5268>
   1671c:	mvn	r0, #0
   16720:	str	r0, [sp]
   16724:	b	1673c <ftello64@plt+0x527c>
   16728:	ldr	r0, [sp, #4]
   1672c:	bl	1e348 <ftello64@plt+0xce88>
   16730:	movw	lr, #31
   16734:	sub	r0, lr, r0
   16738:	str	r0, [sp]
   1673c:	ldr	r0, [sp]
   16740:	mov	sp, fp
   16744:	pop	{fp, pc}
   16748:	push	{fp, lr}
   1674c:	mov	fp, sp
   16750:	sub	sp, sp, #56	; 0x38
   16754:	str	r0, [fp, #-4]
   16758:	str	r1, [fp, #-8]
   1675c:	str	r2, [fp, #-12]
   16760:	ldr	r0, [fp, #-8]
   16764:	cmp	r0, #0
   16768:	str	r0, [sp, #20]
   1676c:	beq	16784 <ftello64@plt+0x52c4>
   16770:	b	16774 <ftello64@plt+0x52b4>
   16774:	ldr	r0, [sp, #20]
   16778:	cmp	r0, #1
   1677c:	beq	16790 <ftello64@plt+0x52d0>
   16780:	b	167bc <ftello64@plt+0x52fc>
   16784:	movw	r0, #0
   16788:	str	r0, [fp, #-16]
   1678c:	b	16954 <ftello64@plt+0x5494>
   16790:	mov	r0, #4
   16794:	bl	18d54 <ftello64@plt+0x7894>
   16798:	str	r0, [fp, #-16]
   1679c:	ldr	r0, [fp, #-4]
   167a0:	ldr	r2, [fp, #-12]
   167a4:	mov	r3, #0
   167a8:	bl	16960 <ftello64@plt+0x54a0>
   167ac:	ldr	r2, [fp, #-16]
   167b0:	str	r0, [r2]
   167b4:	str	r1, [sp, #16]
   167b8:	b	16954 <ftello64@plt+0x5494>
   167bc:	ldr	r0, [fp, #-12]
   167c0:	cmp	r0, #131072	; 0x20000
   167c4:	movw	r0, #0
   167c8:	str	r0, [sp, #12]
   167cc:	bcc	167ec <ftello64@plt+0x532c>
   167d0:	ldr	r0, [fp, #-12]
   167d4:	ldr	r1, [fp, #-8]
   167d8:	udiv	r0, r0, r1
   167dc:	cmp	r0, #32
   167e0:	movw	r0, #0
   167e4:	movcs	r0, #1
   167e8:	str	r0, [sp, #12]
   167ec:	ldr	r0, [sp, #12]
   167f0:	and	r0, r0, #1
   167f4:	strb	r0, [fp, #-17]	; 0xffffffef
   167f8:	ldrb	r0, [fp, #-17]	; 0xffffffef
   167fc:	tst	r0, #1
   16800:	beq	1683c <ftello64@plt+0x537c>
   16804:	ldr	r0, [fp, #-8]
   16808:	lsl	r0, r0, #1
   1680c:	bl	16998 <ftello64@plt+0x54d8>
   16810:	str	r0, [sp, #28]
   16814:	ldr	r0, [sp, #28]
   16818:	movw	lr, #0
   1681c:	cmp	r0, lr
   16820:	bne	16828 <ftello64@plt+0x5368>
   16824:	bl	1bb30 <ftello64@plt+0xa670>
   16828:	ldr	r0, [fp, #-8]
   1682c:	movw	r1, #4
   16830:	bl	18eac <ftello64@plt+0x79ec>
   16834:	str	r0, [fp, #-16]
   16838:	b	16894 <ftello64@plt+0x53d4>
   1683c:	movw	r0, #0
   16840:	str	r0, [sp, #28]
   16844:	ldr	r0, [fp, #-12]
   16848:	movw	r1, #4
   1684c:	bl	18eac <ftello64@plt+0x79ec>
   16850:	str	r0, [fp, #-16]
   16854:	movw	r0, #0
   16858:	str	r0, [fp, #-24]	; 0xffffffe8
   1685c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16860:	ldr	r1, [fp, #-12]
   16864:	cmp	r0, r1
   16868:	bcs	16890 <ftello64@plt+0x53d0>
   1686c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16870:	mov	r1, r0
   16874:	ldr	r2, [fp, #-16]
   16878:	add	r0, r2, r0, lsl #2
   1687c:	str	r1, [r0]
   16880:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16884:	add	r0, r0, #1
   16888:	str	r0, [fp, #-24]	; 0xffffffe8
   1688c:	b	1685c <ftello64@plt+0x539c>
   16890:	b	16894 <ftello64@plt+0x53d4>
   16894:	movw	r0, #0
   16898:	str	r0, [fp, #-24]	; 0xffffffe8
   1689c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168a0:	ldr	r1, [fp, #-8]
   168a4:	cmp	r0, r1
   168a8:	bcs	16924 <ftello64@plt+0x5464>
   168ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168b0:	ldr	r1, [fp, #-4]
   168b4:	ldr	r2, [fp, #-12]
   168b8:	sub	r2, r2, r0
   168bc:	mov	r3, #0
   168c0:	str	r0, [sp, #8]
   168c4:	mov	r0, r1
   168c8:	bl	16960 <ftello64@plt+0x54a0>
   168cc:	ldr	r2, [sp, #8]
   168d0:	add	r0, r2, r0
   168d4:	str	r0, [sp, #24]
   168d8:	ldrb	r0, [fp, #-17]	; 0xffffffef
   168dc:	tst	r0, #1
   168e0:	str	r1, [sp, #4]
   168e4:	beq	16900 <ftello64@plt+0x5440>
   168e8:	ldr	r0, [sp, #28]
   168ec:	ldr	r1, [fp, #-16]
   168f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   168f4:	ldr	r3, [sp, #24]
   168f8:	bl	169d8 <ftello64@plt+0x5518>
   168fc:	b	16910 <ftello64@plt+0x5450>
   16900:	ldr	r0, [fp, #-16]
   16904:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16908:	ldr	r2, [sp, #24]
   1690c:	bl	16b14 <ftello64@plt+0x5654>
   16910:	b	16914 <ftello64@plt+0x5454>
   16914:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16918:	add	r0, r0, #1
   1691c:	str	r0, [fp, #-24]	; 0xffffffe8
   16920:	b	1689c <ftello64@plt+0x53dc>
   16924:	ldrb	r0, [fp, #-17]	; 0xffffffef
   16928:	tst	r0, #1
   1692c:	beq	1693c <ftello64@plt+0x547c>
   16930:	ldr	r0, [sp, #28]
   16934:	bl	16b64 <ftello64@plt+0x56a4>
   16938:	b	16950 <ftello64@plt+0x5490>
   1693c:	ldr	r0, [fp, #-16]
   16940:	ldr	r1, [fp, #-8]
   16944:	movw	r2, #4
   16948:	bl	18cb0 <ftello64@plt+0x77f0>
   1694c:	str	r0, [fp, #-16]
   16950:	b	16954 <ftello64@plt+0x5494>
   16954:	ldr	r0, [fp, #-16]
   16958:	mov	sp, fp
   1695c:	pop	{fp, pc}
   16960:	push	{fp, lr}
   16964:	mov	fp, sp
   16968:	sub	sp, sp, #16
   1696c:	str	r0, [fp, #-4]
   16970:	str	r3, [sp, #4]
   16974:	str	r2, [sp]
   16978:	ldr	r0, [fp, #-4]
   1697c:	ldr	r2, [sp]
   16980:	ldr	r3, [sp, #4]
   16984:	subs	r2, r2, #1
   16988:	sbc	r3, r3, #0
   1698c:	bl	162b8 <ftello64@plt+0x4df8>
   16990:	mov	sp, fp
   16994:	pop	{fp, pc}
   16998:	push	{fp, lr}
   1699c:	mov	fp, sp
   169a0:	sub	sp, sp, #8
   169a4:	str	r0, [sp, #4]
   169a8:	ldr	r0, [sp, #4]
   169ac:	movw	r1, #0
   169b0:	movw	r2, #27524	; 0x6b84
   169b4:	movt	r2, #1
   169b8:	movw	r3, #27572	; 0x6bb4
   169bc:	movt	r3, #1
   169c0:	movw	ip, #58700	; 0xe54c
   169c4:	movt	ip, #1
   169c8:	str	ip, [sp]
   169cc:	bl	1ed9c <ftello64@plt+0xd8dc>
   169d0:	mov	sp, fp
   169d4:	pop	{fp, pc}
   169d8:	push	{fp, lr}
   169dc:	mov	fp, sp
   169e0:	sub	sp, sp, #48	; 0x30
   169e4:	str	r0, [fp, #-4]
   169e8:	str	r1, [fp, #-8]
   169ec:	str	r2, [fp, #-12]
   169f0:	str	r3, [fp, #-16]
   169f4:	ldr	r0, [fp, #-4]
   169f8:	ldr	r1, [fp, #-12]
   169fc:	str	r1, [sp, #20]
   16a00:	movw	r1, #0
   16a04:	str	r1, [sp, #24]
   16a08:	add	r1, sp, #20
   16a0c:	bl	1fe3c <ftello64@plt+0xe97c>
   16a10:	str	r0, [fp, #-20]	; 0xffffffec
   16a14:	ldr	r0, [fp, #-4]
   16a18:	ldr	r1, [fp, #-16]
   16a1c:	str	r1, [sp, #8]
   16a20:	movw	r1, #0
   16a24:	str	r1, [sp, #12]
   16a28:	add	r1, sp, #8
   16a2c:	bl	1fe3c <ftello64@plt+0xe97c>
   16a30:	str	r0, [sp, #16]
   16a34:	ldr	r0, [fp, #-20]	; 0xffffffec
   16a38:	movw	r1, #0
   16a3c:	cmp	r0, r1
   16a40:	bne	16a64 <ftello64@plt+0x55a4>
   16a44:	movw	r0, #8
   16a48:	bl	18d54 <ftello64@plt+0x7894>
   16a4c:	str	r0, [fp, #-20]	; 0xffffffec
   16a50:	ldr	r0, [fp, #-12]
   16a54:	ldr	lr, [fp, #-20]	; 0xffffffec
   16a58:	str	r0, [lr, #4]
   16a5c:	ldr	lr, [fp, #-20]	; 0xffffffec
   16a60:	str	r0, [lr]
   16a64:	ldr	r0, [sp, #16]
   16a68:	movw	r1, #0
   16a6c:	cmp	r0, r1
   16a70:	bne	16a94 <ftello64@plt+0x55d4>
   16a74:	movw	r0, #8
   16a78:	bl	18d54 <ftello64@plt+0x7894>
   16a7c:	str	r0, [sp, #16]
   16a80:	ldr	r0, [fp, #-16]
   16a84:	ldr	lr, [sp, #16]
   16a88:	str	r0, [lr, #4]
   16a8c:	ldr	lr, [sp, #16]
   16a90:	str	r0, [lr]
   16a94:	ldr	r0, [fp, #-20]	; 0xffffffec
   16a98:	ldr	r0, [r0, #4]
   16a9c:	str	r0, [sp, #4]
   16aa0:	ldr	r0, [sp, #16]
   16aa4:	ldr	r0, [r0, #4]
   16aa8:	ldr	r1, [fp, #-20]	; 0xffffffec
   16aac:	str	r0, [r1, #4]
   16ab0:	ldr	r0, [sp, #4]
   16ab4:	ldr	r1, [sp, #16]
   16ab8:	str	r0, [r1, #4]
   16abc:	ldr	r0, [fp, #-4]
   16ac0:	ldr	r1, [fp, #-20]	; 0xffffffec
   16ac4:	bl	1fdc8 <ftello64@plt+0xe908>
   16ac8:	movw	r1, #0
   16acc:	cmp	r0, r1
   16ad0:	bne	16ad8 <ftello64@plt+0x5618>
   16ad4:	bl	1bb30 <ftello64@plt+0xa670>
   16ad8:	ldr	r0, [fp, #-4]
   16adc:	ldr	r1, [sp, #16]
   16ae0:	bl	1fdc8 <ftello64@plt+0xe908>
   16ae4:	movw	r1, #0
   16ae8:	cmp	r0, r1
   16aec:	bne	16af4 <ftello64@plt+0x5634>
   16af0:	bl	1bb30 <ftello64@plt+0xa670>
   16af4:	ldr	r0, [fp, #-20]	; 0xffffffec
   16af8:	ldr	r0, [r0, #4]
   16afc:	ldr	r1, [fp, #-8]
   16b00:	ldr	r2, [fp, #-12]
   16b04:	add	r1, r1, r2, lsl #2
   16b08:	str	r0, [r1]
   16b0c:	mov	sp, fp
   16b10:	pop	{fp, pc}
   16b14:	sub	sp, sp, #16
   16b18:	str	r0, [sp, #12]
   16b1c:	str	r1, [sp, #8]
   16b20:	str	r2, [sp, #4]
   16b24:	ldr	r0, [sp, #12]
   16b28:	ldr	r1, [sp, #8]
   16b2c:	ldr	r0, [r0, r1, lsl #2]
   16b30:	str	r0, [sp]
   16b34:	ldr	r0, [sp, #12]
   16b38:	ldr	r1, [sp, #4]
   16b3c:	ldr	r1, [r0, r1, lsl #2]
   16b40:	ldr	r2, [sp, #8]
   16b44:	str	r1, [r0, r2, lsl #2]
   16b48:	ldr	r0, [sp]
   16b4c:	ldr	r1, [sp, #12]
   16b50:	ldr	r2, [sp, #4]
   16b54:	add	r1, r1, r2, lsl #2
   16b58:	str	r0, [r1]
   16b5c:	add	sp, sp, #16
   16b60:	bx	lr
   16b64:	push	{fp, lr}
   16b68:	mov	fp, sp
   16b6c:	sub	sp, sp, #8
   16b70:	str	r0, [sp, #4]
   16b74:	ldr	r0, [sp, #4]
   16b78:	bl	1f2f0 <ftello64@plt+0xde30>
   16b7c:	mov	sp, fp
   16b80:	pop	{fp, pc}
   16b84:	sub	sp, sp, #12
   16b88:	str	r0, [sp, #8]
   16b8c:	str	r1, [sp, #4]
   16b90:	ldr	r0, [sp, #8]
   16b94:	str	r0, [sp]
   16b98:	ldr	r0, [sp]
   16b9c:	ldr	r0, [r0]
   16ba0:	ldr	r1, [sp, #4]
   16ba4:	udiv	r2, r0, r1
   16ba8:	mls	r0, r2, r1, r0
   16bac:	add	sp, sp, #12
   16bb0:	bx	lr
   16bb4:	sub	sp, sp, #16
   16bb8:	str	r0, [sp, #12]
   16bbc:	str	r1, [sp, #8]
   16bc0:	ldr	r0, [sp, #12]
   16bc4:	str	r0, [sp, #4]
   16bc8:	ldr	r0, [sp, #8]
   16bcc:	str	r0, [sp]
   16bd0:	ldr	r0, [sp, #4]
   16bd4:	ldr	r0, [r0]
   16bd8:	ldr	r1, [sp]
   16bdc:	ldr	r1, [r1]
   16be0:	cmp	r0, r1
   16be4:	movw	r0, #0
   16be8:	moveq	r0, #1
   16bec:	and	r0, r0, #1
   16bf0:	add	sp, sp, #16
   16bf4:	bx	lr
   16bf8:	push	{fp, lr}
   16bfc:	mov	fp, sp
   16c00:	sub	sp, sp, #72	; 0x48
   16c04:	str	r0, [fp, #-8]
   16c08:	str	r1, [fp, #-12]
   16c0c:	ldr	r0, [fp, #-12]
   16c10:	cmp	r0, #0
   16c14:	bne	16c30 <ftello64@plt+0x5770>
   16c18:	movw	r0, #0
   16c1c:	str	r0, [fp, #-28]	; 0xffffffe4
   16c20:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16c24:	bl	16db0 <ftello64@plt+0x58f0>
   16c28:	str	r0, [fp, #-4]
   16c2c:	b	16da4 <ftello64@plt+0x58e4>
   16c30:	movw	r0, #0
   16c34:	str	r0, [fp, #-16]
   16c38:	ldr	r1, [fp, #-8]
   16c3c:	cmp	r1, r0
   16c40:	beq	16c74 <ftello64@plt+0x57b4>
   16c44:	ldr	r0, [fp, #-8]
   16c48:	movw	r1, #12960	; 0x32a0
   16c4c:	movt	r1, #2
   16c50:	bl	1e420 <ftello64@plt+0xcf60>
   16c54:	str	r0, [fp, #-16]
   16c58:	movw	r1, #0
   16c5c:	cmp	r0, r1
   16c60:	bne	16c70 <ftello64@plt+0x57b0>
   16c64:	movw	r0, #0
   16c68:	str	r0, [fp, #-4]
   16c6c:	b	16da4 <ftello64@plt+0x58e4>
   16c70:	b	16c74 <ftello64@plt+0x57b4>
   16c74:	ldr	r0, [fp, #-16]
   16c78:	ldr	r1, [fp, #-8]
   16c7c:	bl	16db0 <ftello64@plt+0x58f0>
   16c80:	str	r0, [fp, #-20]	; 0xffffffec
   16c84:	ldr	r0, [fp, #-16]
   16c88:	movw	r1, #0
   16c8c:	cmp	r0, r1
   16c90:	beq	16cf4 <ftello64@plt+0x5834>
   16c94:	ldr	r0, [fp, #-16]
   16c98:	ldr	r1, [fp, #-20]	; 0xffffffec
   16c9c:	add	r1, r1, #12
   16ca0:	ldr	r2, [fp, #-12]
   16ca4:	movw	r3, #2048	; 0x800
   16ca8:	cmp	r3, r2
   16cac:	str	r0, [fp, #-32]	; 0xffffffe0
   16cb0:	str	r1, [sp, #36]	; 0x24
   16cb4:	bcs	16cc4 <ftello64@plt+0x5804>
   16cb8:	movw	r0, #2048	; 0x800
   16cbc:	str	r0, [sp, #32]
   16cc0:	b	16ccc <ftello64@plt+0x580c>
   16cc4:	ldr	r0, [fp, #-12]
   16cc8:	str	r0, [sp, #32]
   16ccc:	ldr	r0, [sp, #32]
   16cd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16cd4:	str	r0, [sp, #28]
   16cd8:	mov	r0, r1
   16cdc:	ldr	r1, [sp, #36]	; 0x24
   16ce0:	movw	r2, #0
   16ce4:	ldr	r3, [sp, #28]
   16ce8:	bl	113c4 <setvbuf@plt>
   16cec:	str	r0, [sp, #24]
   16cf0:	b	16d9c <ftello64@plt+0x58dc>
   16cf4:	ldr	r0, [fp, #-20]	; 0xffffffec
   16cf8:	movw	r1, #0
   16cfc:	str	r1, [r0, #12]
   16d00:	ldr	r0, [fp, #-20]	; 0xffffffec
   16d04:	add	r0, r0, #12
   16d08:	add	r0, r0, #4
   16d0c:	ldr	r1, [fp, #-12]
   16d10:	movw	r2, #1024	; 0x400
   16d14:	cmp	r2, r1
   16d18:	str	r0, [sp, #20]
   16d1c:	bcs	16d2c <ftello64@plt+0x586c>
   16d20:	movw	r0, #1024	; 0x400
   16d24:	str	r0, [sp, #16]
   16d28:	b	16d34 <ftello64@plt+0x5874>
   16d2c:	ldr	r0, [fp, #-12]
   16d30:	str	r0, [sp, #16]
   16d34:	ldr	r0, [sp, #16]
   16d38:	ldr	r1, [sp, #20]
   16d3c:	str	r0, [sp, #12]
   16d40:	mov	r0, r1
   16d44:	ldr	r1, [sp, #12]
   16d48:	bl	16e04 <ftello64@plt+0x5944>
   16d4c:	tst	r0, #1
   16d50:	bne	16d8c <ftello64@plt+0x58cc>
   16d54:	bl	113ac <__errno_location@plt>
   16d58:	ldr	r0, [r0]
   16d5c:	str	r0, [fp, #-24]	; 0xffffffe8
   16d60:	ldr	r0, [fp, #-20]	; 0xffffffec
   16d64:	bl	16ec4 <ftello64@plt+0x5a04>
   16d68:	ldr	lr, [fp, #-24]	; 0xffffffe8
   16d6c:	str	r0, [sp, #8]
   16d70:	str	lr, [sp, #4]
   16d74:	bl	113ac <__errno_location@plt>
   16d78:	ldr	lr, [sp, #4]
   16d7c:	str	lr, [r0]
   16d80:	movw	r0, #0
   16d84:	str	r0, [fp, #-4]
   16d88:	b	16da4 <ftello64@plt+0x58e4>
   16d8c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16d90:	add	r0, r0, #12
   16d94:	add	r0, r0, #4
   16d98:	bl	1784c <ftello64@plt+0x638c>
   16d9c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16da0:	str	r0, [fp, #-4]
   16da4:	ldr	r0, [fp, #-4]
   16da8:	mov	sp, fp
   16dac:	pop	{fp, pc}
   16db0:	push	{fp, lr}
   16db4:	mov	fp, sp
   16db8:	sub	sp, sp, #16
   16dbc:	str	r0, [fp, #-4]
   16dc0:	str	r1, [sp, #8]
   16dc4:	movw	r0, #2076	; 0x81c
   16dc8:	bl	18d54 <ftello64@plt+0x7894>
   16dcc:	str	r0, [sp, #4]
   16dd0:	ldr	r0, [fp, #-4]
   16dd4:	ldr	r1, [sp, #4]
   16dd8:	str	r0, [r1]
   16ddc:	ldr	r0, [sp, #4]
   16de0:	movw	r1, #29224	; 0x7228
   16de4:	movt	r1, #1
   16de8:	str	r1, [r0, #4]
   16dec:	ldr	r0, [sp, #8]
   16df0:	ldr	r1, [sp, #4]
   16df4:	str	r0, [r1, #8]
   16df8:	ldr	r0, [sp, #4]
   16dfc:	mov	sp, fp
   16e00:	pop	{fp, pc}
   16e04:	push	{fp, lr}
   16e08:	mov	fp, sp
   16e0c:	sub	sp, sp, #24
   16e10:	str	r0, [fp, #-8]
   16e14:	str	r1, [sp, #12]
   16e18:	ldr	r0, [fp, #-8]
   16e1c:	str	r0, [sp, #8]
   16e20:	ldr	r0, [sp, #8]
   16e24:	ldr	r1, [sp, #12]
   16e28:	add	r0, r0, r1
   16e2c:	str	r0, [sp, #4]
   16e30:	ldr	r0, [sp, #8]
   16e34:	ldr	r1, [sp, #4]
   16e38:	cmp	r0, r1
   16e3c:	bcs	16ea8 <ftello64@plt+0x59e8>
   16e40:	ldr	r0, [sp, #8]
   16e44:	ldr	r1, [sp, #4]
   16e48:	ldr	r2, [sp, #8]
   16e4c:	sub	r1, r1, r2
   16e50:	movw	r2, #0
   16e54:	bl	1146c <getrandom@plt>
   16e58:	str	r0, [sp]
   16e5c:	ldr	r0, [sp]
   16e60:	movw	r1, #0
   16e64:	cmp	r1, r0
   16e68:	bgt	16e80 <ftello64@plt+0x59c0>
   16e6c:	ldr	r0, [sp]
   16e70:	ldr	r1, [sp, #8]
   16e74:	add	r0, r1, r0
   16e78:	str	r0, [sp, #8]
   16e7c:	b	16ea4 <ftello64@plt+0x59e4>
   16e80:	bl	113ac <__errno_location@plt>
   16e84:	ldr	r0, [r0]
   16e88:	cmp	r0, #4
   16e8c:	beq	16ea0 <ftello64@plt+0x59e0>
   16e90:	movw	r0, #0
   16e94:	and	r0, r0, #1
   16e98:	strb	r0, [fp, #-1]
   16e9c:	b	16eb4 <ftello64@plt+0x59f4>
   16ea0:	b	16ea4 <ftello64@plt+0x59e4>
   16ea4:	b	16e30 <ftello64@plt+0x5970>
   16ea8:	movw	r0, #1
   16eac:	and	r0, r0, #1
   16eb0:	strb	r0, [fp, #-1]
   16eb4:	ldrb	r0, [fp, #-1]
   16eb8:	and	r0, r0, #1
   16ebc:	mov	sp, fp
   16ec0:	pop	{fp, pc}
   16ec4:	push	{fp, lr}
   16ec8:	mov	fp, sp
   16ecc:	sub	sp, sp, #16
   16ed0:	str	r0, [fp, #-4]
   16ed4:	ldr	r0, [fp, #-4]
   16ed8:	ldr	r0, [r0]
   16edc:	str	r0, [sp, #8]
   16ee0:	ldr	r0, [fp, #-4]
   16ee4:	movw	r1, #2076	; 0x81c
   16ee8:	bl	11448 <explicit_bzero@plt>
   16eec:	ldr	r0, [fp, #-4]
   16ef0:	bl	1e54c <ftello64@plt+0xd08c>
   16ef4:	ldr	r0, [sp, #8]
   16ef8:	movw	r1, #0
   16efc:	cmp	r0, r1
   16f00:	beq	16f14 <ftello64@plt+0x5a54>
   16f04:	ldr	r0, [sp, #8]
   16f08:	bl	13338 <ftello64@plt+0x1e78>
   16f0c:	str	r0, [sp, #4]
   16f10:	b	16f20 <ftello64@plt+0x5a60>
   16f14:	movw	r0, #0
   16f18:	str	r0, [sp, #4]
   16f1c:	b	16f20 <ftello64@plt+0x5a60>
   16f20:	ldr	r0, [sp, #4]
   16f24:	mov	sp, fp
   16f28:	pop	{fp, pc}
   16f2c:	sub	sp, sp, #8
   16f30:	str	r0, [sp, #4]
   16f34:	str	r1, [sp]
   16f38:	ldr	r0, [sp]
   16f3c:	ldr	r1, [sp, #4]
   16f40:	str	r0, [r1, #4]
   16f44:	add	sp, sp, #8
   16f48:	bx	lr
   16f4c:	sub	sp, sp, #8
   16f50:	str	r0, [sp, #4]
   16f54:	str	r1, [sp]
   16f58:	ldr	r0, [sp]
   16f5c:	ldr	r1, [sp, #4]
   16f60:	str	r0, [r1, #8]
   16f64:	add	sp, sp, #8
   16f68:	bx	lr
   16f6c:	push	{fp, lr}
   16f70:	mov	fp, sp
   16f74:	sub	sp, sp, #16
   16f78:	str	r0, [fp, #-4]
   16f7c:	str	r1, [sp, #8]
   16f80:	str	r2, [sp, #4]
   16f84:	ldr	r0, [fp, #-4]
   16f88:	ldr	r0, [r0]
   16f8c:	movw	r1, #0
   16f90:	cmp	r0, r1
   16f94:	beq	16fac <ftello64@plt+0x5aec>
   16f98:	ldr	r0, [fp, #-4]
   16f9c:	ldr	r1, [sp, #8]
   16fa0:	ldr	r2, [sp, #4]
   16fa4:	bl	16fc8 <ftello64@plt+0x5b08>
   16fa8:	b	16fc0 <ftello64@plt+0x5b00>
   16fac:	ldr	r0, [fp, #-4]
   16fb0:	add	r0, r0, #12
   16fb4:	ldr	r1, [sp, #8]
   16fb8:	ldr	r2, [sp, #4]
   16fbc:	bl	170a4 <ftello64@plt+0x5be4>
   16fc0:	mov	sp, fp
   16fc4:	pop	{fp, pc}
   16fc8:	push	{fp, lr}
   16fcc:	mov	fp, sp
   16fd0:	sub	sp, sp, #32
   16fd4:	str	r0, [fp, #-4]
   16fd8:	str	r1, [fp, #-8]
   16fdc:	str	r2, [fp, #-12]
   16fe0:	ldr	r0, [fp, #-8]
   16fe4:	ldr	r2, [fp, #-12]
   16fe8:	ldr	r1, [fp, #-4]
   16fec:	ldr	r3, [r1]
   16ff0:	movw	r1, #1
   16ff4:	bl	11460 <fread_unlocked@plt>
   16ff8:	str	r0, [sp, #16]
   16ffc:	bl	113ac <__errno_location@plt>
   17000:	ldr	r0, [r0]
   17004:	str	r0, [sp, #12]
   17008:	ldr	r0, [sp, #16]
   1700c:	ldr	r1, [fp, #-8]
   17010:	add	r0, r1, r0
   17014:	str	r0, [fp, #-8]
   17018:	ldr	r0, [sp, #16]
   1701c:	ldr	r1, [fp, #-12]
   17020:	sub	r0, r1, r0
   17024:	str	r0, [fp, #-12]
   17028:	ldr	r0, [fp, #-12]
   1702c:	cmp	r0, #0
   17030:	bne	17038 <ftello64@plt+0x5b78>
   17034:	b	1709c <ftello64@plt+0x5bdc>
   17038:	ldr	r0, [fp, #-4]
   1703c:	ldr	r0, [r0]
   17040:	bl	112ec <ferror_unlocked@plt>
   17044:	cmp	r0, #0
   17048:	beq	17058 <ftello64@plt+0x5b98>
   1704c:	ldr	r0, [sp, #12]
   17050:	str	r0, [sp, #8]
   17054:	b	17064 <ftello64@plt+0x5ba4>
   17058:	movw	r0, #0
   1705c:	str	r0, [sp, #8]
   17060:	b	17064 <ftello64@plt+0x5ba4>
   17064:	ldr	r0, [sp, #8]
   17068:	str	r0, [sp, #4]
   1706c:	bl	113ac <__errno_location@plt>
   17070:	ldr	lr, [sp, #4]
   17074:	str	lr, [r0]
   17078:	ldr	r0, [fp, #-4]
   1707c:	ldr	r0, [r0, #4]
   17080:	ldr	r1, [fp, #-4]
   17084:	ldr	r1, [r1, #8]
   17088:	str	r0, [sp]
   1708c:	mov	r0, r1
   17090:	ldr	r1, [sp]
   17094:	blx	r1
   17098:	b	16fe0 <ftello64@plt+0x5b20>
   1709c:	mov	sp, fp
   170a0:	pop	{fp, pc}
   170a4:	push	{fp, lr}
   170a8:	mov	fp, sp
   170ac:	sub	sp, sp, #24
   170b0:	str	r0, [fp, #-4]
   170b4:	str	r1, [fp, #-8]
   170b8:	str	r2, [sp, #12]
   170bc:	ldr	r0, [fp, #-4]
   170c0:	ldr	r0, [r0]
   170c4:	str	r0, [sp, #8]
   170c8:	ldr	r0, [fp, #-8]
   170cc:	str	r0, [sp, #4]
   170d0:	ldr	r0, [sp, #12]
   170d4:	ldr	r1, [sp, #8]
   170d8:	cmp	r0, r1
   170dc:	bhi	17120 <ftello64@plt+0x5c60>
   170e0:	ldr	r0, [fp, #-8]
   170e4:	ldr	r1, [fp, #-4]
   170e8:	add	r1, r1, #1040	; 0x410
   170ec:	add	r1, r1, #1024	; 0x400
   170f0:	ldr	r2, [sp, #8]
   170f4:	movw	r3, #0
   170f8:	sub	r2, r3, r2
   170fc:	add	r1, r1, r2
   17100:	ldr	r2, [sp, #12]
   17104:	bl	1122c <memcpy@plt>
   17108:	ldr	r0, [sp, #8]
   1710c:	ldr	r1, [sp, #12]
   17110:	sub	r0, r0, r1
   17114:	ldr	r1, [fp, #-4]
   17118:	str	r0, [r1]
   1711c:	b	17200 <ftello64@plt+0x5d40>
   17120:	ldr	r0, [fp, #-8]
   17124:	ldr	r1, [fp, #-4]
   17128:	add	r1, r1, #1040	; 0x410
   1712c:	add	r1, r1, #1024	; 0x400
   17130:	ldr	r2, [sp, #8]
   17134:	movw	r3, #0
   17138:	sub	r2, r3, r2
   1713c:	add	r1, r1, r2
   17140:	ldr	r2, [sp, #8]
   17144:	bl	1122c <memcpy@plt>
   17148:	ldr	r0, [sp, #4]
   1714c:	ldr	r1, [sp, #8]
   17150:	add	r0, r0, r1
   17154:	str	r0, [fp, #-8]
   17158:	ldr	r0, [sp, #8]
   1715c:	ldr	r1, [sp, #12]
   17160:	sub	r0, r1, r0
   17164:	str	r0, [sp, #12]
   17168:	ldr	r0, [fp, #-8]
   1716c:	and	r0, r0, #3
   17170:	cmp	r0, #0
   17174:	bne	171e0 <ftello64@plt+0x5d20>
   17178:	ldr	r0, [fp, #-8]
   1717c:	str	r0, [sp]
   17180:	ldr	r0, [sp, #12]
   17184:	movw	r1, #1024	; 0x400
   17188:	cmp	r1, r0
   1718c:	bhi	171d8 <ftello64@plt+0x5d18>
   17190:	ldr	r0, [fp, #-4]
   17194:	add	r0, r0, #4
   17198:	ldr	r1, [sp]
   1719c:	bl	172cc <ftello64@plt+0x5e0c>
   171a0:	ldr	r0, [sp]
   171a4:	add	r0, r0, #1024	; 0x400
   171a8:	str	r0, [sp]
   171ac:	ldr	r0, [sp, #12]
   171b0:	sub	r0, r0, #1024	; 0x400
   171b4:	str	r0, [sp, #12]
   171b8:	ldr	r0, [sp, #12]
   171bc:	cmp	r0, #0
   171c0:	bne	171d4 <ftello64@plt+0x5d14>
   171c4:	ldr	r0, [fp, #-4]
   171c8:	movw	r1, #0
   171cc:	str	r1, [r0]
   171d0:	b	17200 <ftello64@plt+0x5d40>
   171d4:	b	17180 <ftello64@plt+0x5cc0>
   171d8:	ldr	r0, [sp]
   171dc:	str	r0, [fp, #-8]
   171e0:	ldr	r0, [fp, #-4]
   171e4:	add	r0, r0, #4
   171e8:	ldr	r1, [fp, #-4]
   171ec:	add	r1, r1, #1040	; 0x410
   171f0:	bl	172cc <ftello64@plt+0x5e0c>
   171f4:	movw	r0, #1024	; 0x400
   171f8:	str	r0, [sp, #8]
   171fc:	b	170c8 <ftello64@plt+0x5c08>
   17200:	mov	sp, fp
   17204:	pop	{fp, pc}
   17208:	push	{fp, lr}
   1720c:	mov	fp, sp
   17210:	sub	sp, sp, #8
   17214:	str	r0, [sp, #4]
   17218:	ldr	r0, [sp, #4]
   1721c:	bl	16ec4 <ftello64@plt+0x5a04>
   17220:	mov	sp, fp
   17224:	pop	{fp, pc}
   17228:	push	{fp, lr}
   1722c:	mov	fp, sp
   17230:	sub	sp, sp, #24
   17234:	str	r0, [fp, #-4]
   17238:	ldr	r0, [fp, #-4]
   1723c:	movw	r1, #0
   17240:	cmp	r0, r1
   17244:	beq	172c8 <ftello64@plt+0x5e08>
   17248:	movw	r0, #16680	; 0x4128
   1724c:	movt	r0, #3
   17250:	ldr	r0, [r0]
   17254:	str	r0, [fp, #-8]
   17258:	bl	113ac <__errno_location@plt>
   1725c:	ldr	r1, [r0]
   17260:	str	r1, [sp, #12]
   17264:	bl	113ac <__errno_location@plt>
   17268:	ldr	r0, [r0]
   1726c:	cmp	r0, #0
   17270:	bne	17288 <ftello64@plt+0x5dc8>
   17274:	movw	r0, #12963	; 0x32a3
   17278:	movt	r0, #2
   1727c:	bl	1137c <gettext@plt>
   17280:	str	r0, [sp, #8]
   17284:	b	17298 <ftello64@plt+0x5dd8>
   17288:	movw	r0, #12979	; 0x32b3
   1728c:	movt	r0, #2
   17290:	bl	1137c <gettext@plt>
   17294:	str	r0, [sp, #8]
   17298:	ldr	r0, [sp, #8]
   1729c:	ldr	r1, [fp, #-4]
   172a0:	str	r0, [sp, #4]
   172a4:	mov	r0, r1
   172a8:	bl	160bc <ftello64@plt+0x4bfc>
   172ac:	ldr	r1, [fp, #-8]
   172b0:	str	r0, [sp]
   172b4:	mov	r0, r1
   172b8:	ldr	r1, [sp, #12]
   172bc:	ldr	r2, [sp, #4]
   172c0:	ldr	r3, [sp]
   172c4:	bl	11304 <error@plt>
   172c8:	bl	11490 <abort@plt>
   172cc:	push	{fp, lr}
   172d0:	mov	fp, sp
   172d4:	sub	sp, sp, #104	; 0x68
   172d8:	str	r0, [fp, #-4]
   172dc:	str	r1, [fp, #-8]
   172e0:	ldr	r0, [fp, #-4]
   172e4:	ldr	r0, [r0, #1024]	; 0x400
   172e8:	str	r0, [fp, #-12]
   172ec:	ldr	r0, [fp, #-4]
   172f0:	ldr	r0, [r0, #1028]	; 0x404
   172f4:	ldr	r1, [fp, #-4]
   172f8:	ldr	r2, [r1, #1032]	; 0x408
   172fc:	add	r2, r2, #1
   17300:	str	r2, [r1, #1032]	; 0x408
   17304:	add	r0, r0, r2
   17308:	str	r0, [fp, #-16]
   1730c:	ldr	r0, [fp, #-4]
   17310:	str	r0, [fp, #-20]	; 0xffffffec
   17314:	ldr	r0, [fp, #-8]
   17318:	str	r0, [fp, #-24]	; 0xffffffe8
   1731c:	ldr	r0, [fp, #-12]
   17320:	ldr	r1, [fp, #-12]
   17324:	lsl	r1, r1, #13
   17328:	eor	r0, r0, r1
   1732c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17330:	ldr	r1, [r1, #512]	; 0x200
   17334:	add	r0, r0, r1
   17338:	str	r0, [fp, #-12]
   1733c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17340:	ldr	r0, [r0]
   17344:	str	r0, [fp, #-28]	; 0xffffffe4
   17348:	ldr	r0, [fp, #-4]
   1734c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17350:	bl	177e0 <ftello64@plt+0x6320>
   17354:	ldr	r1, [fp, #-12]
   17358:	add	r0, r0, r1
   1735c:	ldr	r1, [fp, #-16]
   17360:	add	r0, r0, r1
   17364:	str	r0, [fp, #-32]	; 0xffffffe0
   17368:	ldr	r1, [fp, #-20]	; 0xffffffec
   1736c:	str	r0, [r1]
   17370:	ldr	r0, [fp, #-4]
   17374:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17378:	lsr	r1, r1, #8
   1737c:	bl	177e0 <ftello64@plt+0x6320>
   17380:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17384:	add	r0, r0, r1
   17388:	bl	17828 <ftello64@plt+0x6368>
   1738c:	str	r0, [fp, #-16]
   17390:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17394:	str	r0, [r1]
   17398:	ldr	r0, [fp, #-12]
   1739c:	ldr	r1, [fp, #-12]
   173a0:	str	r0, [sp, #12]
   173a4:	mov	r0, r1
   173a8:	bl	17828 <ftello64@plt+0x6368>
   173ac:	lsr	r0, r0, #6
   173b0:	ldr	r1, [sp, #12]
   173b4:	eor	r0, r1, r0
   173b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   173bc:	ldr	r1, [r1, #516]	; 0x204
   173c0:	add	r0, r0, r1
   173c4:	str	r0, [fp, #-12]
   173c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   173cc:	ldr	r0, [r0, #4]
   173d0:	str	r0, [fp, #-36]	; 0xffffffdc
   173d4:	ldr	r0, [fp, #-4]
   173d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   173dc:	bl	177e0 <ftello64@plt+0x6320>
   173e0:	ldr	r1, [fp, #-12]
   173e4:	add	r0, r0, r1
   173e8:	ldr	r1, [fp, #-16]
   173ec:	add	r0, r0, r1
   173f0:	str	r0, [fp, #-40]	; 0xffffffd8
   173f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   173f8:	str	r0, [r1, #4]
   173fc:	ldr	r0, [fp, #-4]
   17400:	ldr	r1, [fp, #-40]	; 0xffffffd8
   17404:	lsr	r1, r1, #8
   17408:	bl	177e0 <ftello64@plt+0x6320>
   1740c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   17410:	add	r0, r0, r1
   17414:	bl	17828 <ftello64@plt+0x6368>
   17418:	str	r0, [fp, #-16]
   1741c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17420:	str	r0, [r1, #4]
   17424:	ldr	r0, [fp, #-12]
   17428:	ldr	r1, [fp, #-12]
   1742c:	lsl	r1, r1, #2
   17430:	eor	r0, r0, r1
   17434:	ldr	r1, [fp, #-20]	; 0xffffffec
   17438:	ldr	r1, [r1, #520]	; 0x208
   1743c:	add	r0, r0, r1
   17440:	str	r0, [fp, #-12]
   17444:	ldr	r0, [fp, #-20]	; 0xffffffec
   17448:	ldr	r0, [r0, #8]
   1744c:	str	r0, [fp, #-44]	; 0xffffffd4
   17450:	ldr	r0, [fp, #-4]
   17454:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17458:	bl	177e0 <ftello64@plt+0x6320>
   1745c:	ldr	r1, [fp, #-12]
   17460:	add	r0, r0, r1
   17464:	ldr	r1, [fp, #-16]
   17468:	add	r0, r0, r1
   1746c:	str	r0, [fp, #-48]	; 0xffffffd0
   17470:	ldr	r1, [fp, #-20]	; 0xffffffec
   17474:	str	r0, [r1, #8]
   17478:	ldr	r0, [fp, #-4]
   1747c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   17480:	lsr	r1, r1, #8
   17484:	bl	177e0 <ftello64@plt+0x6320>
   17488:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1748c:	add	r0, r0, r1
   17490:	bl	17828 <ftello64@plt+0x6368>
   17494:	str	r0, [fp, #-16]
   17498:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1749c:	str	r0, [r1, #8]
   174a0:	ldr	r0, [fp, #-12]
   174a4:	ldr	r1, [fp, #-12]
   174a8:	str	r0, [sp, #8]
   174ac:	mov	r0, r1
   174b0:	bl	17828 <ftello64@plt+0x6368>
   174b4:	lsr	r0, r0, #16
   174b8:	ldr	r1, [sp, #8]
   174bc:	eor	r0, r1, r0
   174c0:	ldr	r1, [fp, #-20]	; 0xffffffec
   174c4:	ldr	r1, [r1, #524]	; 0x20c
   174c8:	add	r0, r0, r1
   174cc:	str	r0, [fp, #-12]
   174d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   174d4:	ldr	r0, [r0, #12]
   174d8:	str	r0, [sp, #52]	; 0x34
   174dc:	ldr	r0, [fp, #-4]
   174e0:	ldr	r1, [sp, #52]	; 0x34
   174e4:	bl	177e0 <ftello64@plt+0x6320>
   174e8:	ldr	r1, [fp, #-12]
   174ec:	add	r0, r0, r1
   174f0:	ldr	r1, [fp, #-16]
   174f4:	add	r0, r0, r1
   174f8:	str	r0, [sp, #48]	; 0x30
   174fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   17500:	str	r0, [r1, #12]
   17504:	ldr	r0, [fp, #-4]
   17508:	ldr	r1, [sp, #48]	; 0x30
   1750c:	lsr	r1, r1, #8
   17510:	bl	177e0 <ftello64@plt+0x6320>
   17514:	ldr	r1, [sp, #52]	; 0x34
   17518:	add	r0, r0, r1
   1751c:	bl	17828 <ftello64@plt+0x6368>
   17520:	str	r0, [fp, #-16]
   17524:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17528:	str	r0, [r1, #12]
   1752c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17530:	add	r0, r0, #16
   17534:	str	r0, [fp, #-24]	; 0xffffffe8
   17538:	ldr	r0, [fp, #-20]	; 0xffffffec
   1753c:	add	r0, r0, #16
   17540:	str	r0, [fp, #-20]	; 0xffffffec
   17544:	ldr	r1, [fp, #-4]
   17548:	add	r1, r1, #512	; 0x200
   1754c:	cmp	r0, r1
   17550:	bcc	1731c <ftello64@plt+0x5e5c>
   17554:	b	17558 <ftello64@plt+0x6098>
   17558:	ldr	r0, [pc, #636]	; 177dc <ftello64@plt+0x631c>
   1755c:	ldr	r1, [fp, #-12]
   17560:	ldr	r2, [fp, #-12]
   17564:	lsl	r2, r2, #13
   17568:	eor	r1, r1, r2
   1756c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17570:	add	r0, r2, r0
   17574:	ldr	r0, [r0]
   17578:	add	r0, r1, r0
   1757c:	str	r0, [fp, #-12]
   17580:	ldr	r0, [fp, #-20]	; 0xffffffec
   17584:	ldr	r0, [r0]
   17588:	str	r0, [sp, #44]	; 0x2c
   1758c:	ldr	r0, [fp, #-4]
   17590:	ldr	r1, [sp, #44]	; 0x2c
   17594:	bl	177e0 <ftello64@plt+0x6320>
   17598:	ldr	r1, [fp, #-12]
   1759c:	add	r0, r0, r1
   175a0:	ldr	r1, [fp, #-16]
   175a4:	add	r0, r0, r1
   175a8:	str	r0, [sp, #40]	; 0x28
   175ac:	ldr	r1, [fp, #-20]	; 0xffffffec
   175b0:	str	r0, [r1]
   175b4:	ldr	r0, [fp, #-4]
   175b8:	ldr	r1, [sp, #40]	; 0x28
   175bc:	lsr	r1, r1, #8
   175c0:	bl	177e0 <ftello64@plt+0x6320>
   175c4:	ldr	r1, [sp, #44]	; 0x2c
   175c8:	add	r0, r0, r1
   175cc:	bl	17828 <ftello64@plt+0x6368>
   175d0:	str	r0, [fp, #-16]
   175d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   175d8:	str	r0, [r1]
   175dc:	ldr	r0, [fp, #-12]
   175e0:	ldr	r1, [fp, #-12]
   175e4:	str	r0, [sp, #4]
   175e8:	mov	r0, r1
   175ec:	bl	17828 <ftello64@plt+0x6368>
   175f0:	ldr	r1, [pc, #480]	; 177d8 <ftello64@plt+0x6318>
   175f4:	lsr	r0, r0, #6
   175f8:	ldr	r2, [sp, #4]
   175fc:	eor	r0, r2, r0
   17600:	ldr	r2, [fp, #-20]	; 0xffffffec
   17604:	add	r1, r2, r1
   17608:	ldr	r1, [r1]
   1760c:	add	r0, r0, r1
   17610:	str	r0, [fp, #-12]
   17614:	ldr	r0, [fp, #-20]	; 0xffffffec
   17618:	ldr	r0, [r0, #4]
   1761c:	str	r0, [sp, #36]	; 0x24
   17620:	ldr	r0, [fp, #-4]
   17624:	ldr	r1, [sp, #36]	; 0x24
   17628:	bl	177e0 <ftello64@plt+0x6320>
   1762c:	ldr	r1, [fp, #-12]
   17630:	add	r0, r0, r1
   17634:	ldr	r1, [fp, #-16]
   17638:	add	r0, r0, r1
   1763c:	str	r0, [sp, #32]
   17640:	ldr	r1, [fp, #-20]	; 0xffffffec
   17644:	str	r0, [r1, #4]
   17648:	ldr	r0, [fp, #-4]
   1764c:	ldr	r1, [sp, #32]
   17650:	lsr	r1, r1, #8
   17654:	bl	177e0 <ftello64@plt+0x6320>
   17658:	ldr	r1, [sp, #36]	; 0x24
   1765c:	add	r0, r0, r1
   17660:	bl	17828 <ftello64@plt+0x6368>
   17664:	ldr	r1, [pc, #360]	; 177d4 <ftello64@plt+0x6314>
   17668:	str	r0, [fp, #-16]
   1766c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17670:	str	r0, [r2, #4]
   17674:	ldr	r0, [fp, #-12]
   17678:	ldr	r2, [fp, #-12]
   1767c:	lsl	r2, r2, #2
   17680:	eor	r0, r0, r2
   17684:	ldr	r2, [fp, #-20]	; 0xffffffec
   17688:	add	r1, r2, r1
   1768c:	ldr	r1, [r1]
   17690:	add	r0, r0, r1
   17694:	str	r0, [fp, #-12]
   17698:	ldr	r0, [fp, #-20]	; 0xffffffec
   1769c:	ldr	r0, [r0, #8]
   176a0:	str	r0, [sp, #28]
   176a4:	ldr	r0, [fp, #-4]
   176a8:	ldr	r1, [sp, #28]
   176ac:	bl	177e0 <ftello64@plt+0x6320>
   176b0:	ldr	r1, [fp, #-12]
   176b4:	add	r0, r0, r1
   176b8:	ldr	r1, [fp, #-16]
   176bc:	add	r0, r0, r1
   176c0:	str	r0, [sp, #24]
   176c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   176c8:	str	r0, [r1, #8]
   176cc:	ldr	r0, [fp, #-4]
   176d0:	ldr	r1, [sp, #24]
   176d4:	lsr	r1, r1, #8
   176d8:	bl	177e0 <ftello64@plt+0x6320>
   176dc:	ldr	r1, [sp, #28]
   176e0:	add	r0, r0, r1
   176e4:	bl	17828 <ftello64@plt+0x6368>
   176e8:	str	r0, [fp, #-16]
   176ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   176f0:	str	r0, [r1, #8]
   176f4:	ldr	r0, [fp, #-12]
   176f8:	ldr	r1, [fp, #-12]
   176fc:	str	r0, [sp]
   17700:	mov	r0, r1
   17704:	bl	17828 <ftello64@plt+0x6368>
   17708:	ldr	r1, [pc, #192]	; 177d0 <ftello64@plt+0x6310>
   1770c:	lsr	r0, r0, #16
   17710:	ldr	r2, [sp]
   17714:	eor	r0, r2, r0
   17718:	ldr	r2, [fp, #-20]	; 0xffffffec
   1771c:	add	r1, r2, r1
   17720:	ldr	r1, [r1]
   17724:	add	r0, r0, r1
   17728:	str	r0, [fp, #-12]
   1772c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17730:	ldr	r0, [r0, #12]
   17734:	str	r0, [sp, #20]
   17738:	ldr	r0, [fp, #-4]
   1773c:	ldr	r1, [sp, #20]
   17740:	bl	177e0 <ftello64@plt+0x6320>
   17744:	ldr	r1, [fp, #-12]
   17748:	add	r0, r0, r1
   1774c:	ldr	r1, [fp, #-16]
   17750:	add	r0, r0, r1
   17754:	str	r0, [sp, #16]
   17758:	ldr	r1, [fp, #-20]	; 0xffffffec
   1775c:	str	r0, [r1, #12]
   17760:	ldr	r0, [fp, #-4]
   17764:	ldr	r1, [sp, #16]
   17768:	lsr	r1, r1, #8
   1776c:	bl	177e0 <ftello64@plt+0x6320>
   17770:	ldr	r1, [sp, #20]
   17774:	add	r0, r0, r1
   17778:	bl	17828 <ftello64@plt+0x6368>
   1777c:	str	r0, [fp, #-16]
   17780:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17784:	str	r0, [r1, #12]
   17788:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1778c:	add	r0, r0, #16
   17790:	str	r0, [fp, #-24]	; 0xffffffe8
   17794:	ldr	r0, [fp, #-20]	; 0xffffffec
   17798:	add	r0, r0, #16
   1779c:	str	r0, [fp, #-20]	; 0xffffffec
   177a0:	ldr	r1, [fp, #-4]
   177a4:	add	r1, r1, #1024	; 0x400
   177a8:	cmp	r0, r1
   177ac:	bcc	17558 <ftello64@plt+0x6098>
   177b0:	ldr	r0, [fp, #-12]
   177b4:	ldr	r1, [fp, #-4]
   177b8:	str	r0, [r1, #1024]	; 0x400
   177bc:	ldr	r0, [fp, #-16]
   177c0:	ldr	r1, [fp, #-4]
   177c4:	str	r0, [r1, #1028]	; 0x404
   177c8:	mov	sp, fp
   177cc:	pop	{fp, pc}
   177d0:			; <UNDEFINED> instruction: 0xfffffe0c
   177d4:			; <UNDEFINED> instruction: 0xfffffe08
   177d8:			; <UNDEFINED> instruction: 0xfffffe04
   177dc:			; <UNDEFINED> instruction: 0xfffffe00
   177e0:	sub	sp, sp, #24
   177e4:	str	r0, [sp, #20]
   177e8:	str	r1, [sp, #16]
   177ec:	ldr	r0, [sp, #20]
   177f0:	str	r0, [sp, #12]
   177f4:	ldr	r0, [sp, #12]
   177f8:	str	r0, [sp, #8]
   177fc:	ldr	r0, [sp, #8]
   17800:	ldr	r1, [sp, #16]
   17804:	and	r1, r1, #1020	; 0x3fc
   17808:	add	r0, r0, r1
   1780c:	str	r0, [sp, #4]
   17810:	ldr	r0, [sp, #4]
   17814:	str	r0, [sp]
   17818:	ldr	r0, [sp]
   1781c:	ldr	r0, [r0]
   17820:	add	sp, sp, #24
   17824:	bx	lr
   17828:	sub	sp, sp, #8
   1782c:	str	r0, [sp, #4]
   17830:	mvn	r0, #0
   17834:	str	r0, [sp]
   17838:	ldr	r0, [sp, #4]
   1783c:	ldr	r1, [sp]
   17840:	and	r0, r0, r1
   17844:	add	sp, sp, #8
   17848:	bx	lr
   1784c:	push	{r4, r5, r6, sl, fp, lr}
   17850:	add	fp, sp, #16
   17854:	sub	sp, sp, #48	; 0x30
   17858:	ldr	r1, [pc, #1728]	; 17f20 <ftello64@plt+0x6a60>
   1785c:	ldr	r2, [pc, #1728]	; 17f24 <ftello64@plt+0x6a64>
   17860:	ldr	r3, [pc, #1728]	; 17f28 <ftello64@plt+0x6a68>
   17864:	ldr	ip, [pc, #1728]	; 17f2c <ftello64@plt+0x6a6c>
   17868:	ldr	lr, [pc, #1728]	; 17f30 <ftello64@plt+0x6a70>
   1786c:	ldr	r4, [pc, #1728]	; 17f34 <ftello64@plt+0x6a74>
   17870:	ldr	r5, [pc, #1728]	; 17f38 <ftello64@plt+0x6a78>
   17874:	ldr	r6, [pc, #1728]	; 17f3c <ftello64@plt+0x6a7c>
   17878:	str	r0, [fp, #-20]	; 0xffffffec
   1787c:	str	r6, [fp, #-24]	; 0xffffffe8
   17880:	str	r5, [fp, #-28]	; 0xffffffe4
   17884:	str	r4, [sp, #32]
   17888:	str	lr, [sp, #28]
   1788c:	str	ip, [sp, #24]
   17890:	str	r3, [sp, #20]
   17894:	str	r2, [sp, #16]
   17898:	str	r1, [sp, #12]
   1789c:	movw	r0, #0
   178a0:	str	r0, [sp, #8]
   178a4:	ldr	r0, [sp, #8]
   178a8:	cmp	r0, #256	; 0x100
   178ac:	bge	17bcc <ftello64@plt+0x670c>
   178b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   178b4:	ldr	r1, [sp, #8]
   178b8:	ldr	r0, [r0, r1, lsl #2]
   178bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   178c0:	add	r0, r1, r0
   178c4:	str	r0, [fp, #-24]	; 0xffffffe8
   178c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   178cc:	ldr	r1, [sp, #8]
   178d0:	add	r0, r0, r1, lsl #2
   178d4:	ldr	r0, [r0, #4]
   178d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   178dc:	add	r0, r1, r0
   178e0:	str	r0, [fp, #-28]	; 0xffffffe4
   178e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   178e8:	ldr	r1, [sp, #8]
   178ec:	add	r0, r0, r1, lsl #2
   178f0:	ldr	r0, [r0, #8]
   178f4:	ldr	r1, [sp, #32]
   178f8:	add	r0, r1, r0
   178fc:	str	r0, [sp, #32]
   17900:	ldr	r0, [fp, #-20]	; 0xffffffec
   17904:	ldr	r1, [sp, #8]
   17908:	add	r0, r0, r1, lsl #2
   1790c:	ldr	r0, [r0, #12]
   17910:	ldr	r1, [sp, #28]
   17914:	add	r0, r1, r0
   17918:	str	r0, [sp, #28]
   1791c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17920:	ldr	r1, [sp, #8]
   17924:	add	r0, r0, r1, lsl #2
   17928:	ldr	r0, [r0, #16]
   1792c:	ldr	r1, [sp, #24]
   17930:	add	r0, r1, r0
   17934:	str	r0, [sp, #24]
   17938:	ldr	r0, [fp, #-20]	; 0xffffffec
   1793c:	ldr	r1, [sp, #8]
   17940:	add	r0, r0, r1, lsl #2
   17944:	ldr	r0, [r0, #20]
   17948:	ldr	r1, [sp, #20]
   1794c:	add	r0, r1, r0
   17950:	str	r0, [sp, #20]
   17954:	ldr	r0, [fp, #-20]	; 0xffffffec
   17958:	ldr	r1, [sp, #8]
   1795c:	add	r0, r0, r1, lsl #2
   17960:	ldr	r0, [r0, #24]
   17964:	ldr	r1, [sp, #16]
   17968:	add	r0, r1, r0
   1796c:	str	r0, [sp, #16]
   17970:	ldr	r0, [fp, #-20]	; 0xffffffec
   17974:	ldr	r1, [sp, #8]
   17978:	add	r0, r0, r1, lsl #2
   1797c:	ldr	r0, [r0, #28]
   17980:	ldr	r1, [sp, #12]
   17984:	add	r0, r1, r0
   17988:	str	r0, [sp, #12]
   1798c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17990:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17994:	eor	r0, r1, r0, lsl #11
   17998:	str	r0, [fp, #-24]	; 0xffffffe8
   1799c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179a0:	ldr	r1, [sp, #28]
   179a4:	add	r0, r1, r0
   179a8:	str	r0, [sp, #28]
   179ac:	ldr	r0, [sp, #32]
   179b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   179b4:	add	r0, r1, r0
   179b8:	str	r0, [fp, #-28]	; 0xffffffe4
   179bc:	ldr	r0, [sp, #32]
   179c0:	bl	17828 <ftello64@plt+0x6368>
   179c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   179c8:	eor	r0, r1, r0, lsr #2
   179cc:	str	r0, [fp, #-28]	; 0xffffffe4
   179d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   179d4:	ldr	r1, [sp, #24]
   179d8:	add	r0, r1, r0
   179dc:	str	r0, [sp, #24]
   179e0:	ldr	r0, [sp, #28]
   179e4:	ldr	r1, [sp, #32]
   179e8:	add	r0, r1, r0
   179ec:	str	r0, [sp, #32]
   179f0:	ldr	r0, [sp, #28]
   179f4:	ldr	r1, [sp, #32]
   179f8:	eor	r0, r1, r0, lsl #8
   179fc:	str	r0, [sp, #32]
   17a00:	ldr	r0, [sp, #32]
   17a04:	ldr	r1, [sp, #20]
   17a08:	add	r0, r1, r0
   17a0c:	str	r0, [sp, #20]
   17a10:	ldr	r0, [sp, #24]
   17a14:	ldr	r1, [sp, #28]
   17a18:	add	r0, r1, r0
   17a1c:	str	r0, [sp, #28]
   17a20:	ldr	r0, [sp, #24]
   17a24:	bl	17828 <ftello64@plt+0x6368>
   17a28:	ldr	r1, [sp, #28]
   17a2c:	eor	r0, r1, r0, lsr #16
   17a30:	str	r0, [sp, #28]
   17a34:	ldr	r0, [sp, #28]
   17a38:	ldr	r1, [sp, #16]
   17a3c:	add	r0, r1, r0
   17a40:	str	r0, [sp, #16]
   17a44:	ldr	r0, [sp, #20]
   17a48:	ldr	r1, [sp, #24]
   17a4c:	add	r0, r1, r0
   17a50:	str	r0, [sp, #24]
   17a54:	ldr	r0, [sp, #20]
   17a58:	ldr	r1, [sp, #24]
   17a5c:	eor	r0, r1, r0, lsl #10
   17a60:	str	r0, [sp, #24]
   17a64:	ldr	r0, [sp, #24]
   17a68:	ldr	r1, [sp, #12]
   17a6c:	add	r0, r1, r0
   17a70:	str	r0, [sp, #12]
   17a74:	ldr	r0, [sp, #16]
   17a78:	ldr	r1, [sp, #20]
   17a7c:	add	r0, r1, r0
   17a80:	str	r0, [sp, #20]
   17a84:	ldr	r0, [sp, #16]
   17a88:	bl	17828 <ftello64@plt+0x6368>
   17a8c:	ldr	r1, [sp, #20]
   17a90:	eor	r0, r1, r0, lsr #4
   17a94:	str	r0, [sp, #20]
   17a98:	ldr	r0, [sp, #20]
   17a9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17aa0:	add	r0, r1, r0
   17aa4:	str	r0, [fp, #-24]	; 0xffffffe8
   17aa8:	ldr	r0, [sp, #12]
   17aac:	ldr	r1, [sp, #16]
   17ab0:	add	r0, r1, r0
   17ab4:	str	r0, [sp, #16]
   17ab8:	ldr	r0, [sp, #12]
   17abc:	ldr	r1, [sp, #16]
   17ac0:	eor	r0, r1, r0, lsl #8
   17ac4:	str	r0, [sp, #16]
   17ac8:	ldr	r0, [sp, #16]
   17acc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17ad0:	add	r0, r1, r0
   17ad4:	str	r0, [fp, #-28]	; 0xffffffe4
   17ad8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17adc:	ldr	r1, [sp, #12]
   17ae0:	add	r0, r1, r0
   17ae4:	str	r0, [sp, #12]
   17ae8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17aec:	bl	17828 <ftello64@plt+0x6368>
   17af0:	ldr	r1, [sp, #12]
   17af4:	eor	r0, r1, r0, lsr #9
   17af8:	str	r0, [sp, #12]
   17afc:	ldr	r0, [sp, #12]
   17b00:	ldr	r1, [sp, #32]
   17b04:	add	r0, r1, r0
   17b08:	str	r0, [sp, #32]
   17b0c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17b10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b14:	add	r0, r1, r0
   17b18:	str	r0, [fp, #-24]	; 0xffffffe8
   17b1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b20:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b24:	ldr	lr, [sp, #8]
   17b28:	str	r0, [r1, lr, lsl #2]
   17b2c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17b30:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b34:	ldr	lr, [sp, #8]
   17b38:	add	r1, r1, lr, lsl #2
   17b3c:	str	r0, [r1, #4]
   17b40:	ldr	r0, [sp, #32]
   17b44:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b48:	ldr	lr, [sp, #8]
   17b4c:	add	r1, r1, lr, lsl #2
   17b50:	str	r0, [r1, #8]
   17b54:	ldr	r0, [sp, #28]
   17b58:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b5c:	ldr	lr, [sp, #8]
   17b60:	add	r1, r1, lr, lsl #2
   17b64:	str	r0, [r1, #12]
   17b68:	ldr	r0, [sp, #24]
   17b6c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b70:	ldr	lr, [sp, #8]
   17b74:	add	r1, r1, lr, lsl #2
   17b78:	str	r0, [r1, #16]
   17b7c:	ldr	r0, [sp, #20]
   17b80:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b84:	ldr	lr, [sp, #8]
   17b88:	add	r1, r1, lr, lsl #2
   17b8c:	str	r0, [r1, #20]
   17b90:	ldr	r0, [sp, #16]
   17b94:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b98:	ldr	lr, [sp, #8]
   17b9c:	add	r1, r1, lr, lsl #2
   17ba0:	str	r0, [r1, #24]
   17ba4:	ldr	r0, [sp, #12]
   17ba8:	ldr	r1, [fp, #-20]	; 0xffffffec
   17bac:	ldr	lr, [sp, #8]
   17bb0:	add	lr, lr, #7
   17bb4:	add	r1, r1, lr, lsl #2
   17bb8:	str	r0, [r1]
   17bbc:	ldr	r0, [sp, #8]
   17bc0:	add	r0, r0, #8
   17bc4:	str	r0, [sp, #8]
   17bc8:	b	178a4 <ftello64@plt+0x63e4>
   17bcc:	movw	r0, #0
   17bd0:	str	r0, [sp, #4]
   17bd4:	ldr	r0, [sp, #4]
   17bd8:	cmp	r0, #256	; 0x100
   17bdc:	bge	17efc <ftello64@plt+0x6a3c>
   17be0:	ldr	r0, [fp, #-20]	; 0xffffffec
   17be4:	ldr	r1, [sp, #4]
   17be8:	ldr	r0, [r0, r1, lsl #2]
   17bec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17bf0:	add	r0, r1, r0
   17bf4:	str	r0, [fp, #-24]	; 0xffffffe8
   17bf8:	ldr	r0, [fp, #-20]	; 0xffffffec
   17bfc:	ldr	r1, [sp, #4]
   17c00:	add	r0, r0, r1, lsl #2
   17c04:	ldr	r0, [r0, #4]
   17c08:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17c0c:	add	r0, r1, r0
   17c10:	str	r0, [fp, #-28]	; 0xffffffe4
   17c14:	ldr	r0, [fp, #-20]	; 0xffffffec
   17c18:	ldr	r1, [sp, #4]
   17c1c:	add	r0, r0, r1, lsl #2
   17c20:	ldr	r0, [r0, #8]
   17c24:	ldr	r1, [sp, #32]
   17c28:	add	r0, r1, r0
   17c2c:	str	r0, [sp, #32]
   17c30:	ldr	r0, [fp, #-20]	; 0xffffffec
   17c34:	ldr	r1, [sp, #4]
   17c38:	add	r0, r0, r1, lsl #2
   17c3c:	ldr	r0, [r0, #12]
   17c40:	ldr	r1, [sp, #28]
   17c44:	add	r0, r1, r0
   17c48:	str	r0, [sp, #28]
   17c4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17c50:	ldr	r1, [sp, #4]
   17c54:	add	r0, r0, r1, lsl #2
   17c58:	ldr	r0, [r0, #16]
   17c5c:	ldr	r1, [sp, #24]
   17c60:	add	r0, r1, r0
   17c64:	str	r0, [sp, #24]
   17c68:	ldr	r0, [fp, #-20]	; 0xffffffec
   17c6c:	ldr	r1, [sp, #4]
   17c70:	add	r0, r0, r1, lsl #2
   17c74:	ldr	r0, [r0, #20]
   17c78:	ldr	r1, [sp, #20]
   17c7c:	add	r0, r1, r0
   17c80:	str	r0, [sp, #20]
   17c84:	ldr	r0, [fp, #-20]	; 0xffffffec
   17c88:	ldr	r1, [sp, #4]
   17c8c:	add	r0, r0, r1, lsl #2
   17c90:	ldr	r0, [r0, #24]
   17c94:	ldr	r1, [sp, #16]
   17c98:	add	r0, r1, r0
   17c9c:	str	r0, [sp, #16]
   17ca0:	ldr	r0, [fp, #-20]	; 0xffffffec
   17ca4:	ldr	r1, [sp, #4]
   17ca8:	add	r0, r0, r1, lsl #2
   17cac:	ldr	r0, [r0, #28]
   17cb0:	ldr	r1, [sp, #12]
   17cb4:	add	r0, r1, r0
   17cb8:	str	r0, [sp, #12]
   17cbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17cc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17cc4:	eor	r0, r1, r0, lsl #11
   17cc8:	str	r0, [fp, #-24]	; 0xffffffe8
   17ccc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cd0:	ldr	r1, [sp, #28]
   17cd4:	add	r0, r1, r0
   17cd8:	str	r0, [sp, #28]
   17cdc:	ldr	r0, [sp, #32]
   17ce0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17ce4:	add	r0, r1, r0
   17ce8:	str	r0, [fp, #-28]	; 0xffffffe4
   17cec:	ldr	r0, [sp, #32]
   17cf0:	bl	17828 <ftello64@plt+0x6368>
   17cf4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17cf8:	eor	r0, r1, r0, lsr #2
   17cfc:	str	r0, [fp, #-28]	; 0xffffffe4
   17d00:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17d04:	ldr	r1, [sp, #24]
   17d08:	add	r0, r1, r0
   17d0c:	str	r0, [sp, #24]
   17d10:	ldr	r0, [sp, #28]
   17d14:	ldr	r1, [sp, #32]
   17d18:	add	r0, r1, r0
   17d1c:	str	r0, [sp, #32]
   17d20:	ldr	r0, [sp, #28]
   17d24:	ldr	r1, [sp, #32]
   17d28:	eor	r0, r1, r0, lsl #8
   17d2c:	str	r0, [sp, #32]
   17d30:	ldr	r0, [sp, #32]
   17d34:	ldr	r1, [sp, #20]
   17d38:	add	r0, r1, r0
   17d3c:	str	r0, [sp, #20]
   17d40:	ldr	r0, [sp, #24]
   17d44:	ldr	r1, [sp, #28]
   17d48:	add	r0, r1, r0
   17d4c:	str	r0, [sp, #28]
   17d50:	ldr	r0, [sp, #24]
   17d54:	bl	17828 <ftello64@plt+0x6368>
   17d58:	ldr	r1, [sp, #28]
   17d5c:	eor	r0, r1, r0, lsr #16
   17d60:	str	r0, [sp, #28]
   17d64:	ldr	r0, [sp, #28]
   17d68:	ldr	r1, [sp, #16]
   17d6c:	add	r0, r1, r0
   17d70:	str	r0, [sp, #16]
   17d74:	ldr	r0, [sp, #20]
   17d78:	ldr	r1, [sp, #24]
   17d7c:	add	r0, r1, r0
   17d80:	str	r0, [sp, #24]
   17d84:	ldr	r0, [sp, #20]
   17d88:	ldr	r1, [sp, #24]
   17d8c:	eor	r0, r1, r0, lsl #10
   17d90:	str	r0, [sp, #24]
   17d94:	ldr	r0, [sp, #24]
   17d98:	ldr	r1, [sp, #12]
   17d9c:	add	r0, r1, r0
   17da0:	str	r0, [sp, #12]
   17da4:	ldr	r0, [sp, #16]
   17da8:	ldr	r1, [sp, #20]
   17dac:	add	r0, r1, r0
   17db0:	str	r0, [sp, #20]
   17db4:	ldr	r0, [sp, #16]
   17db8:	bl	17828 <ftello64@plt+0x6368>
   17dbc:	ldr	r1, [sp, #20]
   17dc0:	eor	r0, r1, r0, lsr #4
   17dc4:	str	r0, [sp, #20]
   17dc8:	ldr	r0, [sp, #20]
   17dcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17dd0:	add	r0, r1, r0
   17dd4:	str	r0, [fp, #-24]	; 0xffffffe8
   17dd8:	ldr	r0, [sp, #12]
   17ddc:	ldr	r1, [sp, #16]
   17de0:	add	r0, r1, r0
   17de4:	str	r0, [sp, #16]
   17de8:	ldr	r0, [sp, #12]
   17dec:	ldr	r1, [sp, #16]
   17df0:	eor	r0, r1, r0, lsl #8
   17df4:	str	r0, [sp, #16]
   17df8:	ldr	r0, [sp, #16]
   17dfc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17e00:	add	r0, r1, r0
   17e04:	str	r0, [fp, #-28]	; 0xffffffe4
   17e08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e0c:	ldr	r1, [sp, #12]
   17e10:	add	r0, r1, r0
   17e14:	str	r0, [sp, #12]
   17e18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e1c:	bl	17828 <ftello64@plt+0x6368>
   17e20:	ldr	r1, [sp, #12]
   17e24:	eor	r0, r1, r0, lsr #9
   17e28:	str	r0, [sp, #12]
   17e2c:	ldr	r0, [sp, #12]
   17e30:	ldr	r1, [sp, #32]
   17e34:	add	r0, r1, r0
   17e38:	str	r0, [sp, #32]
   17e3c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17e40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17e44:	add	r0, r1, r0
   17e48:	str	r0, [fp, #-24]	; 0xffffffe8
   17e4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e50:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e54:	ldr	lr, [sp, #4]
   17e58:	str	r0, [r1, lr, lsl #2]
   17e5c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17e60:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e64:	ldr	lr, [sp, #4]
   17e68:	add	r1, r1, lr, lsl #2
   17e6c:	str	r0, [r1, #4]
   17e70:	ldr	r0, [sp, #32]
   17e74:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e78:	ldr	lr, [sp, #4]
   17e7c:	add	r1, r1, lr, lsl #2
   17e80:	str	r0, [r1, #8]
   17e84:	ldr	r0, [sp, #28]
   17e88:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e8c:	ldr	lr, [sp, #4]
   17e90:	add	r1, r1, lr, lsl #2
   17e94:	str	r0, [r1, #12]
   17e98:	ldr	r0, [sp, #24]
   17e9c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17ea0:	ldr	lr, [sp, #4]
   17ea4:	add	r1, r1, lr, lsl #2
   17ea8:	str	r0, [r1, #16]
   17eac:	ldr	r0, [sp, #20]
   17eb0:	ldr	r1, [fp, #-20]	; 0xffffffec
   17eb4:	ldr	lr, [sp, #4]
   17eb8:	add	r1, r1, lr, lsl #2
   17ebc:	str	r0, [r1, #20]
   17ec0:	ldr	r0, [sp, #16]
   17ec4:	ldr	r1, [fp, #-20]	; 0xffffffec
   17ec8:	ldr	lr, [sp, #4]
   17ecc:	add	r1, r1, lr, lsl #2
   17ed0:	str	r0, [r1, #24]
   17ed4:	ldr	r0, [sp, #12]
   17ed8:	ldr	r1, [fp, #-20]	; 0xffffffec
   17edc:	ldr	lr, [sp, #4]
   17ee0:	add	lr, lr, #7
   17ee4:	add	r1, r1, lr, lsl #2
   17ee8:	str	r0, [r1]
   17eec:	ldr	r0, [sp, #4]
   17ef0:	add	r0, r0, #8
   17ef4:	str	r0, [sp, #4]
   17ef8:	b	17bd4 <ftello64@plt+0x6714>
   17efc:	ldr	r0, [fp, #-20]	; 0xffffffec
   17f00:	movw	r1, #0
   17f04:	str	r1, [r0, #1032]	; 0x408
   17f08:	ldr	r0, [fp, #-20]	; 0xffffffec
   17f0c:	str	r1, [r0, #1028]	; 0x404
   17f10:	ldr	r0, [fp, #-20]	; 0xffffffec
   17f14:	str	r1, [r0, #1024]	; 0x400
   17f18:	sub	sp, fp, #16
   17f1c:	pop	{r4, r5, r6, sl, fp, pc}
   17f20:	rsbcc	r9, r0, r9, lsl r1
   17f24:	strbtgt	lr, [pc], #2587	; 17f2c <ftello64@plt+0x6a6c>
   17f28:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   17f2c:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   17f30:	svceq	0x00421ad8
   17f34:	tstgt	r6, #1200	; 0x4b0
   17f38:	ldrbls	r0, [r9, #89]	; 0x59
   17f3c:	cmnne	r7, #360	; 0x168
   17f40:	push	{fp, lr}
   17f44:	mov	fp, sp
   17f48:	sub	sp, sp, #200	; 0xc8
   17f4c:	str	r0, [fp, #-8]
   17f50:	str	r1, [fp, #-12]
   17f54:	str	r2, [fp, #-16]
   17f58:	movw	r0, #0
   17f5c:	str	r0, [fp, #-20]	; 0xffffffec
   17f60:	movw	r0, #8192	; 0x2000
   17f64:	str	r0, [fp, #-24]	; 0xffffffe8
   17f68:	ldr	r0, [fp, #-8]
   17f6c:	bl	113dc <fileno@plt>
   17f70:	add	r1, sp, #72	; 0x48
   17f74:	bl	22a50 <ftello64@plt+0x11590>
   17f78:	cmp	r0, #0
   17f7c:	blt	18044 <ftello64@plt+0x6b84>
   17f80:	ldr	r0, [sp, #88]	; 0x58
   17f84:	and	r0, r0, #61440	; 0xf000
   17f88:	cmp	r0, #32768	; 0x8000
   17f8c:	bne	18044 <ftello64@plt+0x6b84>
   17f90:	ldr	r0, [fp, #-8]
   17f94:	bl	114c0 <ftello64@plt>
   17f98:	str	r1, [sp, #68]	; 0x44
   17f9c:	str	r0, [sp, #64]	; 0x40
   17fa0:	ldr	r0, [sp, #68]	; 0x44
   17fa4:	cmp	r0, #0
   17fa8:	blt	18040 <ftello64@plt+0x6b80>
   17fac:	b	17fb0 <ftello64@plt+0x6af0>
   17fb0:	ldr	r0, [sp, #64]	; 0x40
   17fb4:	ldr	r1, [sp, #68]	; 0x44
   17fb8:	ldr	r2, [sp, #120]	; 0x78
   17fbc:	ldr	r3, [sp, #124]	; 0x7c
   17fc0:	subs	r0, r0, r2
   17fc4:	sbcs	r1, r1, r3
   17fc8:	str	r0, [sp, #20]
   17fcc:	str	r1, [sp, #16]
   17fd0:	bge	18040 <ftello64@plt+0x6b80>
   17fd4:	b	17fd8 <ftello64@plt+0x6b18>
   17fd8:	ldr	r0, [sp, #120]	; 0x78
   17fdc:	ldr	r1, [sp, #124]	; 0x7c
   17fe0:	ldr	r2, [sp, #64]	; 0x40
   17fe4:	ldr	r3, [sp, #68]	; 0x44
   17fe8:	subs	r0, r0, r2
   17fec:	sbc	r1, r1, r3
   17ff0:	str	r0, [sp, #56]	; 0x38
   17ff4:	str	r1, [sp, #60]	; 0x3c
   17ff8:	ldr	r0, [sp, #56]	; 0x38
   17ffc:	ldr	r1, [sp, #60]	; 0x3c
   18000:	mvn	r2, #-2147483648	; 0x80000000
   18004:	subs	r0, r0, r2
   18008:	sbcs	r1, r1, #0
   1800c:	str	r0, [sp, #12]
   18010:	str	r1, [sp, #8]
   18014:	blt	18034 <ftello64@plt+0x6b74>
   18018:	b	1801c <ftello64@plt+0x6b5c>
   1801c:	bl	113ac <__errno_location@plt>
   18020:	movw	lr, #12
   18024:	str	lr, [r0]
   18028:	movw	r0, #0
   1802c:	str	r0, [fp, #-4]
   18030:	b	18314 <ftello64@plt+0x6e54>
   18034:	ldr	r0, [sp, #56]	; 0x38
   18038:	add	r0, r0, #1
   1803c:	str	r0, [fp, #-24]	; 0xffffffe8
   18040:	b	18044 <ftello64@plt+0x6b84>
   18044:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18048:	bl	1e0ac <ftello64@plt+0xcbec>
   1804c:	str	r0, [fp, #-20]	; 0xffffffec
   18050:	movw	lr, #0
   18054:	cmp	r0, lr
   18058:	bne	18068 <ftello64@plt+0x6ba8>
   1805c:	movw	r0, #0
   18060:	str	r0, [fp, #-4]
   18064:	b	18314 <ftello64@plt+0x6e54>
   18068:	movw	r0, #0
   1806c:	str	r0, [sp, #52]	; 0x34
   18070:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18074:	ldr	r1, [sp, #52]	; 0x34
   18078:	sub	r0, r0, r1
   1807c:	str	r0, [sp, #44]	; 0x2c
   18080:	ldr	r0, [fp, #-20]	; 0xffffffec
   18084:	ldr	r1, [sp, #52]	; 0x34
   18088:	add	r0, r0, r1
   1808c:	ldr	r2, [sp, #44]	; 0x2c
   18090:	ldr	r3, [fp, #-8]
   18094:	movw	r1, #1
   18098:	bl	112d4 <fread@plt>
   1809c:	str	r0, [sp, #40]	; 0x28
   180a0:	ldr	r0, [sp, #40]	; 0x28
   180a4:	ldr	r1, [sp, #52]	; 0x34
   180a8:	add	r0, r1, r0
   180ac:	str	r0, [sp, #52]	; 0x34
   180b0:	ldr	r0, [sp, #40]	; 0x28
   180b4:	ldr	r1, [sp, #44]	; 0x2c
   180b8:	cmp	r0, r1
   180bc:	beq	181d4 <ftello64@plt+0x6d14>
   180c0:	bl	113ac <__errno_location@plt>
   180c4:	ldr	r0, [r0]
   180c8:	str	r0, [sp, #48]	; 0x30
   180cc:	ldr	r0, [fp, #-8]
   180d0:	bl	11214 <ferror@plt>
   180d4:	cmp	r0, #0
   180d8:	beq	180e0 <ftello64@plt+0x6c20>
   180dc:	b	182d4 <ftello64@plt+0x6e14>
   180e0:	ldr	r0, [sp, #52]	; 0x34
   180e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   180e8:	sub	r1, r1, #1
   180ec:	cmp	r0, r1
   180f0:	bcs	181a8 <ftello64@plt+0x6ce8>
   180f4:	ldr	r0, [fp, #-12]
   180f8:	and	r0, r0, #2
   180fc:	cmp	r0, #0
   18100:	beq	18174 <ftello64@plt+0x6cb4>
   18104:	ldr	r0, [sp, #52]	; 0x34
   18108:	add	r0, r0, #1
   1810c:	bl	1e0ac <ftello64@plt+0xcbec>
   18110:	str	r0, [sp, #36]	; 0x24
   18114:	ldr	r0, [sp, #36]	; 0x24
   18118:	movw	lr, #0
   1811c:	cmp	r0, lr
   18120:	bne	18144 <ftello64@plt+0x6c84>
   18124:	ldr	r0, [fp, #-20]	; 0xffffffec
   18128:	ldr	r1, [sp, #52]	; 0x34
   1812c:	add	r0, r0, r1
   18130:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18134:	ldr	r2, [sp, #52]	; 0x34
   18138:	sub	r1, r1, r2
   1813c:	bl	11448 <explicit_bzero@plt>
   18140:	b	18170 <ftello64@plt+0x6cb0>
   18144:	ldr	r0, [sp, #36]	; 0x24
   18148:	ldr	r1, [fp, #-20]	; 0xffffffec
   1814c:	ldr	r2, [sp, #52]	; 0x34
   18150:	bl	1122c <memcpy@plt>
   18154:	ldr	r0, [fp, #-20]	; 0xffffffec
   18158:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1815c:	bl	11448 <explicit_bzero@plt>
   18160:	ldr	r0, [fp, #-20]	; 0xffffffec
   18164:	bl	1e54c <ftello64@plt+0xd08c>
   18168:	ldr	r0, [sp, #36]	; 0x24
   1816c:	str	r0, [fp, #-20]	; 0xffffffec
   18170:	b	181a4 <ftello64@plt+0x6ce4>
   18174:	ldr	r0, [fp, #-20]	; 0xffffffec
   18178:	ldr	r1, [sp, #52]	; 0x34
   1817c:	add	r1, r1, #1
   18180:	bl	1e11c <ftello64@plt+0xcc5c>
   18184:	str	r0, [sp, #32]
   18188:	ldr	r0, [sp, #32]
   1818c:	movw	r1, #0
   18190:	cmp	r0, r1
   18194:	beq	181a0 <ftello64@plt+0x6ce0>
   18198:	ldr	r0, [sp, #32]
   1819c:	str	r0, [fp, #-20]	; 0xffffffec
   181a0:	b	181a4 <ftello64@plt+0x6ce4>
   181a4:	b	181a8 <ftello64@plt+0x6ce8>
   181a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   181ac:	ldr	r1, [sp, #52]	; 0x34
   181b0:	add	r0, r0, r1
   181b4:	movw	r1, #0
   181b8:	strb	r1, [r0]
   181bc:	ldr	r0, [sp, #52]	; 0x34
   181c0:	ldr	r1, [fp, #-16]
   181c4:	str	r0, [r1]
   181c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   181cc:	str	r0, [fp, #-4]
   181d0:	b	18314 <ftello64@plt+0x6e54>
   181d4:	ldr	r0, [pc, #324]	; 18320 <ftello64@plt+0x6e60>
   181d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   181dc:	str	r1, [sp, #24]
   181e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   181e4:	cmp	r1, r0
   181e8:	bne	181f8 <ftello64@plt+0x6d38>
   181ec:	movw	r0, #12
   181f0:	str	r0, [sp, #48]	; 0x30
   181f4:	b	182d4 <ftello64@plt+0x6e14>
   181f8:	ldr	r0, [pc, #288]	; 18320 <ftello64@plt+0x6e60>
   181fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18200:	mov	r2, r1
   18204:	lsr	r1, r1, #1
   18208:	sub	r0, r0, r1
   1820c:	cmp	r2, r0
   18210:	bcs	1822c <ftello64@plt+0x6d6c>
   18214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18218:	mov	r1, r0
   1821c:	lsr	r0, r0, #1
   18220:	add	r0, r1, r0
   18224:	str	r0, [fp, #-24]	; 0xffffffe8
   18228:	b	18234 <ftello64@plt+0x6d74>
   1822c:	ldr	r0, [pc, #236]	; 18320 <ftello64@plt+0x6e60>
   18230:	str	r0, [fp, #-24]	; 0xffffffe8
   18234:	ldr	r0, [fp, #-12]
   18238:	and	r0, r0, #2
   1823c:	cmp	r0, #0
   18240:	beq	18298 <ftello64@plt+0x6dd8>
   18244:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18248:	bl	1e0ac <ftello64@plt+0xcbec>
   1824c:	str	r0, [sp, #28]
   18250:	ldr	r0, [sp, #28]
   18254:	movw	lr, #0
   18258:	cmp	r0, lr
   1825c:	bne	18270 <ftello64@plt+0x6db0>
   18260:	bl	113ac <__errno_location@plt>
   18264:	ldr	r0, [r0]
   18268:	str	r0, [sp, #48]	; 0x30
   1826c:	b	182d4 <ftello64@plt+0x6e14>
   18270:	ldr	r0, [sp, #28]
   18274:	ldr	r1, [fp, #-20]	; 0xffffffec
   18278:	ldr	r2, [sp, #24]
   1827c:	bl	1122c <memcpy@plt>
   18280:	ldr	r0, [fp, #-20]	; 0xffffffec
   18284:	ldr	r1, [sp, #24]
   18288:	bl	11448 <explicit_bzero@plt>
   1828c:	ldr	r0, [fp, #-20]	; 0xffffffec
   18290:	bl	1e54c <ftello64@plt+0xd08c>
   18294:	b	182c8 <ftello64@plt+0x6e08>
   18298:	ldr	r0, [fp, #-20]	; 0xffffffec
   1829c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   182a0:	bl	1e11c <ftello64@plt+0xcc5c>
   182a4:	str	r0, [sp, #28]
   182a8:	movw	r1, #0
   182ac:	cmp	r0, r1
   182b0:	bne	182c4 <ftello64@plt+0x6e04>
   182b4:	bl	113ac <__errno_location@plt>
   182b8:	ldr	r0, [r0]
   182bc:	str	r0, [sp, #48]	; 0x30
   182c0:	b	182d4 <ftello64@plt+0x6e14>
   182c4:	b	182c8 <ftello64@plt+0x6e08>
   182c8:	ldr	r0, [sp, #28]
   182cc:	str	r0, [fp, #-20]	; 0xffffffec
   182d0:	b	18070 <ftello64@plt+0x6bb0>
   182d4:	ldr	r0, [fp, #-12]
   182d8:	and	r0, r0, #2
   182dc:	cmp	r0, #0
   182e0:	beq	182f0 <ftello64@plt+0x6e30>
   182e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   182e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   182ec:	bl	11448 <explicit_bzero@plt>
   182f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   182f4:	bl	1e54c <ftello64@plt+0xd08c>
   182f8:	ldr	r0, [sp, #48]	; 0x30
   182fc:	str	r0, [sp, #4]
   18300:	bl	113ac <__errno_location@plt>
   18304:	ldr	lr, [sp, #4]
   18308:	str	lr, [r0]
   1830c:	movw	r0, #0
   18310:	str	r0, [fp, #-4]
   18314:	ldr	r0, [fp, #-4]
   18318:	mov	sp, fp
   1831c:	pop	{fp, pc}
   18320:	svcvc	0x00ffffff
   18324:	push	{fp, lr}
   18328:	mov	fp, sp
   1832c:	sub	sp, sp, #40	; 0x28
   18330:	str	r0, [fp, #-8]
   18334:	str	r1, [fp, #-12]
   18338:	str	r2, [fp, #-16]
   1833c:	ldr	r0, [fp, #-12]
   18340:	and	r0, r0, #1
   18344:	cmp	r0, #0
   18348:	movw	r0, #0
   1834c:	movne	r0, #1
   18350:	tst	r0, #1
   18354:	movw	r0, #12998	; 0x32c6
   18358:	movt	r0, #2
   1835c:	movw	r1, #12994	; 0x32c2
   18360:	movt	r1, #2
   18364:	movne	r0, r1
   18368:	str	r0, [sp, #20]
   1836c:	ldr	r0, [fp, #-8]
   18370:	ldr	r1, [sp, #20]
   18374:	bl	1143c <fopen64@plt>
   18378:	str	r0, [sp, #16]
   1837c:	ldr	r0, [sp, #16]
   18380:	movw	r1, #0
   18384:	cmp	r0, r1
   18388:	bne	18398 <ftello64@plt+0x6ed8>
   1838c:	movw	r0, #0
   18390:	str	r0, [fp, #-4]
   18394:	b	18434 <ftello64@plt+0x6f74>
   18398:	ldr	r0, [fp, #-12]
   1839c:	and	r0, r0, #2
   183a0:	cmp	r0, #0
   183a4:	beq	183c4 <ftello64@plt+0x6f04>
   183a8:	ldr	r0, [sp, #16]
   183ac:	movw	r1, #0
   183b0:	str	r1, [sp, #8]
   183b4:	movw	r2, #2
   183b8:	ldr	r3, [sp, #8]
   183bc:	bl	113c4 <setvbuf@plt>
   183c0:	str	r0, [sp, #4]
   183c4:	ldr	r0, [sp, #16]
   183c8:	ldr	r1, [fp, #-12]
   183cc:	ldr	r2, [fp, #-16]
   183d0:	bl	17f40 <ftello64@plt+0x6a80>
   183d4:	str	r0, [sp, #12]
   183d8:	ldr	r0, [sp, #16]
   183dc:	bl	13338 <ftello64@plt+0x1e78>
   183e0:	cmp	r0, #0
   183e4:	beq	1842c <ftello64@plt+0x6f6c>
   183e8:	ldr	r0, [sp, #12]
   183ec:	movw	r1, #0
   183f0:	cmp	r0, r1
   183f4:	beq	18420 <ftello64@plt+0x6f60>
   183f8:	ldr	r0, [fp, #-12]
   183fc:	and	r0, r0, #2
   18400:	cmp	r0, #0
   18404:	beq	18418 <ftello64@plt+0x6f58>
   18408:	ldr	r0, [sp, #12]
   1840c:	ldr	r1, [fp, #-16]
   18410:	ldr	r1, [r1]
   18414:	bl	11448 <explicit_bzero@plt>
   18418:	ldr	r0, [sp, #12]
   1841c:	bl	1e54c <ftello64@plt+0xd08c>
   18420:	movw	r0, #0
   18424:	str	r0, [fp, #-4]
   18428:	b	18434 <ftello64@plt+0x6f74>
   1842c:	ldr	r0, [sp, #12]
   18430:	str	r0, [fp, #-4]
   18434:	ldr	r0, [fp, #-4]
   18438:	mov	sp, fp
   1843c:	pop	{fp, pc}
   18440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18444:	add	fp, sp, #28
   18448:	sub	sp, sp, #260	; 0x104
   1844c:	ldr	ip, [fp, #12]
   18450:	ldr	lr, [fp, #8]
   18454:	str	r0, [fp, #-32]	; 0xffffffe0
   18458:	str	r1, [fp, #-36]	; 0xffffffdc
   1845c:	str	r2, [fp, #-40]	; 0xffffffd8
   18460:	str	r3, [fp, #-44]	; 0xffffffd4
   18464:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18468:	movw	r1, #0
   1846c:	cmp	r0, r1
   18470:	str	lr, [fp, #-48]	; 0xffffffd0
   18474:	str	ip, [fp, #-52]	; 0xffffffcc
   18478:	beq	184b0 <ftello64@plt+0x6ff0>
   1847c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18480:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18484:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18488:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1848c:	movw	ip, #13001	; 0x32c9
   18490:	movt	ip, #2
   18494:	str	r1, [fp, #-56]	; 0xffffffc8
   18498:	mov	r1, ip
   1849c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   184a0:	str	ip, [sp]
   184a4:	bl	113a0 <fprintf@plt>
   184a8:	str	r0, [fp, #-60]	; 0xffffffc4
   184ac:	b	184cc <ftello64@plt+0x700c>
   184b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   184b4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   184b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   184bc:	movw	r1, #13013	; 0x32d5
   184c0:	movt	r1, #2
   184c4:	bl	113a0 <fprintf@plt>
   184c8:	str	r0, [fp, #-64]	; 0xffffffc0
   184cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   184d0:	movw	r1, #13020	; 0x32dc
   184d4:	movt	r1, #2
   184d8:	str	r0, [fp, #-68]	; 0xffffffbc
   184dc:	mov	r0, r1
   184e0:	bl	1137c <gettext@plt>
   184e4:	movw	r1, #13738	; 0x35aa
   184e8:	movt	r1, #2
   184ec:	movw	r3, #2022	; 0x7e6
   184f0:	ldr	lr, [fp, #-68]	; 0xffffffbc
   184f4:	str	r0, [fp, #-72]	; 0xffffffb8
   184f8:	mov	r0, lr
   184fc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18500:	bl	113a0 <fprintf@plt>
   18504:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18508:	movw	r2, #12349	; 0x303d
   1850c:	movt	r2, #2
   18510:	str	r0, [fp, #-76]	; 0xffffffb4
   18514:	mov	r0, r2
   18518:	str	r2, [fp, #-80]	; 0xffffffb0
   1851c:	bl	111c0 <fputs_unlocked@plt>
   18520:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18524:	movw	r2, #13024	; 0x32e0
   18528:	movt	r2, #2
   1852c:	str	r0, [fp, #-84]	; 0xffffffac
   18530:	mov	r0, r2
   18534:	str	r1, [fp, #-88]	; 0xffffffa8
   18538:	bl	1137c <gettext@plt>
   1853c:	movw	r2, #13195	; 0x338b
   18540:	movt	r2, #2
   18544:	ldr	r1, [fp, #-88]	; 0xffffffa8
   18548:	str	r0, [fp, #-92]	; 0xffffffa4
   1854c:	mov	r0, r1
   18550:	ldr	r1, [fp, #-92]	; 0xffffffa4
   18554:	bl	113a0 <fprintf@plt>
   18558:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1855c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   18560:	str	r0, [fp, #-96]	; 0xffffffa0
   18564:	mov	r0, r2
   18568:	bl	111c0 <fputs_unlocked@plt>
   1856c:	ldr	r1, [fp, #12]
   18570:	cmp	r1, #9
   18574:	str	r0, [fp, #-100]	; 0xffffff9c
   18578:	str	r1, [fp, #-104]	; 0xffffff98
   1857c:	bhi	189bc <ftello64@plt+0x74fc>
   18580:	add	r0, pc, #8
   18584:	ldr	r1, [fp, #-104]	; 0xffffff98
   18588:	ldr	r0, [r0, r1, lsl #2]
   1858c:	mov	pc, r0
   18590:			; <UNDEFINED> instruction: 0x000185b8
   18594:			; <UNDEFINED> instruction: 0x000185bc
   18598:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1859c:	andeq	r8, r1, ip, lsr r6
   185a0:	muleq	r1, r8, r6
   185a4:	andeq	r8, r1, r0, lsl #14
   185a8:	andeq	r8, r1, r4, ror r7
   185ac:	strdeq	r8, [r1], -r4
   185b0:	andeq	r8, r1, r0, lsl #17
   185b4:	andeq	r8, r1, r8, lsl r9
   185b8:	b	18a5c <ftello64@plt+0x759c>
   185bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185c0:	movw	r1, #13229	; 0x33ad
   185c4:	movt	r1, #2
   185c8:	str	r0, [fp, #-108]	; 0xffffff94
   185cc:	mov	r0, r1
   185d0:	bl	1137c <gettext@plt>
   185d4:	ldr	r1, [fp, #8]
   185d8:	ldr	r2, [r1]
   185dc:	ldr	r1, [fp, #-108]	; 0xffffff94
   185e0:	str	r0, [fp, #-112]	; 0xffffff90
   185e4:	mov	r0, r1
   185e8:	ldr	r1, [fp, #-112]	; 0xffffff90
   185ec:	bl	113a0 <fprintf@plt>
   185f0:	str	r0, [fp, #-116]	; 0xffffff8c
   185f4:	b	18a5c <ftello64@plt+0x759c>
   185f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185fc:	movw	r1, #13245	; 0x33bd
   18600:	movt	r1, #2
   18604:	str	r0, [fp, #-120]	; 0xffffff88
   18608:	mov	r0, r1
   1860c:	bl	1137c <gettext@plt>
   18610:	ldr	r1, [fp, #8]
   18614:	ldr	r2, [r1]
   18618:	ldr	r1, [fp, #8]
   1861c:	ldr	r3, [r1, #4]
   18620:	ldr	r1, [fp, #-120]	; 0xffffff88
   18624:	str	r0, [fp, #-124]	; 0xffffff84
   18628:	mov	r0, r1
   1862c:	ldr	r1, [fp, #-124]	; 0xffffff84
   18630:	bl	113a0 <fprintf@plt>
   18634:	str	r0, [fp, #-128]	; 0xffffff80
   18638:	b	18a5c <ftello64@plt+0x759c>
   1863c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18640:	movw	r1, #13268	; 0x33d4
   18644:	movt	r1, #2
   18648:	str	r0, [fp, #-132]	; 0xffffff7c
   1864c:	mov	r0, r1
   18650:	bl	1137c <gettext@plt>
   18654:	ldr	r1, [fp, #8]
   18658:	ldr	r2, [r1]
   1865c:	ldr	r1, [fp, #8]
   18660:	ldr	r3, [r1, #4]
   18664:	ldr	r1, [fp, #8]
   18668:	ldr	r1, [r1, #8]
   1866c:	ldr	lr, [fp, #-132]	; 0xffffff7c
   18670:	str	r0, [fp, #-136]	; 0xffffff78
   18674:	mov	r0, lr
   18678:	ldr	ip, [fp, #-136]	; 0xffffff78
   1867c:	str	r1, [fp, #-140]	; 0xffffff74
   18680:	mov	r1, ip
   18684:	ldr	r4, [fp, #-140]	; 0xffffff74
   18688:	str	r4, [sp]
   1868c:	bl	113a0 <fprintf@plt>
   18690:	str	r0, [sp, #144]	; 0x90
   18694:	b	18a5c <ftello64@plt+0x759c>
   18698:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1869c:	movw	r1, #13296	; 0x33f0
   186a0:	movt	r1, #2
   186a4:	str	r0, [sp, #140]	; 0x8c
   186a8:	mov	r0, r1
   186ac:	bl	1137c <gettext@plt>
   186b0:	ldr	r1, [fp, #8]
   186b4:	ldr	r2, [r1]
   186b8:	ldr	r1, [fp, #8]
   186bc:	ldr	r3, [r1, #4]
   186c0:	ldr	r1, [fp, #8]
   186c4:	ldr	r1, [r1, #8]
   186c8:	ldr	lr, [fp, #8]
   186cc:	ldr	lr, [lr, #12]
   186d0:	ldr	ip, [sp, #140]	; 0x8c
   186d4:	str	r0, [sp, #136]	; 0x88
   186d8:	mov	r0, ip
   186dc:	ldr	r4, [sp, #136]	; 0x88
   186e0:	str	r1, [sp, #132]	; 0x84
   186e4:	mov	r1, r4
   186e8:	ldr	r5, [sp, #132]	; 0x84
   186ec:	str	r5, [sp]
   186f0:	str	lr, [sp, #4]
   186f4:	bl	113a0 <fprintf@plt>
   186f8:	str	r0, [sp, #128]	; 0x80
   186fc:	b	18a5c <ftello64@plt+0x759c>
   18700:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18704:	movw	r1, #13328	; 0x3410
   18708:	movt	r1, #2
   1870c:	str	r0, [sp, #124]	; 0x7c
   18710:	mov	r0, r1
   18714:	bl	1137c <gettext@plt>
   18718:	ldr	r1, [fp, #8]
   1871c:	ldr	r2, [r1]
   18720:	ldr	r1, [fp, #8]
   18724:	ldr	r3, [r1, #4]
   18728:	ldr	r1, [fp, #8]
   1872c:	ldr	r1, [r1, #8]
   18730:	ldr	lr, [fp, #8]
   18734:	ldr	lr, [lr, #12]
   18738:	ldr	ip, [fp, #8]
   1873c:	ldr	ip, [ip, #16]
   18740:	ldr	r4, [sp, #124]	; 0x7c
   18744:	str	r0, [sp, #120]	; 0x78
   18748:	mov	r0, r4
   1874c:	ldr	r5, [sp, #120]	; 0x78
   18750:	str	r1, [sp, #116]	; 0x74
   18754:	mov	r1, r5
   18758:	ldr	r6, [sp, #116]	; 0x74
   1875c:	str	r6, [sp]
   18760:	str	lr, [sp, #4]
   18764:	str	ip, [sp, #8]
   18768:	bl	113a0 <fprintf@plt>
   1876c:	str	r0, [sp, #112]	; 0x70
   18770:	b	18a5c <ftello64@plt+0x759c>
   18774:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18778:	movw	r1, #13364	; 0x3434
   1877c:	movt	r1, #2
   18780:	str	r0, [sp, #108]	; 0x6c
   18784:	mov	r0, r1
   18788:	bl	1137c <gettext@plt>
   1878c:	ldr	r1, [fp, #8]
   18790:	ldr	r2, [r1]
   18794:	ldr	r1, [fp, #8]
   18798:	ldr	r3, [r1, #4]
   1879c:	ldr	r1, [fp, #8]
   187a0:	ldr	r1, [r1, #8]
   187a4:	ldr	lr, [fp, #8]
   187a8:	ldr	lr, [lr, #12]
   187ac:	ldr	ip, [fp, #8]
   187b0:	ldr	ip, [ip, #16]
   187b4:	ldr	r4, [fp, #8]
   187b8:	ldr	r4, [r4, #20]
   187bc:	ldr	r5, [sp, #108]	; 0x6c
   187c0:	str	r0, [sp, #104]	; 0x68
   187c4:	mov	r0, r5
   187c8:	ldr	r6, [sp, #104]	; 0x68
   187cc:	str	r1, [sp, #100]	; 0x64
   187d0:	mov	r1, r6
   187d4:	ldr	r7, [sp, #100]	; 0x64
   187d8:	str	r7, [sp]
   187dc:	str	lr, [sp, #4]
   187e0:	str	ip, [sp, #8]
   187e4:	str	r4, [sp, #12]
   187e8:	bl	113a0 <fprintf@plt>
   187ec:	str	r0, [sp, #96]	; 0x60
   187f0:	b	18a5c <ftello64@plt+0x759c>
   187f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   187f8:	movw	r1, #13404	; 0x345c
   187fc:	movt	r1, #2
   18800:	str	r0, [sp, #92]	; 0x5c
   18804:	mov	r0, r1
   18808:	bl	1137c <gettext@plt>
   1880c:	ldr	r1, [fp, #8]
   18810:	ldr	r2, [r1]
   18814:	ldr	r1, [fp, #8]
   18818:	ldr	r3, [r1, #4]
   1881c:	ldr	r1, [fp, #8]
   18820:	ldr	r1, [r1, #8]
   18824:	ldr	lr, [fp, #8]
   18828:	ldr	lr, [lr, #12]
   1882c:	ldr	ip, [fp, #8]
   18830:	ldr	ip, [ip, #16]
   18834:	ldr	r4, [fp, #8]
   18838:	ldr	r4, [r4, #20]
   1883c:	ldr	r5, [fp, #8]
   18840:	ldr	r5, [r5, #24]
   18844:	ldr	r6, [sp, #92]	; 0x5c
   18848:	str	r0, [sp, #88]	; 0x58
   1884c:	mov	r0, r6
   18850:	ldr	r7, [sp, #88]	; 0x58
   18854:	str	r1, [sp, #84]	; 0x54
   18858:	mov	r1, r7
   1885c:	ldr	r8, [sp, #84]	; 0x54
   18860:	str	r8, [sp]
   18864:	str	lr, [sp, #4]
   18868:	str	ip, [sp, #8]
   1886c:	str	r4, [sp, #12]
   18870:	str	r5, [sp, #16]
   18874:	bl	113a0 <fprintf@plt>
   18878:	str	r0, [sp, #80]	; 0x50
   1887c:	b	18a5c <ftello64@plt+0x759c>
   18880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18884:	movw	r1, #13448	; 0x3488
   18888:	movt	r1, #2
   1888c:	str	r0, [sp, #76]	; 0x4c
   18890:	mov	r0, r1
   18894:	bl	1137c <gettext@plt>
   18898:	ldr	r1, [fp, #8]
   1889c:	ldr	r2, [r1]
   188a0:	ldr	r1, [fp, #8]
   188a4:	ldr	r3, [r1, #4]
   188a8:	ldr	r1, [fp, #8]
   188ac:	ldr	r1, [r1, #8]
   188b0:	ldr	lr, [fp, #8]
   188b4:	ldr	lr, [lr, #12]
   188b8:	ldr	ip, [fp, #8]
   188bc:	ldr	ip, [ip, #16]
   188c0:	ldr	r4, [fp, #8]
   188c4:	ldr	r4, [r4, #20]
   188c8:	ldr	r5, [fp, #8]
   188cc:	ldr	r5, [r5, #24]
   188d0:	ldr	r6, [fp, #8]
   188d4:	ldr	r6, [r6, #28]
   188d8:	ldr	r7, [sp, #76]	; 0x4c
   188dc:	str	r0, [sp, #72]	; 0x48
   188e0:	mov	r0, r7
   188e4:	ldr	r8, [sp, #72]	; 0x48
   188e8:	str	r1, [sp, #68]	; 0x44
   188ec:	mov	r1, r8
   188f0:	ldr	r9, [sp, #68]	; 0x44
   188f4:	str	r9, [sp]
   188f8:	str	lr, [sp, #4]
   188fc:	str	ip, [sp, #8]
   18900:	str	r4, [sp, #12]
   18904:	str	r5, [sp, #16]
   18908:	str	r6, [sp, #20]
   1890c:	bl	113a0 <fprintf@plt>
   18910:	str	r0, [sp, #64]	; 0x40
   18914:	b	18a5c <ftello64@plt+0x759c>
   18918:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1891c:	movw	r1, #13496	; 0x34b8
   18920:	movt	r1, #2
   18924:	str	r0, [sp, #60]	; 0x3c
   18928:	mov	r0, r1
   1892c:	bl	1137c <gettext@plt>
   18930:	ldr	r1, [fp, #8]
   18934:	ldr	r2, [r1]
   18938:	ldr	r1, [fp, #8]
   1893c:	ldr	r3, [r1, #4]
   18940:	ldr	r1, [fp, #8]
   18944:	ldr	r1, [r1, #8]
   18948:	ldr	lr, [fp, #8]
   1894c:	ldr	lr, [lr, #12]
   18950:	ldr	ip, [fp, #8]
   18954:	ldr	ip, [ip, #16]
   18958:	ldr	r4, [fp, #8]
   1895c:	ldr	r4, [r4, #20]
   18960:	ldr	r5, [fp, #8]
   18964:	ldr	r5, [r5, #24]
   18968:	ldr	r6, [fp, #8]
   1896c:	ldr	r6, [r6, #28]
   18970:	ldr	r7, [fp, #8]
   18974:	ldr	r7, [r7, #32]
   18978:	ldr	r8, [sp, #60]	; 0x3c
   1897c:	str	r0, [sp, #56]	; 0x38
   18980:	mov	r0, r8
   18984:	ldr	r9, [sp, #56]	; 0x38
   18988:	str	r1, [sp, #52]	; 0x34
   1898c:	mov	r1, r9
   18990:	ldr	sl, [sp, #52]	; 0x34
   18994:	str	sl, [sp]
   18998:	str	lr, [sp, #4]
   1899c:	str	ip, [sp, #8]
   189a0:	str	r4, [sp, #12]
   189a4:	str	r5, [sp, #16]
   189a8:	str	r6, [sp, #20]
   189ac:	str	r7, [sp, #24]
   189b0:	bl	113a0 <fprintf@plt>
   189b4:	str	r0, [sp, #48]	; 0x30
   189b8:	b	18a5c <ftello64@plt+0x759c>
   189bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   189c0:	movw	r1, #13548	; 0x34ec
   189c4:	movt	r1, #2
   189c8:	str	r0, [sp, #44]	; 0x2c
   189cc:	mov	r0, r1
   189d0:	bl	1137c <gettext@plt>
   189d4:	ldr	r1, [fp, #8]
   189d8:	ldr	r2, [r1]
   189dc:	ldr	r1, [fp, #8]
   189e0:	ldr	r3, [r1, #4]
   189e4:	ldr	r1, [fp, #8]
   189e8:	ldr	r1, [r1, #8]
   189ec:	ldr	lr, [fp, #8]
   189f0:	ldr	lr, [lr, #12]
   189f4:	ldr	ip, [fp, #8]
   189f8:	ldr	ip, [ip, #16]
   189fc:	ldr	r4, [fp, #8]
   18a00:	ldr	r4, [r4, #20]
   18a04:	ldr	r5, [fp, #8]
   18a08:	ldr	r5, [r5, #24]
   18a0c:	ldr	r6, [fp, #8]
   18a10:	ldr	r6, [r6, #28]
   18a14:	ldr	r7, [fp, #8]
   18a18:	ldr	r7, [r7, #32]
   18a1c:	ldr	r8, [sp, #44]	; 0x2c
   18a20:	str	r0, [sp, #40]	; 0x28
   18a24:	mov	r0, r8
   18a28:	ldr	r9, [sp, #40]	; 0x28
   18a2c:	str	r1, [sp, #36]	; 0x24
   18a30:	mov	r1, r9
   18a34:	ldr	sl, [sp, #36]	; 0x24
   18a38:	str	sl, [sp]
   18a3c:	str	lr, [sp, #4]
   18a40:	str	ip, [sp, #8]
   18a44:	str	r4, [sp, #12]
   18a48:	str	r5, [sp, #16]
   18a4c:	str	r6, [sp, #20]
   18a50:	str	r7, [sp, #24]
   18a54:	bl	113a0 <fprintf@plt>
   18a58:	str	r0, [sp, #32]
   18a5c:	sub	sp, fp, #28
   18a60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a64:	push	{fp, lr}
   18a68:	mov	fp, sp
   18a6c:	sub	sp, sp, #32
   18a70:	ldr	ip, [fp, #8]
   18a74:	str	r0, [fp, #-4]
   18a78:	str	r1, [fp, #-8]
   18a7c:	str	r2, [fp, #-12]
   18a80:	str	r3, [sp, #16]
   18a84:	movw	r0, #0
   18a88:	str	r0, [sp, #12]
   18a8c:	str	ip, [sp, #8]
   18a90:	ldr	r0, [fp, #8]
   18a94:	ldr	r1, [sp, #12]
   18a98:	add	r0, r0, r1, lsl #2
   18a9c:	ldr	r0, [r0]
   18aa0:	movw	r1, #0
   18aa4:	cmp	r0, r1
   18aa8:	beq	18ac0 <ftello64@plt+0x7600>
   18aac:	b	18ab0 <ftello64@plt+0x75f0>
   18ab0:	ldr	r0, [sp, #12]
   18ab4:	add	r0, r0, #1
   18ab8:	str	r0, [sp, #12]
   18abc:	b	18a90 <ftello64@plt+0x75d0>
   18ac0:	ldr	r0, [fp, #-4]
   18ac4:	ldr	r1, [fp, #-8]
   18ac8:	ldr	r2, [fp, #-12]
   18acc:	ldr	r3, [sp, #16]
   18ad0:	ldr	ip, [fp, #8]
   18ad4:	ldr	lr, [sp, #12]
   18ad8:	str	ip, [sp]
   18adc:	str	lr, [sp, #4]
   18ae0:	bl	18440 <ftello64@plt+0x6f80>
   18ae4:	mov	sp, fp
   18ae8:	pop	{fp, pc}
   18aec:	push	{fp, lr}
   18af0:	mov	fp, sp
   18af4:	sub	sp, sp, #80	; 0x50
   18af8:	ldr	ip, [fp, #8]
   18afc:	str	ip, [fp, #-4]
   18b00:	str	r0, [fp, #-8]
   18b04:	str	r1, [fp, #-12]
   18b08:	str	r2, [fp, #-16]
   18b0c:	str	r3, [fp, #-20]	; 0xffffffec
   18b10:	movw	r0, #0
   18b14:	str	r0, [fp, #-24]	; 0xffffffe8
   18b18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b1c:	cmp	r0, #10
   18b20:	movw	r0, #0
   18b24:	str	r0, [sp, #12]
   18b28:	bcs	18b60 <ftello64@plt+0x76a0>
   18b2c:	ldr	r0, [fp, #-4]
   18b30:	add	r1, r0, #4
   18b34:	str	r1, [fp, #-4]
   18b38:	ldr	r0, [r0]
   18b3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18b40:	add	r2, sp, #16
   18b44:	add	r1, r2, r1, lsl #2
   18b48:	str	r0, [r1]
   18b4c:	movw	r1, #0
   18b50:	cmp	r0, r1
   18b54:	movw	r0, #0
   18b58:	movne	r0, #1
   18b5c:	str	r0, [sp, #12]
   18b60:	ldr	r0, [sp, #12]
   18b64:	tst	r0, #1
   18b68:	beq	18b80 <ftello64@plt+0x76c0>
   18b6c:	b	18b70 <ftello64@plt+0x76b0>
   18b70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b74:	add	r0, r0, #1
   18b78:	str	r0, [fp, #-24]	; 0xffffffe8
   18b7c:	b	18b18 <ftello64@plt+0x7658>
   18b80:	add	r0, sp, #16
   18b84:	ldr	r1, [fp, #-8]
   18b88:	ldr	r2, [fp, #-12]
   18b8c:	ldr	r3, [fp, #-16]
   18b90:	ldr	ip, [fp, #-20]	; 0xffffffec
   18b94:	ldr	lr, [fp, #-24]	; 0xffffffe8
   18b98:	str	r0, [sp, #8]
   18b9c:	mov	r0, r1
   18ba0:	mov	r1, r2
   18ba4:	mov	r2, r3
   18ba8:	mov	r3, ip
   18bac:	ldr	ip, [sp, #8]
   18bb0:	str	ip, [sp]
   18bb4:	str	lr, [sp, #4]
   18bb8:	bl	18440 <ftello64@plt+0x6f80>
   18bbc:	mov	sp, fp
   18bc0:	pop	{fp, pc}
   18bc4:	push	{fp, lr}
   18bc8:	mov	fp, sp
   18bcc:	sub	sp, sp, #32
   18bd0:	str	r0, [fp, #-4]
   18bd4:	str	r1, [fp, #-8]
   18bd8:	str	r2, [fp, #-12]
   18bdc:	str	r3, [sp, #16]
   18be0:	add	r0, fp, #8
   18be4:	str	r0, [sp, #12]
   18be8:	ldr	r0, [fp, #-4]
   18bec:	ldr	r1, [fp, #-8]
   18bf0:	ldr	r2, [fp, #-12]
   18bf4:	ldr	r3, [sp, #16]
   18bf8:	ldr	ip, [sp, #12]
   18bfc:	mov	lr, sp
   18c00:	str	ip, [lr]
   18c04:	bl	18aec <ftello64@plt+0x762c>
   18c08:	add	r0, sp, #12
   18c0c:	str	r0, [sp, #8]
   18c10:	mov	sp, fp
   18c14:	pop	{fp, pc}
   18c18:	push	{fp, lr}
   18c1c:	mov	fp, sp
   18c20:	sub	sp, sp, #16
   18c24:	movw	r0, #16780	; 0x418c
   18c28:	movt	r0, #3
   18c2c:	ldr	r1, [r0]
   18c30:	movw	r0, #12349	; 0x303d
   18c34:	movt	r0, #2
   18c38:	bl	111c0 <fputs_unlocked@plt>
   18c3c:	movw	r1, #13608	; 0x3528
   18c40:	movt	r1, #2
   18c44:	str	r0, [fp, #-4]
   18c48:	mov	r0, r1
   18c4c:	bl	1137c <gettext@plt>
   18c50:	movw	r1, #13628	; 0x353c
   18c54:	movt	r1, #2
   18c58:	bl	111f0 <printf@plt>
   18c5c:	movw	r1, #13650	; 0x3552
   18c60:	movt	r1, #2
   18c64:	str	r0, [sp, #8]
   18c68:	mov	r0, r1
   18c6c:	bl	1137c <gettext@plt>
   18c70:	movw	r1, #11790	; 0x2e0e
   18c74:	movt	r1, #2
   18c78:	movw	r2, #12158	; 0x2f7e
   18c7c:	movt	r2, #2
   18c80:	bl	111f0 <printf@plt>
   18c84:	movw	r1, #13670	; 0x3566
   18c88:	movt	r1, #2
   18c8c:	str	r0, [sp, #4]
   18c90:	mov	r0, r1
   18c94:	bl	1137c <gettext@plt>
   18c98:	movw	r1, #13709	; 0x358d
   18c9c:	movt	r1, #2
   18ca0:	bl	111f0 <printf@plt>
   18ca4:	str	r0, [sp]
   18ca8:	mov	sp, fp
   18cac:	pop	{fp, pc}
   18cb0:	push	{fp, lr}
   18cb4:	mov	fp, sp
   18cb8:	sub	sp, sp, #16
   18cbc:	str	r0, [fp, #-4]
   18cc0:	str	r1, [sp, #8]
   18cc4:	str	r2, [sp, #4]
   18cc8:	ldr	r0, [fp, #-4]
   18ccc:	ldr	r1, [sp, #8]
   18cd0:	ldr	r2, [sp, #4]
   18cd4:	bl	18ce0 <ftello64@plt+0x7820>
   18cd8:	mov	sp, fp
   18cdc:	pop	{fp, pc}
   18ce0:	push	{fp, lr}
   18ce4:	mov	fp, sp
   18ce8:	sub	sp, sp, #16
   18cec:	str	r0, [fp, #-4]
   18cf0:	str	r1, [sp, #8]
   18cf4:	str	r2, [sp, #4]
   18cf8:	ldr	r0, [fp, #-4]
   18cfc:	ldr	r1, [sp, #8]
   18d00:	ldr	r2, [sp, #4]
   18d04:	bl	204dc <ftello64@plt+0xf01c>
   18d08:	str	r0, [sp]
   18d0c:	ldr	r0, [sp]
   18d10:	movw	r1, #0
   18d14:	cmp	r0, r1
   18d18:	bne	18d48 <ftello64@plt+0x7888>
   18d1c:	ldr	r0, [fp, #-4]
   18d20:	movw	r1, #0
   18d24:	cmp	r0, r1
   18d28:	beq	18d44 <ftello64@plt+0x7884>
   18d2c:	ldr	r0, [sp, #8]
   18d30:	cmp	r0, #0
   18d34:	beq	18d48 <ftello64@plt+0x7888>
   18d38:	ldr	r0, [sp, #4]
   18d3c:	cmp	r0, #0
   18d40:	beq	18d48 <ftello64@plt+0x7888>
   18d44:	bl	1bb30 <ftello64@plt+0xa670>
   18d48:	ldr	r0, [sp]
   18d4c:	mov	sp, fp
   18d50:	pop	{fp, pc}
   18d54:	push	{fp, lr}
   18d58:	mov	fp, sp
   18d5c:	sub	sp, sp, #8
   18d60:	str	r0, [sp, #4]
   18d64:	ldr	r0, [sp, #4]
   18d68:	bl	1e0ac <ftello64@plt+0xcbec>
   18d6c:	bl	18d78 <ftello64@plt+0x78b8>
   18d70:	mov	sp, fp
   18d74:	pop	{fp, pc}
   18d78:	push	{fp, lr}
   18d7c:	mov	fp, sp
   18d80:	sub	sp, sp, #8
   18d84:	str	r0, [sp, #4]
   18d88:	ldr	r0, [sp, #4]
   18d8c:	movw	r1, #0
   18d90:	cmp	r0, r1
   18d94:	bne	18d9c <ftello64@plt+0x78dc>
   18d98:	bl	1bb30 <ftello64@plt+0xa670>
   18d9c:	ldr	r0, [sp, #4]
   18da0:	mov	sp, fp
   18da4:	pop	{fp, pc}
   18da8:	push	{fp, lr}
   18dac:	mov	fp, sp
   18db0:	sub	sp, sp, #8
   18db4:	str	r0, [sp, #4]
   18db8:	ldr	r0, [sp, #4]
   18dbc:	bl	20218 <ftello64@plt+0xed58>
   18dc0:	bl	18d78 <ftello64@plt+0x78b8>
   18dc4:	mov	sp, fp
   18dc8:	pop	{fp, pc}
   18dcc:	push	{fp, lr}
   18dd0:	mov	fp, sp
   18dd4:	sub	sp, sp, #8
   18dd8:	str	r0, [sp, #4]
   18ddc:	ldr	r0, [sp, #4]
   18de0:	bl	18d54 <ftello64@plt+0x7894>
   18de4:	mov	sp, fp
   18de8:	pop	{fp, pc}
   18dec:	push	{fp, lr}
   18df0:	mov	fp, sp
   18df4:	sub	sp, sp, #16
   18df8:	str	r0, [fp, #-4]
   18dfc:	str	r1, [sp, #8]
   18e00:	ldr	r0, [fp, #-4]
   18e04:	ldr	r1, [sp, #8]
   18e08:	bl	1e11c <ftello64@plt+0xcc5c>
   18e0c:	str	r0, [sp, #4]
   18e10:	ldr	r0, [sp, #4]
   18e14:	movw	r1, #0
   18e18:	cmp	r0, r1
   18e1c:	bne	18e40 <ftello64@plt+0x7980>
   18e20:	ldr	r0, [fp, #-4]
   18e24:	movw	r1, #0
   18e28:	cmp	r0, r1
   18e2c:	beq	18e3c <ftello64@plt+0x797c>
   18e30:	ldr	r0, [sp, #8]
   18e34:	cmp	r0, #0
   18e38:	beq	18e40 <ftello64@plt+0x7980>
   18e3c:	bl	1bb30 <ftello64@plt+0xa670>
   18e40:	ldr	r0, [sp, #4]
   18e44:	mov	sp, fp
   18e48:	pop	{fp, pc}
   18e4c:	push	{fp, lr}
   18e50:	mov	fp, sp
   18e54:	sub	sp, sp, #8
   18e58:	str	r0, [sp, #4]
   18e5c:	str	r1, [sp]
   18e60:	ldr	r0, [sp, #4]
   18e64:	ldr	r1, [sp]
   18e68:	bl	20258 <ftello64@plt+0xed98>
   18e6c:	bl	18d78 <ftello64@plt+0x78b8>
   18e70:	mov	sp, fp
   18e74:	pop	{fp, pc}
   18e78:	push	{fp, lr}
   18e7c:	mov	fp, sp
   18e80:	sub	sp, sp, #16
   18e84:	str	r0, [fp, #-4]
   18e88:	str	r1, [sp, #8]
   18e8c:	str	r2, [sp, #4]
   18e90:	ldr	r0, [fp, #-4]
   18e94:	ldr	r1, [sp, #8]
   18e98:	ldr	r2, [sp, #4]
   18e9c:	bl	20350 <ftello64@plt+0xee90>
   18ea0:	bl	18d78 <ftello64@plt+0x78b8>
   18ea4:	mov	sp, fp
   18ea8:	pop	{fp, pc}
   18eac:	push	{fp, lr}
   18eb0:	mov	fp, sp
   18eb4:	sub	sp, sp, #8
   18eb8:	str	r0, [sp, #4]
   18ebc:	str	r1, [sp]
   18ec0:	ldr	r1, [sp, #4]
   18ec4:	ldr	r2, [sp]
   18ec8:	movw	r0, #0
   18ecc:	bl	18ce0 <ftello64@plt+0x7820>
   18ed0:	mov	sp, fp
   18ed4:	pop	{fp, pc}
   18ed8:	push	{fp, lr}
   18edc:	mov	fp, sp
   18ee0:	sub	sp, sp, #8
   18ee4:	str	r0, [sp, #4]
   18ee8:	str	r1, [sp]
   18eec:	ldr	r1, [sp, #4]
   18ef0:	ldr	r2, [sp]
   18ef4:	movw	r0, #0
   18ef8:	bl	18e78 <ftello64@plt+0x79b8>
   18efc:	mov	sp, fp
   18f00:	pop	{fp, pc}
   18f04:	push	{fp, lr}
   18f08:	mov	fp, sp
   18f0c:	sub	sp, sp, #8
   18f10:	str	r0, [sp, #4]
   18f14:	str	r1, [sp]
   18f18:	ldr	r0, [sp, #4]
   18f1c:	ldr	r1, [sp]
   18f20:	movw	r2, #1
   18f24:	bl	18f30 <ftello64@plt+0x7a70>
   18f28:	mov	sp, fp
   18f2c:	pop	{fp, pc}
   18f30:	push	{fp, lr}
   18f34:	mov	fp, sp
   18f38:	sub	sp, sp, #16
   18f3c:	str	r0, [fp, #-4]
   18f40:	str	r1, [sp, #8]
   18f44:	str	r2, [sp, #4]
   18f48:	ldr	r0, [sp, #8]
   18f4c:	ldr	r0, [r0]
   18f50:	str	r0, [sp]
   18f54:	ldr	r0, [fp, #-4]
   18f58:	movw	r1, #0
   18f5c:	cmp	r0, r1
   18f60:	bne	18fac <ftello64@plt+0x7aec>
   18f64:	ldr	r0, [sp]
   18f68:	cmp	r0, #0
   18f6c:	bne	18fa8 <ftello64@plt+0x7ae8>
   18f70:	ldr	r0, [sp, #4]
   18f74:	movw	r1, #64	; 0x40
   18f78:	udiv	r0, r1, r0
   18f7c:	str	r0, [sp]
   18f80:	ldr	r0, [sp]
   18f84:	cmp	r0, #0
   18f88:	movw	r0, #0
   18f8c:	movne	r0, #1
   18f90:	mvn	r1, #0
   18f94:	eor	r0, r0, r1
   18f98:	and	r0, r0, #1
   18f9c:	ldr	r1, [sp]
   18fa0:	add	r0, r1, r0
   18fa4:	str	r0, [sp]
   18fa8:	b	18fdc <ftello64@plt+0x7b1c>
   18fac:	ldr	r0, [sp]
   18fb0:	ldr	r1, [sp]
   18fb4:	lsr	r1, r1, #1
   18fb8:	add	r1, r1, #1
   18fbc:	adds	r0, r0, r1
   18fc0:	mov	r1, #0
   18fc4:	adc	r1, r1, #0
   18fc8:	str	r0, [sp]
   18fcc:	tst	r1, #1
   18fd0:	beq	18fd8 <ftello64@plt+0x7b18>
   18fd4:	bl	1bb30 <ftello64@plt+0xa670>
   18fd8:	b	18fdc <ftello64@plt+0x7b1c>
   18fdc:	ldr	r0, [fp, #-4]
   18fe0:	ldr	r1, [sp]
   18fe4:	ldr	r2, [sp, #4]
   18fe8:	bl	18ce0 <ftello64@plt+0x7820>
   18fec:	str	r0, [fp, #-4]
   18ff0:	ldr	r0, [sp]
   18ff4:	ldr	r1, [sp, #8]
   18ff8:	str	r0, [r1]
   18ffc:	ldr	r0, [fp, #-4]
   19000:	mov	sp, fp
   19004:	pop	{fp, pc}
   19008:	push	{fp, lr}
   1900c:	mov	fp, sp
   19010:	sub	sp, sp, #376	; 0x178
   19014:	ldr	ip, [fp, #8]
   19018:	str	r0, [fp, #-4]
   1901c:	str	r1, [fp, #-8]
   19020:	str	r2, [fp, #-12]
   19024:	str	r3, [fp, #-16]
   19028:	ldr	r0, [fp, #-8]
   1902c:	ldr	r0, [r0]
   19030:	str	r0, [fp, #-20]	; 0xffffffec
   19034:	ldr	r0, [fp, #-20]	; 0xffffffec
   19038:	ldr	r1, [fp, #-20]	; 0xffffffec
   1903c:	asr	r1, r1, #1
   19040:	add	r1, r0, r1
   19044:	mov	r2, #1
   19048:	cmp	r1, r0
   1904c:	movwvc	r2, #0
   19050:	str	r1, [fp, #-24]	; 0xffffffe8
   19054:	tst	r2, #1
   19058:	str	ip, [fp, #-36]	; 0xffffffdc
   1905c:	beq	19068 <ftello64@plt+0x7ba8>
   19060:	ldr	r0, [pc, #4044]	; 1a034 <ftello64@plt+0x8b74>
   19064:	str	r0, [fp, #-24]	; 0xffffffe8
   19068:	ldr	r0, [fp, #-16]
   1906c:	movw	r1, #0
   19070:	cmp	r1, r0
   19074:	bgt	19090 <ftello64@plt+0x7bd0>
   19078:	ldr	r0, [fp, #-16]
   1907c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19080:	cmp	r0, r1
   19084:	bge	19090 <ftello64@plt+0x7bd0>
   19088:	ldr	r0, [fp, #-16]
   1908c:	str	r0, [fp, #-24]	; 0xffffffe8
   19090:	b	19468 <ftello64@plt+0x7fa8>
   19094:	b	19098 <ftello64@plt+0x7bd8>
   19098:	ldr	r0, [fp, #8]
   1909c:	cmp	r0, #0
   190a0:	bge	191b4 <ftello64@plt+0x7cf4>
   190a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190a8:	cmp	r0, #0
   190ac:	bge	19138 <ftello64@plt+0x7c78>
   190b0:	b	190b4 <ftello64@plt+0x7bf4>
   190b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190b8:	ldr	r1, [fp, #8]
   190bc:	movw	r2, #127	; 0x7f
   190c0:	sdiv	r1, r2, r1
   190c4:	cmp	r0, r1
   190c8:	blt	19254 <ftello64@plt+0x7d94>
   190cc:	b	1926c <ftello64@plt+0x7dac>
   190d0:	b	190d4 <ftello64@plt+0x7c14>
   190d4:	ldr	r0, [pc, #4076]	; 1a0c8 <ftello64@plt+0x8c08>
   190d8:	ldr	r1, [fp, #8]
   190dc:	cmp	r1, r0
   190e0:	blt	190f8 <ftello64@plt+0x7c38>
   190e4:	b	19104 <ftello64@plt+0x7c44>
   190e8:	ldr	r0, [fp, #8]
   190ec:	movw	r1, #0
   190f0:	cmp	r1, r0
   190f4:	bge	19104 <ftello64@plt+0x7c44>
   190f8:	movw	r0, #0
   190fc:	str	r0, [fp, #-40]	; 0xffffffd8
   19100:	b	1911c <ftello64@plt+0x7c5c>
   19104:	ldr	r0, [fp, #8]
   19108:	movw	r1, #0
   1910c:	sub	r0, r1, r0
   19110:	movw	r1, #127	; 0x7f
   19114:	sdiv	r0, r1, r0
   19118:	str	r0, [fp, #-40]	; 0xffffffd8
   1911c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19120:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19124:	mvn	r2, #0
   19128:	sub	r1, r2, r1
   1912c:	cmp	r0, r1
   19130:	ble	19254 <ftello64@plt+0x7d94>
   19134:	b	1926c <ftello64@plt+0x7dac>
   19138:	b	1913c <ftello64@plt+0x7c7c>
   1913c:	b	19198 <ftello64@plt+0x7cd8>
   19140:	b	19198 <ftello64@plt+0x7cd8>
   19144:	ldr	r0, [fp, #8]
   19148:	cmn	r0, #1
   1914c:	bne	19198 <ftello64@plt+0x7cd8>
   19150:	b	19154 <ftello64@plt+0x7c94>
   19154:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19158:	mvn	r1, #127	; 0x7f
   1915c:	add	r0, r0, r1
   19160:	movw	r1, #0
   19164:	cmp	r1, r0
   19168:	blt	19254 <ftello64@plt+0x7d94>
   1916c:	b	1926c <ftello64@plt+0x7dac>
   19170:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19174:	movw	r1, #0
   19178:	cmp	r1, r0
   1917c:	bge	1926c <ftello64@plt+0x7dac>
   19180:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19184:	sub	r0, r0, #1
   19188:	movw	r1, #127	; 0x7f
   1918c:	cmp	r1, r0
   19190:	blt	19254 <ftello64@plt+0x7d94>
   19194:	b	1926c <ftello64@plt+0x7dac>
   19198:	ldr	r0, [fp, #8]
   1919c:	mvn	r1, #127	; 0x7f
   191a0:	sdiv	r0, r1, r0
   191a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   191a8:	cmp	r0, r1
   191ac:	blt	19254 <ftello64@plt+0x7d94>
   191b0:	b	1926c <ftello64@plt+0x7dac>
   191b4:	ldr	r0, [fp, #8]
   191b8:	cmp	r0, #0
   191bc:	bne	191c4 <ftello64@plt+0x7d04>
   191c0:	b	1926c <ftello64@plt+0x7dac>
   191c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   191c8:	cmp	r0, #0
   191cc:	bge	1923c <ftello64@plt+0x7d7c>
   191d0:	b	191d4 <ftello64@plt+0x7d14>
   191d4:	b	19220 <ftello64@plt+0x7d60>
   191d8:	b	19220 <ftello64@plt+0x7d60>
   191dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   191e0:	cmn	r0, #1
   191e4:	bne	19220 <ftello64@plt+0x7d60>
   191e8:	b	191ec <ftello64@plt+0x7d2c>
   191ec:	ldr	r0, [fp, #8]
   191f0:	mvn	r1, #127	; 0x7f
   191f4:	add	r0, r0, r1
   191f8:	movw	r1, #0
   191fc:	cmp	r1, r0
   19200:	blt	19254 <ftello64@plt+0x7d94>
   19204:	b	1926c <ftello64@plt+0x7dac>
   19208:	ldr	r0, [fp, #8]
   1920c:	sub	r0, r0, #1
   19210:	movw	r1, #127	; 0x7f
   19214:	cmp	r1, r0
   19218:	blt	19254 <ftello64@plt+0x7d94>
   1921c:	b	1926c <ftello64@plt+0x7dac>
   19220:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19224:	mvn	r1, #127	; 0x7f
   19228:	sdiv	r0, r1, r0
   1922c:	ldr	r1, [fp, #8]
   19230:	cmp	r0, r1
   19234:	blt	19254 <ftello64@plt+0x7d94>
   19238:	b	1926c <ftello64@plt+0x7dac>
   1923c:	ldr	r0, [fp, #8]
   19240:	movw	r1, #127	; 0x7f
   19244:	sdiv	r0, r1, r0
   19248:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1924c:	cmp	r0, r1
   19250:	bge	1926c <ftello64@plt+0x7dac>
   19254:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19258:	ldr	r1, [fp, #8]
   1925c:	mul	r0, r0, r1
   19260:	sxtb	r0, r0
   19264:	str	r0, [fp, #-28]	; 0xffffffe4
   19268:	b	1a480 <ftello64@plt+0x8fc0>
   1926c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19270:	ldr	r1, [fp, #8]
   19274:	mul	r0, r0, r1
   19278:	sxtb	r0, r0
   1927c:	str	r0, [fp, #-28]	; 0xffffffe4
   19280:	b	1a490 <ftello64@plt+0x8fd0>
   19284:	ldr	r0, [fp, #8]
   19288:	cmp	r0, #0
   1928c:	bge	1939c <ftello64@plt+0x7edc>
   19290:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19294:	cmp	r0, #0
   19298:	bge	19324 <ftello64@plt+0x7e64>
   1929c:	b	192a0 <ftello64@plt+0x7de0>
   192a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   192a4:	ldr	r1, [fp, #8]
   192a8:	movw	r2, #255	; 0xff
   192ac:	sdiv	r1, r2, r1
   192b0:	cmp	r0, r1
   192b4:	blt	19438 <ftello64@plt+0x7f78>
   192b8:	b	19450 <ftello64@plt+0x7f90>
   192bc:	b	192c0 <ftello64@plt+0x7e00>
   192c0:	ldr	r0, [pc, #3584]	; 1a0c8 <ftello64@plt+0x8c08>
   192c4:	ldr	r1, [fp, #8]
   192c8:	cmp	r1, r0
   192cc:	blt	192e4 <ftello64@plt+0x7e24>
   192d0:	b	192f0 <ftello64@plt+0x7e30>
   192d4:	ldr	r0, [fp, #8]
   192d8:	movw	r1, #0
   192dc:	cmp	r1, r0
   192e0:	bge	192f0 <ftello64@plt+0x7e30>
   192e4:	movw	r0, #0
   192e8:	str	r0, [fp, #-44]	; 0xffffffd4
   192ec:	b	19308 <ftello64@plt+0x7e48>
   192f0:	ldr	r0, [fp, #8]
   192f4:	movw	r1, #0
   192f8:	sub	r0, r1, r0
   192fc:	movw	r1, #255	; 0xff
   19300:	sdiv	r0, r1, r0
   19304:	str	r0, [fp, #-44]	; 0xffffffd4
   19308:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1930c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19310:	mvn	r2, #0
   19314:	sub	r1, r2, r1
   19318:	cmp	r0, r1
   1931c:	ble	19438 <ftello64@plt+0x7f78>
   19320:	b	19450 <ftello64@plt+0x7f90>
   19324:	b	19328 <ftello64@plt+0x7e68>
   19328:	b	19380 <ftello64@plt+0x7ec0>
   1932c:	b	19380 <ftello64@plt+0x7ec0>
   19330:	ldr	r0, [fp, #8]
   19334:	cmn	r0, #1
   19338:	bne	19380 <ftello64@plt+0x7ec0>
   1933c:	b	19340 <ftello64@plt+0x7e80>
   19340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19344:	add	r0, r0, #0
   19348:	movw	r1, #0
   1934c:	cmp	r1, r0
   19350:	blt	19438 <ftello64@plt+0x7f78>
   19354:	b	19450 <ftello64@plt+0x7f90>
   19358:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1935c:	movw	r1, #0
   19360:	cmp	r1, r0
   19364:	bge	19450 <ftello64@plt+0x7f90>
   19368:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1936c:	sub	r0, r0, #1
   19370:	mvn	r1, #0
   19374:	cmp	r1, r0
   19378:	blt	19438 <ftello64@plt+0x7f78>
   1937c:	b	19450 <ftello64@plt+0x7f90>
   19380:	ldr	r0, [fp, #8]
   19384:	movw	r1, #0
   19388:	sdiv	r0, r1, r0
   1938c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19390:	cmp	r0, r1
   19394:	blt	19438 <ftello64@plt+0x7f78>
   19398:	b	19450 <ftello64@plt+0x7f90>
   1939c:	ldr	r0, [fp, #8]
   193a0:	cmp	r0, #0
   193a4:	bne	193ac <ftello64@plt+0x7eec>
   193a8:	b	19450 <ftello64@plt+0x7f90>
   193ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   193b0:	cmp	r0, #0
   193b4:	bge	19420 <ftello64@plt+0x7f60>
   193b8:	b	193bc <ftello64@plt+0x7efc>
   193bc:	b	19404 <ftello64@plt+0x7f44>
   193c0:	b	19404 <ftello64@plt+0x7f44>
   193c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   193c8:	cmn	r0, #1
   193cc:	bne	19404 <ftello64@plt+0x7f44>
   193d0:	b	193d4 <ftello64@plt+0x7f14>
   193d4:	ldr	r0, [fp, #8]
   193d8:	add	r0, r0, #0
   193dc:	movw	r1, #0
   193e0:	cmp	r1, r0
   193e4:	blt	19438 <ftello64@plt+0x7f78>
   193e8:	b	19450 <ftello64@plt+0x7f90>
   193ec:	ldr	r0, [fp, #8]
   193f0:	sub	r0, r0, #1
   193f4:	mvn	r1, #0
   193f8:	cmp	r1, r0
   193fc:	blt	19438 <ftello64@plt+0x7f78>
   19400:	b	19450 <ftello64@plt+0x7f90>
   19404:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19408:	movw	r1, #0
   1940c:	sdiv	r0, r1, r0
   19410:	ldr	r1, [fp, #8]
   19414:	cmp	r0, r1
   19418:	blt	19438 <ftello64@plt+0x7f78>
   1941c:	b	19450 <ftello64@plt+0x7f90>
   19420:	ldr	r0, [fp, #8]
   19424:	movw	r1, #255	; 0xff
   19428:	sdiv	r0, r1, r0
   1942c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19430:	cmp	r0, r1
   19434:	bge	19450 <ftello64@plt+0x7f90>
   19438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1943c:	ldr	r1, [fp, #8]
   19440:	mul	r0, r0, r1
   19444:	and	r0, r0, #255	; 0xff
   19448:	str	r0, [fp, #-28]	; 0xffffffe4
   1944c:	b	1a480 <ftello64@plt+0x8fc0>
   19450:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19454:	ldr	r1, [fp, #8]
   19458:	mul	r0, r0, r1
   1945c:	and	r0, r0, #255	; 0xff
   19460:	str	r0, [fp, #-28]	; 0xffffffe4
   19464:	b	1a490 <ftello64@plt+0x8fd0>
   19468:	b	19840 <ftello64@plt+0x8380>
   1946c:	b	19470 <ftello64@plt+0x7fb0>
   19470:	ldr	r0, [fp, #8]
   19474:	cmp	r0, #0
   19478:	bge	1958c <ftello64@plt+0x80cc>
   1947c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19480:	cmp	r0, #0
   19484:	bge	19510 <ftello64@plt+0x8050>
   19488:	b	1948c <ftello64@plt+0x7fcc>
   1948c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19490:	ldr	r1, [fp, #8]
   19494:	movw	r2, #32767	; 0x7fff
   19498:	sdiv	r1, r2, r1
   1949c:	cmp	r0, r1
   194a0:	blt	1962c <ftello64@plt+0x816c>
   194a4:	b	19644 <ftello64@plt+0x8184>
   194a8:	b	194ac <ftello64@plt+0x7fec>
   194ac:	ldr	r0, [pc, #3092]	; 1a0c8 <ftello64@plt+0x8c08>
   194b0:	ldr	r1, [fp, #8]
   194b4:	cmp	r1, r0
   194b8:	blt	194d0 <ftello64@plt+0x8010>
   194bc:	b	194dc <ftello64@plt+0x801c>
   194c0:	ldr	r0, [fp, #8]
   194c4:	movw	r1, #0
   194c8:	cmp	r1, r0
   194cc:	bge	194dc <ftello64@plt+0x801c>
   194d0:	movw	r0, #0
   194d4:	str	r0, [fp, #-48]	; 0xffffffd0
   194d8:	b	194f4 <ftello64@plt+0x8034>
   194dc:	ldr	r0, [fp, #8]
   194e0:	movw	r1, #0
   194e4:	sub	r0, r1, r0
   194e8:	movw	r1, #32767	; 0x7fff
   194ec:	sdiv	r0, r1, r0
   194f0:	str	r0, [fp, #-48]	; 0xffffffd0
   194f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   194f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   194fc:	mvn	r2, #0
   19500:	sub	r1, r2, r1
   19504:	cmp	r0, r1
   19508:	ble	1962c <ftello64@plt+0x816c>
   1950c:	b	19644 <ftello64@plt+0x8184>
   19510:	b	19514 <ftello64@plt+0x8054>
   19514:	b	19570 <ftello64@plt+0x80b0>
   19518:	b	19570 <ftello64@plt+0x80b0>
   1951c:	ldr	r0, [fp, #8]
   19520:	cmn	r0, #1
   19524:	bne	19570 <ftello64@plt+0x80b0>
   19528:	b	1952c <ftello64@plt+0x806c>
   1952c:	ldr	r0, [pc, #3928]	; 1a48c <ftello64@plt+0x8fcc>
   19530:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19534:	add	r0, r1, r0
   19538:	movw	r1, #0
   1953c:	cmp	r1, r0
   19540:	blt	1962c <ftello64@plt+0x816c>
   19544:	b	19644 <ftello64@plt+0x8184>
   19548:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1954c:	movw	r1, #0
   19550:	cmp	r1, r0
   19554:	bge	19644 <ftello64@plt+0x8184>
   19558:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1955c:	sub	r0, r0, #1
   19560:	movw	r1, #32767	; 0x7fff
   19564:	cmp	r1, r0
   19568:	blt	1962c <ftello64@plt+0x816c>
   1956c:	b	19644 <ftello64@plt+0x8184>
   19570:	ldr	r0, [pc, #3860]	; 1a48c <ftello64@plt+0x8fcc>
   19574:	ldr	r1, [fp, #8]
   19578:	sdiv	r0, r0, r1
   1957c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19580:	cmp	r0, r1
   19584:	blt	1962c <ftello64@plt+0x816c>
   19588:	b	19644 <ftello64@plt+0x8184>
   1958c:	ldr	r0, [fp, #8]
   19590:	cmp	r0, #0
   19594:	bne	1959c <ftello64@plt+0x80dc>
   19598:	b	19644 <ftello64@plt+0x8184>
   1959c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   195a0:	cmp	r0, #0
   195a4:	bge	19614 <ftello64@plt+0x8154>
   195a8:	b	195ac <ftello64@plt+0x80ec>
   195ac:	b	195f8 <ftello64@plt+0x8138>
   195b0:	b	195f8 <ftello64@plt+0x8138>
   195b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   195b8:	cmn	r0, #1
   195bc:	bne	195f8 <ftello64@plt+0x8138>
   195c0:	b	195c4 <ftello64@plt+0x8104>
   195c4:	ldr	r0, [pc, #3776]	; 1a48c <ftello64@plt+0x8fcc>
   195c8:	ldr	r1, [fp, #8]
   195cc:	add	r0, r1, r0
   195d0:	movw	r1, #0
   195d4:	cmp	r1, r0
   195d8:	blt	1962c <ftello64@plt+0x816c>
   195dc:	b	19644 <ftello64@plt+0x8184>
   195e0:	ldr	r0, [fp, #8]
   195e4:	sub	r0, r0, #1
   195e8:	movw	r1, #32767	; 0x7fff
   195ec:	cmp	r1, r0
   195f0:	blt	1962c <ftello64@plt+0x816c>
   195f4:	b	19644 <ftello64@plt+0x8184>
   195f8:	ldr	r0, [pc, #3724]	; 1a48c <ftello64@plt+0x8fcc>
   195fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19600:	sdiv	r0, r0, r1
   19604:	ldr	r1, [fp, #8]
   19608:	cmp	r0, r1
   1960c:	blt	1962c <ftello64@plt+0x816c>
   19610:	b	19644 <ftello64@plt+0x8184>
   19614:	ldr	r0, [fp, #8]
   19618:	movw	r1, #32767	; 0x7fff
   1961c:	sdiv	r0, r1, r0
   19620:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19624:	cmp	r0, r1
   19628:	bge	19644 <ftello64@plt+0x8184>
   1962c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19630:	ldr	r1, [fp, #8]
   19634:	mul	r0, r0, r1
   19638:	sxth	r0, r0
   1963c:	str	r0, [fp, #-28]	; 0xffffffe4
   19640:	b	1a480 <ftello64@plt+0x8fc0>
   19644:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19648:	ldr	r1, [fp, #8]
   1964c:	mul	r0, r0, r1
   19650:	sxth	r0, r0
   19654:	str	r0, [fp, #-28]	; 0xffffffe4
   19658:	b	1a490 <ftello64@plt+0x8fd0>
   1965c:	ldr	r0, [fp, #8]
   19660:	cmp	r0, #0
   19664:	bge	19774 <ftello64@plt+0x82b4>
   19668:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1966c:	cmp	r0, #0
   19670:	bge	196fc <ftello64@plt+0x823c>
   19674:	b	19678 <ftello64@plt+0x81b8>
   19678:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1967c:	ldr	r1, [fp, #8]
   19680:	movw	r2, #65535	; 0xffff
   19684:	sdiv	r1, r2, r1
   19688:	cmp	r0, r1
   1968c:	blt	19810 <ftello64@plt+0x8350>
   19690:	b	19828 <ftello64@plt+0x8368>
   19694:	b	19698 <ftello64@plt+0x81d8>
   19698:	ldr	r0, [pc, #2600]	; 1a0c8 <ftello64@plt+0x8c08>
   1969c:	ldr	r1, [fp, #8]
   196a0:	cmp	r1, r0
   196a4:	blt	196bc <ftello64@plt+0x81fc>
   196a8:	b	196c8 <ftello64@plt+0x8208>
   196ac:	ldr	r0, [fp, #8]
   196b0:	movw	r1, #0
   196b4:	cmp	r1, r0
   196b8:	bge	196c8 <ftello64@plt+0x8208>
   196bc:	movw	r0, #0
   196c0:	str	r0, [fp, #-52]	; 0xffffffcc
   196c4:	b	196e0 <ftello64@plt+0x8220>
   196c8:	ldr	r0, [fp, #8]
   196cc:	movw	r1, #0
   196d0:	sub	r0, r1, r0
   196d4:	movw	r1, #65535	; 0xffff
   196d8:	sdiv	r0, r1, r0
   196dc:	str	r0, [fp, #-52]	; 0xffffffcc
   196e0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   196e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   196e8:	mvn	r2, #0
   196ec:	sub	r1, r2, r1
   196f0:	cmp	r0, r1
   196f4:	ble	19810 <ftello64@plt+0x8350>
   196f8:	b	19828 <ftello64@plt+0x8368>
   196fc:	b	19700 <ftello64@plt+0x8240>
   19700:	b	19758 <ftello64@plt+0x8298>
   19704:	b	19758 <ftello64@plt+0x8298>
   19708:	ldr	r0, [fp, #8]
   1970c:	cmn	r0, #1
   19710:	bne	19758 <ftello64@plt+0x8298>
   19714:	b	19718 <ftello64@plt+0x8258>
   19718:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1971c:	add	r0, r0, #0
   19720:	movw	r1, #0
   19724:	cmp	r1, r0
   19728:	blt	19810 <ftello64@plt+0x8350>
   1972c:	b	19828 <ftello64@plt+0x8368>
   19730:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19734:	movw	r1, #0
   19738:	cmp	r1, r0
   1973c:	bge	19828 <ftello64@plt+0x8368>
   19740:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19744:	sub	r0, r0, #1
   19748:	mvn	r1, #0
   1974c:	cmp	r1, r0
   19750:	blt	19810 <ftello64@plt+0x8350>
   19754:	b	19828 <ftello64@plt+0x8368>
   19758:	ldr	r0, [fp, #8]
   1975c:	movw	r1, #0
   19760:	sdiv	r0, r1, r0
   19764:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19768:	cmp	r0, r1
   1976c:	blt	19810 <ftello64@plt+0x8350>
   19770:	b	19828 <ftello64@plt+0x8368>
   19774:	ldr	r0, [fp, #8]
   19778:	cmp	r0, #0
   1977c:	bne	19784 <ftello64@plt+0x82c4>
   19780:	b	19828 <ftello64@plt+0x8368>
   19784:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19788:	cmp	r0, #0
   1978c:	bge	197f8 <ftello64@plt+0x8338>
   19790:	b	19794 <ftello64@plt+0x82d4>
   19794:	b	197dc <ftello64@plt+0x831c>
   19798:	b	197dc <ftello64@plt+0x831c>
   1979c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197a0:	cmn	r0, #1
   197a4:	bne	197dc <ftello64@plt+0x831c>
   197a8:	b	197ac <ftello64@plt+0x82ec>
   197ac:	ldr	r0, [fp, #8]
   197b0:	add	r0, r0, #0
   197b4:	movw	r1, #0
   197b8:	cmp	r1, r0
   197bc:	blt	19810 <ftello64@plt+0x8350>
   197c0:	b	19828 <ftello64@plt+0x8368>
   197c4:	ldr	r0, [fp, #8]
   197c8:	sub	r0, r0, #1
   197cc:	mvn	r1, #0
   197d0:	cmp	r1, r0
   197d4:	blt	19810 <ftello64@plt+0x8350>
   197d8:	b	19828 <ftello64@plt+0x8368>
   197dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197e0:	movw	r1, #0
   197e4:	sdiv	r0, r1, r0
   197e8:	ldr	r1, [fp, #8]
   197ec:	cmp	r0, r1
   197f0:	blt	19810 <ftello64@plt+0x8350>
   197f4:	b	19828 <ftello64@plt+0x8368>
   197f8:	ldr	r0, [fp, #8]
   197fc:	movw	r1, #65535	; 0xffff
   19800:	sdiv	r0, r1, r0
   19804:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19808:	cmp	r0, r1
   1980c:	bge	19828 <ftello64@plt+0x8368>
   19810:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19814:	ldr	r1, [fp, #8]
   19818:	mul	r0, r0, r1
   1981c:	uxth	r0, r0
   19820:	str	r0, [fp, #-28]	; 0xffffffe4
   19824:	b	1a480 <ftello64@plt+0x8fc0>
   19828:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1982c:	ldr	r1, [fp, #8]
   19830:	mul	r0, r0, r1
   19834:	uxth	r0, r0
   19838:	str	r0, [fp, #-28]	; 0xffffffe4
   1983c:	b	1a490 <ftello64@plt+0x8fd0>
   19840:	b	19844 <ftello64@plt+0x8384>
   19844:	b	19848 <ftello64@plt+0x8388>
   19848:	ldr	r0, [fp, #8]
   1984c:	cmp	r0, #0
   19850:	bge	19954 <ftello64@plt+0x8494>
   19854:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19858:	cmp	r0, #0
   1985c:	bge	198e8 <ftello64@plt+0x8428>
   19860:	b	19864 <ftello64@plt+0x83a4>
   19864:	ldr	r0, [pc, #1992]	; 1a034 <ftello64@plt+0x8b74>
   19868:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1986c:	ldr	r2, [fp, #8]
   19870:	sdiv	r0, r0, r2
   19874:	cmp	r1, r0
   19878:	blt	199e4 <ftello64@plt+0x8524>
   1987c:	b	199f8 <ftello64@plt+0x8538>
   19880:	b	19884 <ftello64@plt+0x83c4>
   19884:	ldr	r0, [pc, #2108]	; 1a0c8 <ftello64@plt+0x8c08>
   19888:	ldr	r1, [fp, #8]
   1988c:	cmp	r1, r0
   19890:	blt	198a8 <ftello64@plt+0x83e8>
   19894:	b	198b4 <ftello64@plt+0x83f4>
   19898:	ldr	r0, [fp, #8]
   1989c:	movw	r1, #0
   198a0:	cmp	r1, r0
   198a4:	bge	198b4 <ftello64@plt+0x83f4>
   198a8:	movw	r0, #0
   198ac:	str	r0, [fp, #-56]	; 0xffffffc8
   198b0:	b	198cc <ftello64@plt+0x840c>
   198b4:	ldr	r0, [pc, #1912]	; 1a034 <ftello64@plt+0x8b74>
   198b8:	ldr	r1, [fp, #8]
   198bc:	movw	r2, #0
   198c0:	sub	r1, r2, r1
   198c4:	sdiv	r0, r0, r1
   198c8:	str	r0, [fp, #-56]	; 0xffffffc8
   198cc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   198d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   198d4:	mvn	r2, #0
   198d8:	sub	r1, r2, r1
   198dc:	cmp	r0, r1
   198e0:	ble	199e4 <ftello64@plt+0x8524>
   198e4:	b	199f8 <ftello64@plt+0x8538>
   198e8:	ldr	r0, [fp, #8]
   198ec:	cmn	r0, #1
   198f0:	bne	19938 <ftello64@plt+0x8478>
   198f4:	b	198f8 <ftello64@plt+0x8438>
   198f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   198fc:	add	r0, r0, #-2147483648	; 0x80000000
   19900:	movw	r1, #0
   19904:	cmp	r1, r0
   19908:	blt	199e4 <ftello64@plt+0x8524>
   1990c:	b	199f8 <ftello64@plt+0x8538>
   19910:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19914:	movw	r1, #0
   19918:	cmp	r1, r0
   1991c:	bge	199f8 <ftello64@plt+0x8538>
   19920:	ldr	r0, [pc, #1804]	; 1a034 <ftello64@plt+0x8b74>
   19924:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19928:	sub	r1, r1, #1
   1992c:	cmp	r0, r1
   19930:	blt	199e4 <ftello64@plt+0x8524>
   19934:	b	199f8 <ftello64@plt+0x8538>
   19938:	ldr	r0, [pc, #4072]	; 1a928 <ftello64@plt+0x9468>
   1993c:	ldr	r1, [fp, #8]
   19940:	sdiv	r0, r0, r1
   19944:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19948:	cmp	r0, r1
   1994c:	blt	199e4 <ftello64@plt+0x8524>
   19950:	b	199f8 <ftello64@plt+0x8538>
   19954:	ldr	r0, [fp, #8]
   19958:	cmp	r0, #0
   1995c:	bne	19964 <ftello64@plt+0x84a4>
   19960:	b	199f8 <ftello64@plt+0x8538>
   19964:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19968:	cmp	r0, #0
   1996c:	bge	199cc <ftello64@plt+0x850c>
   19970:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19974:	cmn	r0, #1
   19978:	bne	199b0 <ftello64@plt+0x84f0>
   1997c:	b	19980 <ftello64@plt+0x84c0>
   19980:	ldr	r0, [fp, #8]
   19984:	add	r0, r0, #-2147483648	; 0x80000000
   19988:	movw	r1, #0
   1998c:	cmp	r1, r0
   19990:	blt	199e4 <ftello64@plt+0x8524>
   19994:	b	199f8 <ftello64@plt+0x8538>
   19998:	ldr	r0, [pc, #1684]	; 1a034 <ftello64@plt+0x8b74>
   1999c:	ldr	r1, [fp, #8]
   199a0:	sub	r1, r1, #1
   199a4:	cmp	r0, r1
   199a8:	blt	199e4 <ftello64@plt+0x8524>
   199ac:	b	199f8 <ftello64@plt+0x8538>
   199b0:	ldr	r0, [pc, #3952]	; 1a928 <ftello64@plt+0x9468>
   199b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   199b8:	sdiv	r0, r0, r1
   199bc:	ldr	r1, [fp, #8]
   199c0:	cmp	r0, r1
   199c4:	blt	199e4 <ftello64@plt+0x8524>
   199c8:	b	199f8 <ftello64@plt+0x8538>
   199cc:	ldr	r0, [pc, #1632]	; 1a034 <ftello64@plt+0x8b74>
   199d0:	ldr	r1, [fp, #8]
   199d4:	sdiv	r0, r0, r1
   199d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   199dc:	cmp	r0, r1
   199e0:	bge	199f8 <ftello64@plt+0x8538>
   199e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199e8:	ldr	r1, [fp, #8]
   199ec:	mul	r0, r0, r1
   199f0:	str	r0, [fp, #-28]	; 0xffffffe4
   199f4:	b	1a480 <ftello64@plt+0x8fc0>
   199f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199fc:	ldr	r1, [fp, #8]
   19a00:	mul	r0, r0, r1
   19a04:	str	r0, [fp, #-28]	; 0xffffffe4
   19a08:	b	1a490 <ftello64@plt+0x8fd0>
   19a0c:	ldr	r0, [fp, #8]
   19a10:	cmp	r0, #0
   19a14:	bge	19b24 <ftello64@plt+0x8664>
   19a18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19a1c:	cmp	r0, #0
   19a20:	bge	19aac <ftello64@plt+0x85ec>
   19a24:	b	19a44 <ftello64@plt+0x8584>
   19a28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19a2c:	ldr	r1, [fp, #8]
   19a30:	mvn	r2, #0
   19a34:	udiv	r1, r2, r1
   19a38:	cmp	r0, r1
   19a3c:	bcc	19bc0 <ftello64@plt+0x8700>
   19a40:	b	19bd4 <ftello64@plt+0x8714>
   19a44:	b	19a48 <ftello64@plt+0x8588>
   19a48:	ldr	r0, [pc, #1656]	; 1a0c8 <ftello64@plt+0x8c08>
   19a4c:	ldr	r1, [fp, #8]
   19a50:	cmp	r1, r0
   19a54:	blt	19a6c <ftello64@plt+0x85ac>
   19a58:	b	19a78 <ftello64@plt+0x85b8>
   19a5c:	ldr	r0, [fp, #8]
   19a60:	movw	r1, #0
   19a64:	cmp	r1, r0
   19a68:	bge	19a78 <ftello64@plt+0x85b8>
   19a6c:	movw	r0, #1
   19a70:	str	r0, [fp, #-60]	; 0xffffffc4
   19a74:	b	19a90 <ftello64@plt+0x85d0>
   19a78:	ldr	r0, [fp, #8]
   19a7c:	movw	r1, #0
   19a80:	sub	r0, r1, r0
   19a84:	mvn	r1, #0
   19a88:	udiv	r0, r1, r0
   19a8c:	str	r0, [fp, #-60]	; 0xffffffc4
   19a90:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19a94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19a98:	mvn	r2, #0
   19a9c:	sub	r1, r2, r1
   19aa0:	cmp	r0, r1
   19aa4:	bls	19bc0 <ftello64@plt+0x8700>
   19aa8:	b	19bd4 <ftello64@plt+0x8714>
   19aac:	b	19ab0 <ftello64@plt+0x85f0>
   19ab0:	b	19b08 <ftello64@plt+0x8648>
   19ab4:	b	19b08 <ftello64@plt+0x8648>
   19ab8:	ldr	r0, [fp, #8]
   19abc:	cmn	r0, #1
   19ac0:	bne	19b08 <ftello64@plt+0x8648>
   19ac4:	b	19ac8 <ftello64@plt+0x8608>
   19ac8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19acc:	add	r0, r0, #0
   19ad0:	movw	r1, #0
   19ad4:	cmp	r1, r0
   19ad8:	blt	19bc0 <ftello64@plt+0x8700>
   19adc:	b	19bd4 <ftello64@plt+0x8714>
   19ae0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ae4:	movw	r1, #0
   19ae8:	cmp	r1, r0
   19aec:	bge	19bd4 <ftello64@plt+0x8714>
   19af0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19af4:	sub	r0, r0, #1
   19af8:	mvn	r1, #0
   19afc:	cmp	r1, r0
   19b00:	blt	19bc0 <ftello64@plt+0x8700>
   19b04:	b	19bd4 <ftello64@plt+0x8714>
   19b08:	ldr	r0, [fp, #8]
   19b0c:	movw	r1, #0
   19b10:	sdiv	r0, r1, r0
   19b14:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19b18:	cmp	r0, r1
   19b1c:	blt	19bc0 <ftello64@plt+0x8700>
   19b20:	b	19bd4 <ftello64@plt+0x8714>
   19b24:	ldr	r0, [fp, #8]
   19b28:	cmp	r0, #0
   19b2c:	bne	19b34 <ftello64@plt+0x8674>
   19b30:	b	19bd4 <ftello64@plt+0x8714>
   19b34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19b38:	cmp	r0, #0
   19b3c:	bge	19ba8 <ftello64@plt+0x86e8>
   19b40:	b	19b44 <ftello64@plt+0x8684>
   19b44:	b	19b8c <ftello64@plt+0x86cc>
   19b48:	b	19b8c <ftello64@plt+0x86cc>
   19b4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19b50:	cmn	r0, #1
   19b54:	bne	19b8c <ftello64@plt+0x86cc>
   19b58:	b	19b5c <ftello64@plt+0x869c>
   19b5c:	ldr	r0, [fp, #8]
   19b60:	add	r0, r0, #0
   19b64:	movw	r1, #0
   19b68:	cmp	r1, r0
   19b6c:	blt	19bc0 <ftello64@plt+0x8700>
   19b70:	b	19bd4 <ftello64@plt+0x8714>
   19b74:	ldr	r0, [fp, #8]
   19b78:	sub	r0, r0, #1
   19b7c:	mvn	r1, #0
   19b80:	cmp	r1, r0
   19b84:	blt	19bc0 <ftello64@plt+0x8700>
   19b88:	b	19bd4 <ftello64@plt+0x8714>
   19b8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19b90:	movw	r1, #0
   19b94:	sdiv	r0, r1, r0
   19b98:	ldr	r1, [fp, #8]
   19b9c:	cmp	r0, r1
   19ba0:	blt	19bc0 <ftello64@plt+0x8700>
   19ba4:	b	19bd4 <ftello64@plt+0x8714>
   19ba8:	ldr	r0, [fp, #8]
   19bac:	mvn	r1, #0
   19bb0:	udiv	r0, r1, r0
   19bb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19bb8:	cmp	r0, r1
   19bbc:	bcs	19bd4 <ftello64@plt+0x8714>
   19bc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19bc4:	ldr	r1, [fp, #8]
   19bc8:	mul	r0, r0, r1
   19bcc:	str	r0, [fp, #-28]	; 0xffffffe4
   19bd0:	b	1a480 <ftello64@plt+0x8fc0>
   19bd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19bd8:	ldr	r1, [fp, #8]
   19bdc:	mul	r0, r0, r1
   19be0:	str	r0, [fp, #-28]	; 0xffffffe4
   19be4:	b	1a490 <ftello64@plt+0x8fd0>
   19be8:	b	19bec <ftello64@plt+0x872c>
   19bec:	b	19bf0 <ftello64@plt+0x8730>
   19bf0:	ldr	r0, [fp, #8]
   19bf4:	cmp	r0, #0
   19bf8:	bge	19cfc <ftello64@plt+0x883c>
   19bfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19c00:	cmp	r0, #0
   19c04:	bge	19c90 <ftello64@plt+0x87d0>
   19c08:	b	19c0c <ftello64@plt+0x874c>
   19c0c:	ldr	r0, [pc, #1056]	; 1a034 <ftello64@plt+0x8b74>
   19c10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19c14:	ldr	r2, [fp, #8]
   19c18:	sdiv	r0, r0, r2
   19c1c:	cmp	r1, r0
   19c20:	blt	19d8c <ftello64@plt+0x88cc>
   19c24:	b	19da0 <ftello64@plt+0x88e0>
   19c28:	b	19c2c <ftello64@plt+0x876c>
   19c2c:	ldr	r0, [pc, #1172]	; 1a0c8 <ftello64@plt+0x8c08>
   19c30:	ldr	r1, [fp, #8]
   19c34:	cmp	r1, r0
   19c38:	blt	19c50 <ftello64@plt+0x8790>
   19c3c:	b	19c5c <ftello64@plt+0x879c>
   19c40:	ldr	r0, [fp, #8]
   19c44:	movw	r1, #0
   19c48:	cmp	r1, r0
   19c4c:	bge	19c5c <ftello64@plt+0x879c>
   19c50:	movw	r0, #0
   19c54:	str	r0, [fp, #-64]	; 0xffffffc0
   19c58:	b	19c74 <ftello64@plt+0x87b4>
   19c5c:	ldr	r0, [pc, #976]	; 1a034 <ftello64@plt+0x8b74>
   19c60:	ldr	r1, [fp, #8]
   19c64:	movw	r2, #0
   19c68:	sub	r1, r2, r1
   19c6c:	sdiv	r0, r0, r1
   19c70:	str	r0, [fp, #-64]	; 0xffffffc0
   19c74:	ldr	r0, [fp, #-64]	; 0xffffffc0
   19c78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19c7c:	mvn	r2, #0
   19c80:	sub	r1, r2, r1
   19c84:	cmp	r0, r1
   19c88:	ble	19d8c <ftello64@plt+0x88cc>
   19c8c:	b	19da0 <ftello64@plt+0x88e0>
   19c90:	ldr	r0, [fp, #8]
   19c94:	cmn	r0, #1
   19c98:	bne	19ce0 <ftello64@plt+0x8820>
   19c9c:	b	19ca0 <ftello64@plt+0x87e0>
   19ca0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ca4:	add	r0, r0, #-2147483648	; 0x80000000
   19ca8:	movw	r1, #0
   19cac:	cmp	r1, r0
   19cb0:	blt	19d8c <ftello64@plt+0x88cc>
   19cb4:	b	19da0 <ftello64@plt+0x88e0>
   19cb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19cbc:	movw	r1, #0
   19cc0:	cmp	r1, r0
   19cc4:	bge	19da0 <ftello64@plt+0x88e0>
   19cc8:	ldr	r0, [pc, #868]	; 1a034 <ftello64@plt+0x8b74>
   19ccc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19cd0:	sub	r1, r1, #1
   19cd4:	cmp	r0, r1
   19cd8:	blt	19d8c <ftello64@plt+0x88cc>
   19cdc:	b	19da0 <ftello64@plt+0x88e0>
   19ce0:	ldr	r0, [pc, #3136]	; 1a928 <ftello64@plt+0x9468>
   19ce4:	ldr	r1, [fp, #8]
   19ce8:	sdiv	r0, r0, r1
   19cec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19cf0:	cmp	r0, r1
   19cf4:	blt	19d8c <ftello64@plt+0x88cc>
   19cf8:	b	19da0 <ftello64@plt+0x88e0>
   19cfc:	ldr	r0, [fp, #8]
   19d00:	cmp	r0, #0
   19d04:	bne	19d0c <ftello64@plt+0x884c>
   19d08:	b	19da0 <ftello64@plt+0x88e0>
   19d0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19d10:	cmp	r0, #0
   19d14:	bge	19d74 <ftello64@plt+0x88b4>
   19d18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19d1c:	cmn	r0, #1
   19d20:	bne	19d58 <ftello64@plt+0x8898>
   19d24:	b	19d28 <ftello64@plt+0x8868>
   19d28:	ldr	r0, [fp, #8]
   19d2c:	add	r0, r0, #-2147483648	; 0x80000000
   19d30:	movw	r1, #0
   19d34:	cmp	r1, r0
   19d38:	blt	19d8c <ftello64@plt+0x88cc>
   19d3c:	b	19da0 <ftello64@plt+0x88e0>
   19d40:	ldr	r0, [pc, #748]	; 1a034 <ftello64@plt+0x8b74>
   19d44:	ldr	r1, [fp, #8]
   19d48:	sub	r1, r1, #1
   19d4c:	cmp	r0, r1
   19d50:	blt	19d8c <ftello64@plt+0x88cc>
   19d54:	b	19da0 <ftello64@plt+0x88e0>
   19d58:	ldr	r0, [pc, #3016]	; 1a928 <ftello64@plt+0x9468>
   19d5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19d60:	sdiv	r0, r0, r1
   19d64:	ldr	r1, [fp, #8]
   19d68:	cmp	r0, r1
   19d6c:	blt	19d8c <ftello64@plt+0x88cc>
   19d70:	b	19da0 <ftello64@plt+0x88e0>
   19d74:	ldr	r0, [pc, #696]	; 1a034 <ftello64@plt+0x8b74>
   19d78:	ldr	r1, [fp, #8]
   19d7c:	sdiv	r0, r0, r1
   19d80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19d84:	cmp	r0, r1
   19d88:	bge	19da0 <ftello64@plt+0x88e0>
   19d8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19d90:	ldr	r1, [fp, #8]
   19d94:	mul	r0, r0, r1
   19d98:	str	r0, [fp, #-28]	; 0xffffffe4
   19d9c:	b	1a480 <ftello64@plt+0x8fc0>
   19da0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19da4:	ldr	r1, [fp, #8]
   19da8:	mul	r0, r0, r1
   19dac:	str	r0, [fp, #-28]	; 0xffffffe4
   19db0:	b	1a490 <ftello64@plt+0x8fd0>
   19db4:	ldr	r0, [fp, #8]
   19db8:	cmp	r0, #0
   19dbc:	bge	19ecc <ftello64@plt+0x8a0c>
   19dc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19dc4:	cmp	r0, #0
   19dc8:	bge	19e54 <ftello64@plt+0x8994>
   19dcc:	b	19dec <ftello64@plt+0x892c>
   19dd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19dd4:	ldr	r1, [fp, #8]
   19dd8:	mvn	r2, #0
   19ddc:	udiv	r1, r2, r1
   19de0:	cmp	r0, r1
   19de4:	bcc	19f68 <ftello64@plt+0x8aa8>
   19de8:	b	19f7c <ftello64@plt+0x8abc>
   19dec:	b	19df0 <ftello64@plt+0x8930>
   19df0:	ldr	r0, [pc, #720]	; 1a0c8 <ftello64@plt+0x8c08>
   19df4:	ldr	r1, [fp, #8]
   19df8:	cmp	r1, r0
   19dfc:	blt	19e14 <ftello64@plt+0x8954>
   19e00:	b	19e20 <ftello64@plt+0x8960>
   19e04:	ldr	r0, [fp, #8]
   19e08:	movw	r1, #0
   19e0c:	cmp	r1, r0
   19e10:	bge	19e20 <ftello64@plt+0x8960>
   19e14:	movw	r0, #1
   19e18:	str	r0, [fp, #-68]	; 0xffffffbc
   19e1c:	b	19e38 <ftello64@plt+0x8978>
   19e20:	ldr	r0, [fp, #8]
   19e24:	movw	r1, #0
   19e28:	sub	r0, r1, r0
   19e2c:	mvn	r1, #0
   19e30:	udiv	r0, r1, r0
   19e34:	str	r0, [fp, #-68]	; 0xffffffbc
   19e38:	ldr	r0, [fp, #-68]	; 0xffffffbc
   19e3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19e40:	mvn	r2, #0
   19e44:	sub	r1, r2, r1
   19e48:	cmp	r0, r1
   19e4c:	bls	19f68 <ftello64@plt+0x8aa8>
   19e50:	b	19f7c <ftello64@plt+0x8abc>
   19e54:	b	19e58 <ftello64@plt+0x8998>
   19e58:	b	19eb0 <ftello64@plt+0x89f0>
   19e5c:	b	19eb0 <ftello64@plt+0x89f0>
   19e60:	ldr	r0, [fp, #8]
   19e64:	cmn	r0, #1
   19e68:	bne	19eb0 <ftello64@plt+0x89f0>
   19e6c:	b	19e70 <ftello64@plt+0x89b0>
   19e70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19e74:	add	r0, r0, #0
   19e78:	movw	r1, #0
   19e7c:	cmp	r1, r0
   19e80:	blt	19f68 <ftello64@plt+0x8aa8>
   19e84:	b	19f7c <ftello64@plt+0x8abc>
   19e88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19e8c:	movw	r1, #0
   19e90:	cmp	r1, r0
   19e94:	bge	19f7c <ftello64@plt+0x8abc>
   19e98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19e9c:	sub	r0, r0, #1
   19ea0:	mvn	r1, #0
   19ea4:	cmp	r1, r0
   19ea8:	blt	19f68 <ftello64@plt+0x8aa8>
   19eac:	b	19f7c <ftello64@plt+0x8abc>
   19eb0:	ldr	r0, [fp, #8]
   19eb4:	movw	r1, #0
   19eb8:	sdiv	r0, r1, r0
   19ebc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19ec0:	cmp	r0, r1
   19ec4:	blt	19f68 <ftello64@plt+0x8aa8>
   19ec8:	b	19f7c <ftello64@plt+0x8abc>
   19ecc:	ldr	r0, [fp, #8]
   19ed0:	cmp	r0, #0
   19ed4:	bne	19edc <ftello64@plt+0x8a1c>
   19ed8:	b	19f7c <ftello64@plt+0x8abc>
   19edc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ee0:	cmp	r0, #0
   19ee4:	bge	19f50 <ftello64@plt+0x8a90>
   19ee8:	b	19eec <ftello64@plt+0x8a2c>
   19eec:	b	19f34 <ftello64@plt+0x8a74>
   19ef0:	b	19f34 <ftello64@plt+0x8a74>
   19ef4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ef8:	cmn	r0, #1
   19efc:	bne	19f34 <ftello64@plt+0x8a74>
   19f00:	b	19f04 <ftello64@plt+0x8a44>
   19f04:	ldr	r0, [fp, #8]
   19f08:	add	r0, r0, #0
   19f0c:	movw	r1, #0
   19f10:	cmp	r1, r0
   19f14:	blt	19f68 <ftello64@plt+0x8aa8>
   19f18:	b	19f7c <ftello64@plt+0x8abc>
   19f1c:	ldr	r0, [fp, #8]
   19f20:	sub	r0, r0, #1
   19f24:	mvn	r1, #0
   19f28:	cmp	r1, r0
   19f2c:	blt	19f68 <ftello64@plt+0x8aa8>
   19f30:	b	19f7c <ftello64@plt+0x8abc>
   19f34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19f38:	movw	r1, #0
   19f3c:	sdiv	r0, r1, r0
   19f40:	ldr	r1, [fp, #8]
   19f44:	cmp	r0, r1
   19f48:	blt	19f68 <ftello64@plt+0x8aa8>
   19f4c:	b	19f7c <ftello64@plt+0x8abc>
   19f50:	ldr	r0, [fp, #8]
   19f54:	mvn	r1, #0
   19f58:	udiv	r0, r1, r0
   19f5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19f60:	cmp	r0, r1
   19f64:	bcs	19f7c <ftello64@plt+0x8abc>
   19f68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19f6c:	ldr	r1, [fp, #8]
   19f70:	mul	r0, r0, r1
   19f74:	str	r0, [fp, #-28]	; 0xffffffe4
   19f78:	b	1a480 <ftello64@plt+0x8fc0>
   19f7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19f80:	ldr	r1, [fp, #8]
   19f84:	mul	r0, r0, r1
   19f88:	str	r0, [fp, #-28]	; 0xffffffe4
   19f8c:	b	1a490 <ftello64@plt+0x8fd0>
   19f90:	b	19f94 <ftello64@plt+0x8ad4>
   19f94:	ldr	r0, [fp, #8]
   19f98:	cmp	r0, #0
   19f9c:	bge	1a12c <ftello64@plt+0x8c6c>
   19fa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19fa4:	cmp	r0, #0
   19fa8:	bge	1a094 <ftello64@plt+0x8bd4>
   19fac:	b	19fb0 <ftello64@plt+0x8af0>
   19fb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19fb4:	ldr	r1, [fp, #8]
   19fb8:	asr	r3, r1, #31
   19fbc:	mvn	r2, #0
   19fc0:	mvn	ip, #-2147483648	; 0x80000000
   19fc4:	str	r0, [fp, #-72]	; 0xffffffb8
   19fc8:	mov	r0, r2
   19fcc:	str	r1, [fp, #-76]	; 0xffffffb4
   19fd0:	mov	r1, ip
   19fd4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   19fd8:	bl	2278c <ftello64@plt+0x112cc>
   19fdc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   19fe0:	subs	r0, r2, r0
   19fe4:	rscs	r1, r1, r2, asr #31
   19fe8:	str	r0, [fp, #-80]	; 0xffffffb0
   19fec:	str	r1, [fp, #-84]	; 0xffffffac
   19ff0:	blt	1a20c <ftello64@plt+0x8d4c>
   19ff4:	b	1a220 <ftello64@plt+0x8d60>
   19ff8:	b	19ffc <ftello64@plt+0x8b3c>
   19ffc:	ldr	r0, [pc, #196]	; 1a0c8 <ftello64@plt+0x8c08>
   1a000:	ldr	r1, [fp, #8]
   1a004:	cmp	r1, r0
   1a008:	blt	1a020 <ftello64@plt+0x8b60>
   1a00c:	b	1a038 <ftello64@plt+0x8b78>
   1a010:	ldr	r0, [fp, #8]
   1a014:	movw	r1, #0
   1a018:	cmp	r1, r0
   1a01c:	bge	1a038 <ftello64@plt+0x8b78>
   1a020:	mov	r0, #0
   1a024:	mvn	r1, #0
   1a028:	str	r1, [fp, #-88]	; 0xffffffa8
   1a02c:	str	r0, [fp, #-92]	; 0xffffffa4
   1a030:	b	1a06c <ftello64@plt+0x8bac>
   1a034:	svcvc	0x00ffffff
   1a038:	ldr	r0, [fp, #8]
   1a03c:	rsb	r0, r0, #0
   1a040:	asr	r3, r0, #31
   1a044:	mvn	r1, #0
   1a048:	mvn	r2, #-2147483648	; 0x80000000
   1a04c:	str	r0, [fp, #-96]	; 0xffffffa0
   1a050:	mov	r0, r1
   1a054:	mov	r1, r2
   1a058:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1a05c:	bl	2278c <ftello64@plt+0x112cc>
   1a060:	str	r0, [fp, #-88]	; 0xffffffa8
   1a064:	str	r1, [fp, #-92]	; 0xffffffa4
   1a068:	b	1a06c <ftello64@plt+0x8bac>
   1a06c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1a070:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1a074:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a078:	mvn	r2, r2
   1a07c:	subs	r1, r2, r1
   1a080:	rscs	r0, r0, r2, asr #31
   1a084:	str	r1, [fp, #-100]	; 0xffffff9c
   1a088:	str	r0, [fp, #-104]	; 0xffffff98
   1a08c:	bge	1a20c <ftello64@plt+0x8d4c>
   1a090:	b	1a220 <ftello64@plt+0x8d60>
   1a094:	ldr	r0, [fp, #8]
   1a098:	cmn	r0, #1
   1a09c:	bne	1a0ec <ftello64@plt+0x8c2c>
   1a0a0:	b	1a0a4 <ftello64@plt+0x8be4>
   1a0a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a0a8:	mov	r1, #-2147483648	; 0x80000000
   1a0ac:	add	r1, r1, r0, asr #31
   1a0b0:	rsbs	r0, r0, #0
   1a0b4:	rscs	r1, r1, #0
   1a0b8:	str	r0, [fp, #-108]	; 0xffffff94
   1a0bc:	str	r1, [fp, #-112]	; 0xffffff90
   1a0c0:	blt	1a20c <ftello64@plt+0x8d4c>
   1a0c4:	b	1a220 <ftello64@plt+0x8d60>
   1a0c8:	andhi	r0, r0, r1
   1a0cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a0d0:	movw	r1, #0
   1a0d4:	cmp	r1, r0
   1a0d8:	bge	1a220 <ftello64@plt+0x8d60>
   1a0dc:	mov	r0, #0
   1a0e0:	cmp	r0, #0
   1a0e4:	bne	1a20c <ftello64@plt+0x8d4c>
   1a0e8:	b	1a220 <ftello64@plt+0x8d60>
   1a0ec:	ldr	r0, [fp, #8]
   1a0f0:	asr	r3, r0, #31
   1a0f4:	mov	r1, #0
   1a0f8:	mov	r2, #-2147483648	; 0x80000000
   1a0fc:	str	r0, [fp, #-116]	; 0xffffff8c
   1a100:	mov	r0, r1
   1a104:	mov	r1, r2
   1a108:	ldr	r2, [fp, #-116]	; 0xffffff8c
   1a10c:	bl	2278c <ftello64@plt+0x112cc>
   1a110:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a114:	subs	r0, r0, r2
   1a118:	sbcs	r1, r1, r2, asr #31
   1a11c:	str	r0, [fp, #-120]	; 0xffffff88
   1a120:	str	r1, [fp, #-124]	; 0xffffff84
   1a124:	blt	1a20c <ftello64@plt+0x8d4c>
   1a128:	b	1a220 <ftello64@plt+0x8d60>
   1a12c:	ldr	r0, [fp, #8]
   1a130:	cmp	r0, #0
   1a134:	bne	1a13c <ftello64@plt+0x8c7c>
   1a138:	b	1a220 <ftello64@plt+0x8d60>
   1a13c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a140:	cmp	r0, #0
   1a144:	bge	1a1cc <ftello64@plt+0x8d0c>
   1a148:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a14c:	cmn	r0, #1
   1a150:	bne	1a18c <ftello64@plt+0x8ccc>
   1a154:	b	1a158 <ftello64@plt+0x8c98>
   1a158:	ldr	r0, [fp, #8]
   1a15c:	mov	r1, #-2147483648	; 0x80000000
   1a160:	add	r1, r1, r0, asr #31
   1a164:	rsbs	r0, r0, #0
   1a168:	rscs	r1, r1, #0
   1a16c:	str	r0, [fp, #-128]	; 0xffffff80
   1a170:	str	r1, [fp, #-132]	; 0xffffff7c
   1a174:	blt	1a20c <ftello64@plt+0x8d4c>
   1a178:	b	1a220 <ftello64@plt+0x8d60>
   1a17c:	mov	r0, #0
   1a180:	cmp	r0, #0
   1a184:	bne	1a20c <ftello64@plt+0x8d4c>
   1a188:	b	1a220 <ftello64@plt+0x8d60>
   1a18c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a190:	asr	r3, r0, #31
   1a194:	mov	r1, #0
   1a198:	mov	r2, #-2147483648	; 0x80000000
   1a19c:	str	r0, [fp, #-136]	; 0xffffff78
   1a1a0:	mov	r0, r1
   1a1a4:	mov	r1, r2
   1a1a8:	ldr	r2, [fp, #-136]	; 0xffffff78
   1a1ac:	bl	2278c <ftello64@plt+0x112cc>
   1a1b0:	ldr	r2, [fp, #8]
   1a1b4:	subs	r0, r0, r2
   1a1b8:	sbcs	r1, r1, r2, asr #31
   1a1bc:	str	r0, [fp, #-140]	; 0xffffff74
   1a1c0:	str	r1, [fp, #-144]	; 0xffffff70
   1a1c4:	blt	1a20c <ftello64@plt+0x8d4c>
   1a1c8:	b	1a220 <ftello64@plt+0x8d60>
   1a1cc:	ldr	r0, [fp, #8]
   1a1d0:	asr	r3, r0, #31
   1a1d4:	mvn	r1, #0
   1a1d8:	mvn	r2, #-2147483648	; 0x80000000
   1a1dc:	str	r0, [fp, #-148]	; 0xffffff6c
   1a1e0:	mov	r0, r1
   1a1e4:	mov	r1, r2
   1a1e8:	ldr	r2, [fp, #-148]	; 0xffffff6c
   1a1ec:	bl	2278c <ftello64@plt+0x112cc>
   1a1f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a1f4:	subs	r0, r0, r2
   1a1f8:	sbcs	r1, r1, r2, asr #31
   1a1fc:	str	r0, [fp, #-152]	; 0xffffff68
   1a200:	str	r1, [fp, #-156]	; 0xffffff64
   1a204:	bge	1a220 <ftello64@plt+0x8d60>
   1a208:	b	1a20c <ftello64@plt+0x8d4c>
   1a20c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a210:	ldr	r1, [fp, #8]
   1a214:	mul	r0, r0, r1
   1a218:	str	r0, [fp, #-28]	; 0xffffffe4
   1a21c:	b	1a480 <ftello64@plt+0x8fc0>
   1a220:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a224:	ldr	r1, [fp, #8]
   1a228:	mul	r0, r0, r1
   1a22c:	str	r0, [fp, #-28]	; 0xffffffe4
   1a230:	b	1a490 <ftello64@plt+0x8fd0>
   1a234:	ldr	r0, [fp, #8]
   1a238:	cmp	r0, #0
   1a23c:	bge	1a39c <ftello64@plt+0x8edc>
   1a240:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a244:	cmp	r0, #0
   1a248:	bge	1a324 <ftello64@plt+0x8e64>
   1a24c:	b	1a294 <ftello64@plt+0x8dd4>
   1a250:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a254:	ldr	r1, [fp, #8]
   1a258:	asr	r3, r1, #31
   1a25c:	mvn	r2, #0
   1a260:	str	r0, [fp, #-160]	; 0xffffff60
   1a264:	mov	r0, r2
   1a268:	str	r1, [fp, #-164]	; 0xffffff5c
   1a26c:	mov	r1, r2
   1a270:	ldr	r2, [fp, #-164]	; 0xffffff5c
   1a274:	bl	22860 <ftello64@plt+0x113a0>
   1a278:	ldr	r2, [fp, #-160]	; 0xffffff60
   1a27c:	subs	r0, r2, r0
   1a280:	rscs	r1, r1, r2, asr #31
   1a284:	str	r0, [fp, #-168]	; 0xffffff58
   1a288:	str	r1, [fp, #-172]	; 0xffffff54
   1a28c:	bcc	1a458 <ftello64@plt+0x8f98>
   1a290:	b	1a46c <ftello64@plt+0x8fac>
   1a294:	b	1a298 <ftello64@plt+0x8dd8>
   1a298:	ldr	r0, [pc, #-472]	; 1a0c8 <ftello64@plt+0x8c08>
   1a29c:	ldr	r1, [fp, #8]
   1a2a0:	cmp	r1, r0
   1a2a4:	blt	1a2bc <ftello64@plt+0x8dfc>
   1a2a8:	b	1a2d0 <ftello64@plt+0x8e10>
   1a2ac:	ldr	r0, [fp, #8]
   1a2b0:	movw	r1, #0
   1a2b4:	cmp	r1, r0
   1a2b8:	bge	1a2d0 <ftello64@plt+0x8e10>
   1a2bc:	mov	r0, #1
   1a2c0:	mvn	r1, #0
   1a2c4:	str	r1, [fp, #-176]	; 0xffffff50
   1a2c8:	str	r0, [fp, #-180]	; 0xffffff4c
   1a2cc:	b	1a2fc <ftello64@plt+0x8e3c>
   1a2d0:	ldr	r0, [fp, #8]
   1a2d4:	rsb	r0, r0, #0
   1a2d8:	asr	r3, r0, #31
   1a2dc:	mvn	r1, #0
   1a2e0:	str	r0, [fp, #-184]	; 0xffffff48
   1a2e4:	mov	r0, r1
   1a2e8:	ldr	r2, [fp, #-184]	; 0xffffff48
   1a2ec:	bl	22860 <ftello64@plt+0x113a0>
   1a2f0:	str	r0, [fp, #-176]	; 0xffffff50
   1a2f4:	str	r1, [fp, #-180]	; 0xffffff4c
   1a2f8:	b	1a2fc <ftello64@plt+0x8e3c>
   1a2fc:	ldr	r0, [fp, #-180]	; 0xffffff4c
   1a300:	ldr	r1, [fp, #-176]	; 0xffffff50
   1a304:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a308:	mvn	r2, r2
   1a30c:	subs	r1, r2, r1
   1a310:	rscs	r0, r0, r2, asr #31
   1a314:	str	r1, [sp, #188]	; 0xbc
   1a318:	str	r0, [sp, #184]	; 0xb8
   1a31c:	bcs	1a458 <ftello64@plt+0x8f98>
   1a320:	b	1a46c <ftello64@plt+0x8fac>
   1a324:	b	1a328 <ftello64@plt+0x8e68>
   1a328:	b	1a380 <ftello64@plt+0x8ec0>
   1a32c:	b	1a380 <ftello64@plt+0x8ec0>
   1a330:	ldr	r0, [fp, #8]
   1a334:	cmn	r0, #1
   1a338:	bne	1a380 <ftello64@plt+0x8ec0>
   1a33c:	b	1a340 <ftello64@plt+0x8e80>
   1a340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a344:	add	r0, r0, #0
   1a348:	movw	r1, #0
   1a34c:	cmp	r1, r0
   1a350:	blt	1a458 <ftello64@plt+0x8f98>
   1a354:	b	1a46c <ftello64@plt+0x8fac>
   1a358:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a35c:	movw	r1, #0
   1a360:	cmp	r1, r0
   1a364:	bge	1a46c <ftello64@plt+0x8fac>
   1a368:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a36c:	sub	r0, r0, #1
   1a370:	mvn	r1, #0
   1a374:	cmp	r1, r0
   1a378:	blt	1a458 <ftello64@plt+0x8f98>
   1a37c:	b	1a46c <ftello64@plt+0x8fac>
   1a380:	ldr	r0, [fp, #8]
   1a384:	movw	r1, #0
   1a388:	sdiv	r0, r1, r0
   1a38c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a390:	cmp	r0, r1
   1a394:	blt	1a458 <ftello64@plt+0x8f98>
   1a398:	b	1a46c <ftello64@plt+0x8fac>
   1a39c:	ldr	r0, [fp, #8]
   1a3a0:	cmp	r0, #0
   1a3a4:	bne	1a3ac <ftello64@plt+0x8eec>
   1a3a8:	b	1a46c <ftello64@plt+0x8fac>
   1a3ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a3b0:	cmp	r0, #0
   1a3b4:	bge	1a420 <ftello64@plt+0x8f60>
   1a3b8:	b	1a3bc <ftello64@plt+0x8efc>
   1a3bc:	b	1a404 <ftello64@plt+0x8f44>
   1a3c0:	b	1a404 <ftello64@plt+0x8f44>
   1a3c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a3c8:	cmn	r0, #1
   1a3cc:	bne	1a404 <ftello64@plt+0x8f44>
   1a3d0:	b	1a3d4 <ftello64@plt+0x8f14>
   1a3d4:	ldr	r0, [fp, #8]
   1a3d8:	add	r0, r0, #0
   1a3dc:	movw	r1, #0
   1a3e0:	cmp	r1, r0
   1a3e4:	blt	1a458 <ftello64@plt+0x8f98>
   1a3e8:	b	1a46c <ftello64@plt+0x8fac>
   1a3ec:	ldr	r0, [fp, #8]
   1a3f0:	sub	r0, r0, #1
   1a3f4:	mvn	r1, #0
   1a3f8:	cmp	r1, r0
   1a3fc:	blt	1a458 <ftello64@plt+0x8f98>
   1a400:	b	1a46c <ftello64@plt+0x8fac>
   1a404:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a408:	movw	r1, #0
   1a40c:	sdiv	r0, r1, r0
   1a410:	ldr	r1, [fp, #8]
   1a414:	cmp	r0, r1
   1a418:	blt	1a458 <ftello64@plt+0x8f98>
   1a41c:	b	1a46c <ftello64@plt+0x8fac>
   1a420:	ldr	r0, [fp, #8]
   1a424:	asr	r3, r0, #31
   1a428:	mvn	r1, #0
   1a42c:	str	r0, [sp, #180]	; 0xb4
   1a430:	mov	r0, r1
   1a434:	ldr	r2, [sp, #180]	; 0xb4
   1a438:	bl	22860 <ftello64@plt+0x113a0>
   1a43c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a440:	subs	r0, r0, r2
   1a444:	sbcs	r1, r1, r2, asr #31
   1a448:	str	r0, [sp, #176]	; 0xb0
   1a44c:	str	r1, [sp, #172]	; 0xac
   1a450:	bcs	1a46c <ftello64@plt+0x8fac>
   1a454:	b	1a458 <ftello64@plt+0x8f98>
   1a458:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a45c:	ldr	r1, [fp, #8]
   1a460:	mul	r0, r0, r1
   1a464:	str	r0, [fp, #-28]	; 0xffffffe4
   1a468:	b	1a480 <ftello64@plt+0x8fc0>
   1a46c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a470:	ldr	r1, [fp, #8]
   1a474:	mul	r0, r0, r1
   1a478:	str	r0, [fp, #-28]	; 0xffffffe4
   1a47c:	b	1a490 <ftello64@plt+0x8fd0>
   1a480:	ldr	r0, [pc, #-1108]	; 1a034 <ftello64@plt+0x8b74>
   1a484:	str	r0, [sp, #168]	; 0xa8
   1a488:	b	1a4b0 <ftello64@plt+0x8ff0>
   1a48c:			; <UNDEFINED> instruction: 0xffff8000
   1a490:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a494:	cmp	r0, #64	; 0x40
   1a498:	movw	r0, #0
   1a49c:	movlt	r0, #1
   1a4a0:	tst	r0, #1
   1a4a4:	movw	r0, #64	; 0x40
   1a4a8:	moveq	r0, #0
   1a4ac:	str	r0, [sp, #168]	; 0xa8
   1a4b0:	ldr	r0, [sp, #168]	; 0xa8
   1a4b4:	str	r0, [fp, #-32]	; 0xffffffe0
   1a4b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a4bc:	cmp	r0, #0
   1a4c0:	beq	1a4f0 <ftello64@plt+0x9030>
   1a4c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a4c8:	ldr	r1, [fp, #8]
   1a4cc:	sdiv	r0, r0, r1
   1a4d0:	str	r0, [fp, #-24]	; 0xffffffe8
   1a4d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a4d8:	mov	r1, r0
   1a4dc:	ldr	r2, [fp, #8]
   1a4e0:	sdiv	r3, r0, r2
   1a4e4:	mls	r0, r3, r2, r0
   1a4e8:	sub	r0, r1, r0
   1a4ec:	str	r0, [fp, #-28]	; 0xffffffe4
   1a4f0:	ldr	r0, [fp, #-4]
   1a4f4:	movw	r1, #0
   1a4f8:	cmp	r0, r1
   1a4fc:	bne	1a50c <ftello64@plt+0x904c>
   1a500:	ldr	r0, [fp, #-8]
   1a504:	movw	r1, #0
   1a508:	str	r1, [r0]
   1a50c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a510:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a514:	sub	r0, r0, r1
   1a518:	ldr	r1, [fp, #-12]
   1a51c:	cmp	r0, r1
   1a520:	bge	1b958 <ftello64@plt+0xa498>
   1a524:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a528:	ldr	r1, [fp, #-12]
   1a52c:	add	r1, r0, r1
   1a530:	mov	r2, #1
   1a534:	cmp	r1, r0
   1a538:	movwvc	r2, #0
   1a53c:	str	r1, [fp, #-24]	; 0xffffffe8
   1a540:	tst	r2, #1
   1a544:	bne	1b954 <ftello64@plt+0xa494>
   1a548:	ldr	r0, [fp, #-16]
   1a54c:	movw	r1, #0
   1a550:	cmp	r1, r0
   1a554:	bgt	1a568 <ftello64@plt+0x90a8>
   1a558:	ldr	r0, [fp, #-16]
   1a55c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a560:	cmp	r0, r1
   1a564:	blt	1b954 <ftello64@plt+0xa494>
   1a568:	b	1a944 <ftello64@plt+0x9484>
   1a56c:	b	1a570 <ftello64@plt+0x90b0>
   1a570:	ldr	r0, [fp, #8]
   1a574:	cmp	r0, #0
   1a578:	bge	1a68c <ftello64@plt+0x91cc>
   1a57c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a580:	cmp	r0, #0
   1a584:	bge	1a610 <ftello64@plt+0x9150>
   1a588:	b	1a58c <ftello64@plt+0x90cc>
   1a58c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a590:	ldr	r1, [fp, #8]
   1a594:	movw	r2, #127	; 0x7f
   1a598:	sdiv	r1, r2, r1
   1a59c:	cmp	r0, r1
   1a5a0:	blt	1a72c <ftello64@plt+0x926c>
   1a5a4:	b	1a744 <ftello64@plt+0x9284>
   1a5a8:	b	1a5ac <ftello64@plt+0x90ec>
   1a5ac:	ldr	r0, [pc, #-1260]	; 1a0c8 <ftello64@plt+0x8c08>
   1a5b0:	ldr	r1, [fp, #8]
   1a5b4:	cmp	r1, r0
   1a5b8:	blt	1a5d0 <ftello64@plt+0x9110>
   1a5bc:	b	1a5dc <ftello64@plt+0x911c>
   1a5c0:	ldr	r0, [fp, #8]
   1a5c4:	movw	r1, #0
   1a5c8:	cmp	r1, r0
   1a5cc:	bge	1a5dc <ftello64@plt+0x911c>
   1a5d0:	movw	r0, #0
   1a5d4:	str	r0, [sp, #164]	; 0xa4
   1a5d8:	b	1a5f4 <ftello64@plt+0x9134>
   1a5dc:	ldr	r0, [fp, #8]
   1a5e0:	movw	r1, #0
   1a5e4:	sub	r0, r1, r0
   1a5e8:	movw	r1, #127	; 0x7f
   1a5ec:	sdiv	r0, r1, r0
   1a5f0:	str	r0, [sp, #164]	; 0xa4
   1a5f4:	ldr	r0, [sp, #164]	; 0xa4
   1a5f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a5fc:	mvn	r2, #0
   1a600:	sub	r1, r2, r1
   1a604:	cmp	r0, r1
   1a608:	ble	1a72c <ftello64@plt+0x926c>
   1a60c:	b	1a744 <ftello64@plt+0x9284>
   1a610:	b	1a614 <ftello64@plt+0x9154>
   1a614:	b	1a670 <ftello64@plt+0x91b0>
   1a618:	b	1a670 <ftello64@plt+0x91b0>
   1a61c:	ldr	r0, [fp, #8]
   1a620:	cmn	r0, #1
   1a624:	bne	1a670 <ftello64@plt+0x91b0>
   1a628:	b	1a62c <ftello64@plt+0x916c>
   1a62c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a630:	mvn	r1, #127	; 0x7f
   1a634:	add	r0, r0, r1
   1a638:	movw	r1, #0
   1a63c:	cmp	r1, r0
   1a640:	blt	1a72c <ftello64@plt+0x926c>
   1a644:	b	1a744 <ftello64@plt+0x9284>
   1a648:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a64c:	movw	r1, #0
   1a650:	cmp	r1, r0
   1a654:	bge	1a744 <ftello64@plt+0x9284>
   1a658:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a65c:	sub	r0, r0, #1
   1a660:	movw	r1, #127	; 0x7f
   1a664:	cmp	r1, r0
   1a668:	blt	1a72c <ftello64@plt+0x926c>
   1a66c:	b	1a744 <ftello64@plt+0x9284>
   1a670:	ldr	r0, [fp, #8]
   1a674:	mvn	r1, #127	; 0x7f
   1a678:	sdiv	r0, r1, r0
   1a67c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a680:	cmp	r0, r1
   1a684:	blt	1a72c <ftello64@plt+0x926c>
   1a688:	b	1a744 <ftello64@plt+0x9284>
   1a68c:	ldr	r0, [fp, #8]
   1a690:	cmp	r0, #0
   1a694:	bne	1a69c <ftello64@plt+0x91dc>
   1a698:	b	1a744 <ftello64@plt+0x9284>
   1a69c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6a0:	cmp	r0, #0
   1a6a4:	bge	1a714 <ftello64@plt+0x9254>
   1a6a8:	b	1a6ac <ftello64@plt+0x91ec>
   1a6ac:	b	1a6f8 <ftello64@plt+0x9238>
   1a6b0:	b	1a6f8 <ftello64@plt+0x9238>
   1a6b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6b8:	cmn	r0, #1
   1a6bc:	bne	1a6f8 <ftello64@plt+0x9238>
   1a6c0:	b	1a6c4 <ftello64@plt+0x9204>
   1a6c4:	ldr	r0, [fp, #8]
   1a6c8:	mvn	r1, #127	; 0x7f
   1a6cc:	add	r0, r0, r1
   1a6d0:	movw	r1, #0
   1a6d4:	cmp	r1, r0
   1a6d8:	blt	1a72c <ftello64@plt+0x926c>
   1a6dc:	b	1a744 <ftello64@plt+0x9284>
   1a6e0:	ldr	r0, [fp, #8]
   1a6e4:	sub	r0, r0, #1
   1a6e8:	movw	r1, #127	; 0x7f
   1a6ec:	cmp	r1, r0
   1a6f0:	blt	1a72c <ftello64@plt+0x926c>
   1a6f4:	b	1a744 <ftello64@plt+0x9284>
   1a6f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6fc:	mvn	r1, #127	; 0x7f
   1a700:	sdiv	r0, r1, r0
   1a704:	ldr	r1, [fp, #8]
   1a708:	cmp	r0, r1
   1a70c:	blt	1a72c <ftello64@plt+0x926c>
   1a710:	b	1a744 <ftello64@plt+0x9284>
   1a714:	ldr	r0, [fp, #8]
   1a718:	movw	r1, #127	; 0x7f
   1a71c:	sdiv	r0, r1, r0
   1a720:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a724:	cmp	r0, r1
   1a728:	bge	1a744 <ftello64@plt+0x9284>
   1a72c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a730:	ldr	r1, [fp, #8]
   1a734:	mul	r0, r0, r1
   1a738:	sxtb	r0, r0
   1a73c:	str	r0, [fp, #-28]	; 0xffffffe4
   1a740:	b	1b954 <ftello64@plt+0xa494>
   1a744:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a748:	ldr	r1, [fp, #8]
   1a74c:	mul	r0, r0, r1
   1a750:	sxtb	r0, r0
   1a754:	str	r0, [fp, #-28]	; 0xffffffe4
   1a758:	b	1b958 <ftello64@plt+0xa498>
   1a75c:	ldr	r0, [fp, #8]
   1a760:	cmp	r0, #0
   1a764:	bge	1a874 <ftello64@plt+0x93b4>
   1a768:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a76c:	cmp	r0, #0
   1a770:	bge	1a7fc <ftello64@plt+0x933c>
   1a774:	b	1a778 <ftello64@plt+0x92b8>
   1a778:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a77c:	ldr	r1, [fp, #8]
   1a780:	movw	r2, #255	; 0xff
   1a784:	sdiv	r1, r2, r1
   1a788:	cmp	r0, r1
   1a78c:	blt	1a910 <ftello64@plt+0x9450>
   1a790:	b	1a92c <ftello64@plt+0x946c>
   1a794:	b	1a798 <ftello64@plt+0x92d8>
   1a798:	ldr	r0, [pc, #-1752]	; 1a0c8 <ftello64@plt+0x8c08>
   1a79c:	ldr	r1, [fp, #8]
   1a7a0:	cmp	r1, r0
   1a7a4:	blt	1a7bc <ftello64@plt+0x92fc>
   1a7a8:	b	1a7c8 <ftello64@plt+0x9308>
   1a7ac:	ldr	r0, [fp, #8]
   1a7b0:	movw	r1, #0
   1a7b4:	cmp	r1, r0
   1a7b8:	bge	1a7c8 <ftello64@plt+0x9308>
   1a7bc:	movw	r0, #0
   1a7c0:	str	r0, [sp, #160]	; 0xa0
   1a7c4:	b	1a7e0 <ftello64@plt+0x9320>
   1a7c8:	ldr	r0, [fp, #8]
   1a7cc:	movw	r1, #0
   1a7d0:	sub	r0, r1, r0
   1a7d4:	movw	r1, #255	; 0xff
   1a7d8:	sdiv	r0, r1, r0
   1a7dc:	str	r0, [sp, #160]	; 0xa0
   1a7e0:	ldr	r0, [sp, #160]	; 0xa0
   1a7e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a7e8:	mvn	r2, #0
   1a7ec:	sub	r1, r2, r1
   1a7f0:	cmp	r0, r1
   1a7f4:	ble	1a910 <ftello64@plt+0x9450>
   1a7f8:	b	1a92c <ftello64@plt+0x946c>
   1a7fc:	b	1a800 <ftello64@plt+0x9340>
   1a800:	b	1a858 <ftello64@plt+0x9398>
   1a804:	b	1a858 <ftello64@plt+0x9398>
   1a808:	ldr	r0, [fp, #8]
   1a80c:	cmn	r0, #1
   1a810:	bne	1a858 <ftello64@plt+0x9398>
   1a814:	b	1a818 <ftello64@plt+0x9358>
   1a818:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a81c:	add	r0, r0, #0
   1a820:	movw	r1, #0
   1a824:	cmp	r1, r0
   1a828:	blt	1a910 <ftello64@plt+0x9450>
   1a82c:	b	1a92c <ftello64@plt+0x946c>
   1a830:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a834:	movw	r1, #0
   1a838:	cmp	r1, r0
   1a83c:	bge	1a92c <ftello64@plt+0x946c>
   1a840:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a844:	sub	r0, r0, #1
   1a848:	mvn	r1, #0
   1a84c:	cmp	r1, r0
   1a850:	blt	1a910 <ftello64@plt+0x9450>
   1a854:	b	1a92c <ftello64@plt+0x946c>
   1a858:	ldr	r0, [fp, #8]
   1a85c:	movw	r1, #0
   1a860:	sdiv	r0, r1, r0
   1a864:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a868:	cmp	r0, r1
   1a86c:	blt	1a910 <ftello64@plt+0x9450>
   1a870:	b	1a92c <ftello64@plt+0x946c>
   1a874:	ldr	r0, [fp, #8]
   1a878:	cmp	r0, #0
   1a87c:	bne	1a884 <ftello64@plt+0x93c4>
   1a880:	b	1a92c <ftello64@plt+0x946c>
   1a884:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a888:	cmp	r0, #0
   1a88c:	bge	1a8f8 <ftello64@plt+0x9438>
   1a890:	b	1a894 <ftello64@plt+0x93d4>
   1a894:	b	1a8dc <ftello64@plt+0x941c>
   1a898:	b	1a8dc <ftello64@plt+0x941c>
   1a89c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a8a0:	cmn	r0, #1
   1a8a4:	bne	1a8dc <ftello64@plt+0x941c>
   1a8a8:	b	1a8ac <ftello64@plt+0x93ec>
   1a8ac:	ldr	r0, [fp, #8]
   1a8b0:	add	r0, r0, #0
   1a8b4:	movw	r1, #0
   1a8b8:	cmp	r1, r0
   1a8bc:	blt	1a910 <ftello64@plt+0x9450>
   1a8c0:	b	1a92c <ftello64@plt+0x946c>
   1a8c4:	ldr	r0, [fp, #8]
   1a8c8:	sub	r0, r0, #1
   1a8cc:	mvn	r1, #0
   1a8d0:	cmp	r1, r0
   1a8d4:	blt	1a910 <ftello64@plt+0x9450>
   1a8d8:	b	1a92c <ftello64@plt+0x946c>
   1a8dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a8e0:	movw	r1, #0
   1a8e4:	sdiv	r0, r1, r0
   1a8e8:	ldr	r1, [fp, #8]
   1a8ec:	cmp	r0, r1
   1a8f0:	blt	1a910 <ftello64@plt+0x9450>
   1a8f4:	b	1a92c <ftello64@plt+0x946c>
   1a8f8:	ldr	r0, [fp, #8]
   1a8fc:	movw	r1, #255	; 0xff
   1a900:	sdiv	r0, r1, r0
   1a904:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a908:	cmp	r0, r1
   1a90c:	bge	1a92c <ftello64@plt+0x946c>
   1a910:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a914:	ldr	r1, [fp, #8]
   1a918:	mul	r0, r0, r1
   1a91c:	and	r0, r0, #255	; 0xff
   1a920:	str	r0, [fp, #-28]	; 0xffffffe4
   1a924:	b	1b954 <ftello64@plt+0xa494>
   1a928:	andhi	r0, r0, r0
   1a92c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a930:	ldr	r1, [fp, #8]
   1a934:	mul	r0, r0, r1
   1a938:	and	r0, r0, #255	; 0xff
   1a93c:	str	r0, [fp, #-28]	; 0xffffffe4
   1a940:	b	1b958 <ftello64@plt+0xa498>
   1a944:	b	1ad1c <ftello64@plt+0x985c>
   1a948:	b	1a94c <ftello64@plt+0x948c>
   1a94c:	ldr	r0, [fp, #8]
   1a950:	cmp	r0, #0
   1a954:	bge	1aa68 <ftello64@plt+0x95a8>
   1a958:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a95c:	cmp	r0, #0
   1a960:	bge	1a9ec <ftello64@plt+0x952c>
   1a964:	b	1a968 <ftello64@plt+0x94a8>
   1a968:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a96c:	ldr	r1, [fp, #8]
   1a970:	movw	r2, #32767	; 0x7fff
   1a974:	sdiv	r1, r2, r1
   1a978:	cmp	r0, r1
   1a97c:	blt	1ab08 <ftello64@plt+0x9648>
   1a980:	b	1ab20 <ftello64@plt+0x9660>
   1a984:	b	1a988 <ftello64@plt+0x94c8>
   1a988:	ldr	r0, [pc, #4084]	; 1b984 <ftello64@plt+0xa4c4>
   1a98c:	ldr	r1, [fp, #8]
   1a990:	cmp	r1, r0
   1a994:	blt	1a9ac <ftello64@plt+0x94ec>
   1a998:	b	1a9b8 <ftello64@plt+0x94f8>
   1a99c:	ldr	r0, [fp, #8]
   1a9a0:	movw	r1, #0
   1a9a4:	cmp	r1, r0
   1a9a8:	bge	1a9b8 <ftello64@plt+0x94f8>
   1a9ac:	movw	r0, #0
   1a9b0:	str	r0, [sp, #156]	; 0x9c
   1a9b4:	b	1a9d0 <ftello64@plt+0x9510>
   1a9b8:	ldr	r0, [fp, #8]
   1a9bc:	movw	r1, #0
   1a9c0:	sub	r0, r1, r0
   1a9c4:	movw	r1, #32767	; 0x7fff
   1a9c8:	sdiv	r0, r1, r0
   1a9cc:	str	r0, [sp, #156]	; 0x9c
   1a9d0:	ldr	r0, [sp, #156]	; 0x9c
   1a9d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a9d8:	mvn	r2, #0
   1a9dc:	sub	r1, r2, r1
   1a9e0:	cmp	r0, r1
   1a9e4:	ble	1ab08 <ftello64@plt+0x9648>
   1a9e8:	b	1ab20 <ftello64@plt+0x9660>
   1a9ec:	b	1a9f0 <ftello64@plt+0x9530>
   1a9f0:	b	1aa4c <ftello64@plt+0x958c>
   1a9f4:	b	1aa4c <ftello64@plt+0x958c>
   1a9f8:	ldr	r0, [fp, #8]
   1a9fc:	cmn	r0, #1
   1aa00:	bne	1aa4c <ftello64@plt+0x958c>
   1aa04:	b	1aa08 <ftello64@plt+0x9548>
   1aa08:	ldr	r0, [pc, #3964]	; 1b98c <ftello64@plt+0xa4cc>
   1aa0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aa10:	add	r0, r1, r0
   1aa14:	movw	r1, #0
   1aa18:	cmp	r1, r0
   1aa1c:	blt	1ab08 <ftello64@plt+0x9648>
   1aa20:	b	1ab20 <ftello64@plt+0x9660>
   1aa24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aa28:	movw	r1, #0
   1aa2c:	cmp	r1, r0
   1aa30:	bge	1ab20 <ftello64@plt+0x9660>
   1aa34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aa38:	sub	r0, r0, #1
   1aa3c:	movw	r1, #32767	; 0x7fff
   1aa40:	cmp	r1, r0
   1aa44:	blt	1ab08 <ftello64@plt+0x9648>
   1aa48:	b	1ab20 <ftello64@plt+0x9660>
   1aa4c:	ldr	r0, [pc, #3896]	; 1b98c <ftello64@plt+0xa4cc>
   1aa50:	ldr	r1, [fp, #8]
   1aa54:	sdiv	r0, r0, r1
   1aa58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aa5c:	cmp	r0, r1
   1aa60:	blt	1ab08 <ftello64@plt+0x9648>
   1aa64:	b	1ab20 <ftello64@plt+0x9660>
   1aa68:	ldr	r0, [fp, #8]
   1aa6c:	cmp	r0, #0
   1aa70:	bne	1aa78 <ftello64@plt+0x95b8>
   1aa74:	b	1ab20 <ftello64@plt+0x9660>
   1aa78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aa7c:	cmp	r0, #0
   1aa80:	bge	1aaf0 <ftello64@plt+0x9630>
   1aa84:	b	1aa88 <ftello64@plt+0x95c8>
   1aa88:	b	1aad4 <ftello64@plt+0x9614>
   1aa8c:	b	1aad4 <ftello64@plt+0x9614>
   1aa90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aa94:	cmn	r0, #1
   1aa98:	bne	1aad4 <ftello64@plt+0x9614>
   1aa9c:	b	1aaa0 <ftello64@plt+0x95e0>
   1aaa0:	ldr	r0, [pc, #3812]	; 1b98c <ftello64@plt+0xa4cc>
   1aaa4:	ldr	r1, [fp, #8]
   1aaa8:	add	r0, r1, r0
   1aaac:	movw	r1, #0
   1aab0:	cmp	r1, r0
   1aab4:	blt	1ab08 <ftello64@plt+0x9648>
   1aab8:	b	1ab20 <ftello64@plt+0x9660>
   1aabc:	ldr	r0, [fp, #8]
   1aac0:	sub	r0, r0, #1
   1aac4:	movw	r1, #32767	; 0x7fff
   1aac8:	cmp	r1, r0
   1aacc:	blt	1ab08 <ftello64@plt+0x9648>
   1aad0:	b	1ab20 <ftello64@plt+0x9660>
   1aad4:	ldr	r0, [pc, #3760]	; 1b98c <ftello64@plt+0xa4cc>
   1aad8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aadc:	sdiv	r0, r0, r1
   1aae0:	ldr	r1, [fp, #8]
   1aae4:	cmp	r0, r1
   1aae8:	blt	1ab08 <ftello64@plt+0x9648>
   1aaec:	b	1ab20 <ftello64@plt+0x9660>
   1aaf0:	ldr	r0, [fp, #8]
   1aaf4:	movw	r1, #32767	; 0x7fff
   1aaf8:	sdiv	r0, r1, r0
   1aafc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ab00:	cmp	r0, r1
   1ab04:	bge	1ab20 <ftello64@plt+0x9660>
   1ab08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab0c:	ldr	r1, [fp, #8]
   1ab10:	mul	r0, r0, r1
   1ab14:	sxth	r0, r0
   1ab18:	str	r0, [fp, #-28]	; 0xffffffe4
   1ab1c:	b	1b954 <ftello64@plt+0xa494>
   1ab20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab24:	ldr	r1, [fp, #8]
   1ab28:	mul	r0, r0, r1
   1ab2c:	sxth	r0, r0
   1ab30:	str	r0, [fp, #-28]	; 0xffffffe4
   1ab34:	b	1b958 <ftello64@plt+0xa498>
   1ab38:	ldr	r0, [fp, #8]
   1ab3c:	cmp	r0, #0
   1ab40:	bge	1ac50 <ftello64@plt+0x9790>
   1ab44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab48:	cmp	r0, #0
   1ab4c:	bge	1abd8 <ftello64@plt+0x9718>
   1ab50:	b	1ab54 <ftello64@plt+0x9694>
   1ab54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab58:	ldr	r1, [fp, #8]
   1ab5c:	movw	r2, #65535	; 0xffff
   1ab60:	sdiv	r1, r2, r1
   1ab64:	cmp	r0, r1
   1ab68:	blt	1acec <ftello64@plt+0x982c>
   1ab6c:	b	1ad04 <ftello64@plt+0x9844>
   1ab70:	b	1ab74 <ftello64@plt+0x96b4>
   1ab74:	ldr	r0, [pc, #3592]	; 1b984 <ftello64@plt+0xa4c4>
   1ab78:	ldr	r1, [fp, #8]
   1ab7c:	cmp	r1, r0
   1ab80:	blt	1ab98 <ftello64@plt+0x96d8>
   1ab84:	b	1aba4 <ftello64@plt+0x96e4>
   1ab88:	ldr	r0, [fp, #8]
   1ab8c:	movw	r1, #0
   1ab90:	cmp	r1, r0
   1ab94:	bge	1aba4 <ftello64@plt+0x96e4>
   1ab98:	movw	r0, #0
   1ab9c:	str	r0, [sp, #152]	; 0x98
   1aba0:	b	1abbc <ftello64@plt+0x96fc>
   1aba4:	ldr	r0, [fp, #8]
   1aba8:	movw	r1, #0
   1abac:	sub	r0, r1, r0
   1abb0:	movw	r1, #65535	; 0xffff
   1abb4:	sdiv	r0, r1, r0
   1abb8:	str	r0, [sp, #152]	; 0x98
   1abbc:	ldr	r0, [sp, #152]	; 0x98
   1abc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1abc4:	mvn	r2, #0
   1abc8:	sub	r1, r2, r1
   1abcc:	cmp	r0, r1
   1abd0:	ble	1acec <ftello64@plt+0x982c>
   1abd4:	b	1ad04 <ftello64@plt+0x9844>
   1abd8:	b	1abdc <ftello64@plt+0x971c>
   1abdc:	b	1ac34 <ftello64@plt+0x9774>
   1abe0:	b	1ac34 <ftello64@plt+0x9774>
   1abe4:	ldr	r0, [fp, #8]
   1abe8:	cmn	r0, #1
   1abec:	bne	1ac34 <ftello64@plt+0x9774>
   1abf0:	b	1abf4 <ftello64@plt+0x9734>
   1abf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1abf8:	add	r0, r0, #0
   1abfc:	movw	r1, #0
   1ac00:	cmp	r1, r0
   1ac04:	blt	1acec <ftello64@plt+0x982c>
   1ac08:	b	1ad04 <ftello64@plt+0x9844>
   1ac0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ac10:	movw	r1, #0
   1ac14:	cmp	r1, r0
   1ac18:	bge	1ad04 <ftello64@plt+0x9844>
   1ac1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ac20:	sub	r0, r0, #1
   1ac24:	mvn	r1, #0
   1ac28:	cmp	r1, r0
   1ac2c:	blt	1acec <ftello64@plt+0x982c>
   1ac30:	b	1ad04 <ftello64@plt+0x9844>
   1ac34:	ldr	r0, [fp, #8]
   1ac38:	movw	r1, #0
   1ac3c:	sdiv	r0, r1, r0
   1ac40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ac44:	cmp	r0, r1
   1ac48:	blt	1acec <ftello64@plt+0x982c>
   1ac4c:	b	1ad04 <ftello64@plt+0x9844>
   1ac50:	ldr	r0, [fp, #8]
   1ac54:	cmp	r0, #0
   1ac58:	bne	1ac60 <ftello64@plt+0x97a0>
   1ac5c:	b	1ad04 <ftello64@plt+0x9844>
   1ac60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ac64:	cmp	r0, #0
   1ac68:	bge	1acd4 <ftello64@plt+0x9814>
   1ac6c:	b	1ac70 <ftello64@plt+0x97b0>
   1ac70:	b	1acb8 <ftello64@plt+0x97f8>
   1ac74:	b	1acb8 <ftello64@plt+0x97f8>
   1ac78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ac7c:	cmn	r0, #1
   1ac80:	bne	1acb8 <ftello64@plt+0x97f8>
   1ac84:	b	1ac88 <ftello64@plt+0x97c8>
   1ac88:	ldr	r0, [fp, #8]
   1ac8c:	add	r0, r0, #0
   1ac90:	movw	r1, #0
   1ac94:	cmp	r1, r0
   1ac98:	blt	1acec <ftello64@plt+0x982c>
   1ac9c:	b	1ad04 <ftello64@plt+0x9844>
   1aca0:	ldr	r0, [fp, #8]
   1aca4:	sub	r0, r0, #1
   1aca8:	mvn	r1, #0
   1acac:	cmp	r1, r0
   1acb0:	blt	1acec <ftello64@plt+0x982c>
   1acb4:	b	1ad04 <ftello64@plt+0x9844>
   1acb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1acbc:	movw	r1, #0
   1acc0:	sdiv	r0, r1, r0
   1acc4:	ldr	r1, [fp, #8]
   1acc8:	cmp	r0, r1
   1accc:	blt	1acec <ftello64@plt+0x982c>
   1acd0:	b	1ad04 <ftello64@plt+0x9844>
   1acd4:	ldr	r0, [fp, #8]
   1acd8:	movw	r1, #65535	; 0xffff
   1acdc:	sdiv	r0, r1, r0
   1ace0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ace4:	cmp	r0, r1
   1ace8:	bge	1ad04 <ftello64@plt+0x9844>
   1acec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1acf0:	ldr	r1, [fp, #8]
   1acf4:	mul	r0, r0, r1
   1acf8:	uxth	r0, r0
   1acfc:	str	r0, [fp, #-28]	; 0xffffffe4
   1ad00:	b	1b954 <ftello64@plt+0xa494>
   1ad04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ad08:	ldr	r1, [fp, #8]
   1ad0c:	mul	r0, r0, r1
   1ad10:	uxth	r0, r0
   1ad14:	str	r0, [fp, #-28]	; 0xffffffe4
   1ad18:	b	1b958 <ftello64@plt+0xa498>
   1ad1c:	b	1ad20 <ftello64@plt+0x9860>
   1ad20:	b	1ad24 <ftello64@plt+0x9864>
   1ad24:	ldr	r0, [fp, #8]
   1ad28:	cmp	r0, #0
   1ad2c:	bge	1ae30 <ftello64@plt+0x9970>
   1ad30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ad34:	cmp	r0, #0
   1ad38:	bge	1adc4 <ftello64@plt+0x9904>
   1ad3c:	b	1ad40 <ftello64@plt+0x9880>
   1ad40:	ldr	r0, [pc, #3128]	; 1b980 <ftello64@plt+0xa4c0>
   1ad44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ad48:	ldr	r2, [fp, #8]
   1ad4c:	sdiv	r0, r0, r2
   1ad50:	cmp	r1, r0
   1ad54:	blt	1aec0 <ftello64@plt+0x9a00>
   1ad58:	b	1aed4 <ftello64@plt+0x9a14>
   1ad5c:	b	1ad60 <ftello64@plt+0x98a0>
   1ad60:	ldr	r0, [pc, #3100]	; 1b984 <ftello64@plt+0xa4c4>
   1ad64:	ldr	r1, [fp, #8]
   1ad68:	cmp	r1, r0
   1ad6c:	blt	1ad84 <ftello64@plt+0x98c4>
   1ad70:	b	1ad90 <ftello64@plt+0x98d0>
   1ad74:	ldr	r0, [fp, #8]
   1ad78:	movw	r1, #0
   1ad7c:	cmp	r1, r0
   1ad80:	bge	1ad90 <ftello64@plt+0x98d0>
   1ad84:	movw	r0, #0
   1ad88:	str	r0, [sp, #148]	; 0x94
   1ad8c:	b	1ada8 <ftello64@plt+0x98e8>
   1ad90:	ldr	r0, [pc, #3048]	; 1b980 <ftello64@plt+0xa4c0>
   1ad94:	ldr	r1, [fp, #8]
   1ad98:	movw	r2, #0
   1ad9c:	sub	r1, r2, r1
   1ada0:	sdiv	r0, r0, r1
   1ada4:	str	r0, [sp, #148]	; 0x94
   1ada8:	ldr	r0, [sp, #148]	; 0x94
   1adac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1adb0:	mvn	r2, #0
   1adb4:	sub	r1, r2, r1
   1adb8:	cmp	r0, r1
   1adbc:	ble	1aec0 <ftello64@plt+0x9a00>
   1adc0:	b	1aed4 <ftello64@plt+0x9a14>
   1adc4:	ldr	r0, [fp, #8]
   1adc8:	cmn	r0, #1
   1adcc:	bne	1ae14 <ftello64@plt+0x9954>
   1add0:	b	1add4 <ftello64@plt+0x9914>
   1add4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1add8:	add	r0, r0, #-2147483648	; 0x80000000
   1addc:	movw	r1, #0
   1ade0:	cmp	r1, r0
   1ade4:	blt	1aec0 <ftello64@plt+0x9a00>
   1ade8:	b	1aed4 <ftello64@plt+0x9a14>
   1adec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1adf0:	movw	r1, #0
   1adf4:	cmp	r1, r0
   1adf8:	bge	1aed4 <ftello64@plt+0x9a14>
   1adfc:	ldr	r0, [pc, #2940]	; 1b980 <ftello64@plt+0xa4c0>
   1ae00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ae04:	sub	r1, r1, #1
   1ae08:	cmp	r0, r1
   1ae0c:	blt	1aec0 <ftello64@plt+0x9a00>
   1ae10:	b	1aed4 <ftello64@plt+0x9a14>
   1ae14:	ldr	r0, [pc, #2924]	; 1b988 <ftello64@plt+0xa4c8>
   1ae18:	ldr	r1, [fp, #8]
   1ae1c:	sdiv	r0, r0, r1
   1ae20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ae24:	cmp	r0, r1
   1ae28:	blt	1aec0 <ftello64@plt+0x9a00>
   1ae2c:	b	1aed4 <ftello64@plt+0x9a14>
   1ae30:	ldr	r0, [fp, #8]
   1ae34:	cmp	r0, #0
   1ae38:	bne	1ae40 <ftello64@plt+0x9980>
   1ae3c:	b	1aed4 <ftello64@plt+0x9a14>
   1ae40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ae44:	cmp	r0, #0
   1ae48:	bge	1aea8 <ftello64@plt+0x99e8>
   1ae4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ae50:	cmn	r0, #1
   1ae54:	bne	1ae8c <ftello64@plt+0x99cc>
   1ae58:	b	1ae5c <ftello64@plt+0x999c>
   1ae5c:	ldr	r0, [fp, #8]
   1ae60:	add	r0, r0, #-2147483648	; 0x80000000
   1ae64:	movw	r1, #0
   1ae68:	cmp	r1, r0
   1ae6c:	blt	1aec0 <ftello64@plt+0x9a00>
   1ae70:	b	1aed4 <ftello64@plt+0x9a14>
   1ae74:	ldr	r0, [pc, #2820]	; 1b980 <ftello64@plt+0xa4c0>
   1ae78:	ldr	r1, [fp, #8]
   1ae7c:	sub	r1, r1, #1
   1ae80:	cmp	r0, r1
   1ae84:	blt	1aec0 <ftello64@plt+0x9a00>
   1ae88:	b	1aed4 <ftello64@plt+0x9a14>
   1ae8c:	ldr	r0, [pc, #2804]	; 1b988 <ftello64@plt+0xa4c8>
   1ae90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ae94:	sdiv	r0, r0, r1
   1ae98:	ldr	r1, [fp, #8]
   1ae9c:	cmp	r0, r1
   1aea0:	blt	1aec0 <ftello64@plt+0x9a00>
   1aea4:	b	1aed4 <ftello64@plt+0x9a14>
   1aea8:	ldr	r0, [pc, #2768]	; 1b980 <ftello64@plt+0xa4c0>
   1aeac:	ldr	r1, [fp, #8]
   1aeb0:	sdiv	r0, r0, r1
   1aeb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aeb8:	cmp	r0, r1
   1aebc:	bge	1aed4 <ftello64@plt+0x9a14>
   1aec0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aec4:	ldr	r1, [fp, #8]
   1aec8:	mul	r0, r0, r1
   1aecc:	str	r0, [fp, #-28]	; 0xffffffe4
   1aed0:	b	1b954 <ftello64@plt+0xa494>
   1aed4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aed8:	ldr	r1, [fp, #8]
   1aedc:	mul	r0, r0, r1
   1aee0:	str	r0, [fp, #-28]	; 0xffffffe4
   1aee4:	b	1b958 <ftello64@plt+0xa498>
   1aee8:	ldr	r0, [fp, #8]
   1aeec:	cmp	r0, #0
   1aef0:	bge	1b000 <ftello64@plt+0x9b40>
   1aef4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1aef8:	cmp	r0, #0
   1aefc:	bge	1af88 <ftello64@plt+0x9ac8>
   1af00:	b	1af20 <ftello64@plt+0x9a60>
   1af04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1af08:	ldr	r1, [fp, #8]
   1af0c:	mvn	r2, #0
   1af10:	udiv	r1, r2, r1
   1af14:	cmp	r0, r1
   1af18:	bcc	1b09c <ftello64@plt+0x9bdc>
   1af1c:	b	1b0b0 <ftello64@plt+0x9bf0>
   1af20:	b	1af24 <ftello64@plt+0x9a64>
   1af24:	ldr	r0, [pc, #2648]	; 1b984 <ftello64@plt+0xa4c4>
   1af28:	ldr	r1, [fp, #8]
   1af2c:	cmp	r1, r0
   1af30:	blt	1af48 <ftello64@plt+0x9a88>
   1af34:	b	1af54 <ftello64@plt+0x9a94>
   1af38:	ldr	r0, [fp, #8]
   1af3c:	movw	r1, #0
   1af40:	cmp	r1, r0
   1af44:	bge	1af54 <ftello64@plt+0x9a94>
   1af48:	movw	r0, #1
   1af4c:	str	r0, [sp, #144]	; 0x90
   1af50:	b	1af6c <ftello64@plt+0x9aac>
   1af54:	ldr	r0, [fp, #8]
   1af58:	movw	r1, #0
   1af5c:	sub	r0, r1, r0
   1af60:	mvn	r1, #0
   1af64:	udiv	r0, r1, r0
   1af68:	str	r0, [sp, #144]	; 0x90
   1af6c:	ldr	r0, [sp, #144]	; 0x90
   1af70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1af74:	mvn	r2, #0
   1af78:	sub	r1, r2, r1
   1af7c:	cmp	r0, r1
   1af80:	bls	1b09c <ftello64@plt+0x9bdc>
   1af84:	b	1b0b0 <ftello64@plt+0x9bf0>
   1af88:	b	1af8c <ftello64@plt+0x9acc>
   1af8c:	b	1afe4 <ftello64@plt+0x9b24>
   1af90:	b	1afe4 <ftello64@plt+0x9b24>
   1af94:	ldr	r0, [fp, #8]
   1af98:	cmn	r0, #1
   1af9c:	bne	1afe4 <ftello64@plt+0x9b24>
   1afa0:	b	1afa4 <ftello64@plt+0x9ae4>
   1afa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1afa8:	add	r0, r0, #0
   1afac:	movw	r1, #0
   1afb0:	cmp	r1, r0
   1afb4:	blt	1b09c <ftello64@plt+0x9bdc>
   1afb8:	b	1b0b0 <ftello64@plt+0x9bf0>
   1afbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1afc0:	movw	r1, #0
   1afc4:	cmp	r1, r0
   1afc8:	bge	1b0b0 <ftello64@plt+0x9bf0>
   1afcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1afd0:	sub	r0, r0, #1
   1afd4:	mvn	r1, #0
   1afd8:	cmp	r1, r0
   1afdc:	blt	1b09c <ftello64@plt+0x9bdc>
   1afe0:	b	1b0b0 <ftello64@plt+0x9bf0>
   1afe4:	ldr	r0, [fp, #8]
   1afe8:	movw	r1, #0
   1afec:	sdiv	r0, r1, r0
   1aff0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aff4:	cmp	r0, r1
   1aff8:	blt	1b09c <ftello64@plt+0x9bdc>
   1affc:	b	1b0b0 <ftello64@plt+0x9bf0>
   1b000:	ldr	r0, [fp, #8]
   1b004:	cmp	r0, #0
   1b008:	bne	1b010 <ftello64@plt+0x9b50>
   1b00c:	b	1b0b0 <ftello64@plt+0x9bf0>
   1b010:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b014:	cmp	r0, #0
   1b018:	bge	1b084 <ftello64@plt+0x9bc4>
   1b01c:	b	1b020 <ftello64@plt+0x9b60>
   1b020:	b	1b068 <ftello64@plt+0x9ba8>
   1b024:	b	1b068 <ftello64@plt+0x9ba8>
   1b028:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b02c:	cmn	r0, #1
   1b030:	bne	1b068 <ftello64@plt+0x9ba8>
   1b034:	b	1b038 <ftello64@plt+0x9b78>
   1b038:	ldr	r0, [fp, #8]
   1b03c:	add	r0, r0, #0
   1b040:	movw	r1, #0
   1b044:	cmp	r1, r0
   1b048:	blt	1b09c <ftello64@plt+0x9bdc>
   1b04c:	b	1b0b0 <ftello64@plt+0x9bf0>
   1b050:	ldr	r0, [fp, #8]
   1b054:	sub	r0, r0, #1
   1b058:	mvn	r1, #0
   1b05c:	cmp	r1, r0
   1b060:	blt	1b09c <ftello64@plt+0x9bdc>
   1b064:	b	1b0b0 <ftello64@plt+0x9bf0>
   1b068:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b06c:	movw	r1, #0
   1b070:	sdiv	r0, r1, r0
   1b074:	ldr	r1, [fp, #8]
   1b078:	cmp	r0, r1
   1b07c:	blt	1b09c <ftello64@plt+0x9bdc>
   1b080:	b	1b0b0 <ftello64@plt+0x9bf0>
   1b084:	ldr	r0, [fp, #8]
   1b088:	mvn	r1, #0
   1b08c:	udiv	r0, r1, r0
   1b090:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b094:	cmp	r0, r1
   1b098:	bcs	1b0b0 <ftello64@plt+0x9bf0>
   1b09c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b0a0:	ldr	r1, [fp, #8]
   1b0a4:	mul	r0, r0, r1
   1b0a8:	str	r0, [fp, #-28]	; 0xffffffe4
   1b0ac:	b	1b954 <ftello64@plt+0xa494>
   1b0b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b0b4:	ldr	r1, [fp, #8]
   1b0b8:	mul	r0, r0, r1
   1b0bc:	str	r0, [fp, #-28]	; 0xffffffe4
   1b0c0:	b	1b958 <ftello64@plt+0xa498>
   1b0c4:	b	1b0c8 <ftello64@plt+0x9c08>
   1b0c8:	b	1b0cc <ftello64@plt+0x9c0c>
   1b0cc:	ldr	r0, [fp, #8]
   1b0d0:	cmp	r0, #0
   1b0d4:	bge	1b1d8 <ftello64@plt+0x9d18>
   1b0d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b0dc:	cmp	r0, #0
   1b0e0:	bge	1b16c <ftello64@plt+0x9cac>
   1b0e4:	b	1b0e8 <ftello64@plt+0x9c28>
   1b0e8:	ldr	r0, [pc, #2192]	; 1b980 <ftello64@plt+0xa4c0>
   1b0ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b0f0:	ldr	r2, [fp, #8]
   1b0f4:	sdiv	r0, r0, r2
   1b0f8:	cmp	r1, r0
   1b0fc:	blt	1b268 <ftello64@plt+0x9da8>
   1b100:	b	1b27c <ftello64@plt+0x9dbc>
   1b104:	b	1b108 <ftello64@plt+0x9c48>
   1b108:	ldr	r0, [pc, #2164]	; 1b984 <ftello64@plt+0xa4c4>
   1b10c:	ldr	r1, [fp, #8]
   1b110:	cmp	r1, r0
   1b114:	blt	1b12c <ftello64@plt+0x9c6c>
   1b118:	b	1b138 <ftello64@plt+0x9c78>
   1b11c:	ldr	r0, [fp, #8]
   1b120:	movw	r1, #0
   1b124:	cmp	r1, r0
   1b128:	bge	1b138 <ftello64@plt+0x9c78>
   1b12c:	movw	r0, #0
   1b130:	str	r0, [sp, #140]	; 0x8c
   1b134:	b	1b150 <ftello64@plt+0x9c90>
   1b138:	ldr	r0, [pc, #2112]	; 1b980 <ftello64@plt+0xa4c0>
   1b13c:	ldr	r1, [fp, #8]
   1b140:	movw	r2, #0
   1b144:	sub	r1, r2, r1
   1b148:	sdiv	r0, r0, r1
   1b14c:	str	r0, [sp, #140]	; 0x8c
   1b150:	ldr	r0, [sp, #140]	; 0x8c
   1b154:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b158:	mvn	r2, #0
   1b15c:	sub	r1, r2, r1
   1b160:	cmp	r0, r1
   1b164:	ble	1b268 <ftello64@plt+0x9da8>
   1b168:	b	1b27c <ftello64@plt+0x9dbc>
   1b16c:	ldr	r0, [fp, #8]
   1b170:	cmn	r0, #1
   1b174:	bne	1b1bc <ftello64@plt+0x9cfc>
   1b178:	b	1b17c <ftello64@plt+0x9cbc>
   1b17c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b180:	add	r0, r0, #-2147483648	; 0x80000000
   1b184:	movw	r1, #0
   1b188:	cmp	r1, r0
   1b18c:	blt	1b268 <ftello64@plt+0x9da8>
   1b190:	b	1b27c <ftello64@plt+0x9dbc>
   1b194:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b198:	movw	r1, #0
   1b19c:	cmp	r1, r0
   1b1a0:	bge	1b27c <ftello64@plt+0x9dbc>
   1b1a4:	ldr	r0, [pc, #2004]	; 1b980 <ftello64@plt+0xa4c0>
   1b1a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b1ac:	sub	r1, r1, #1
   1b1b0:	cmp	r0, r1
   1b1b4:	blt	1b268 <ftello64@plt+0x9da8>
   1b1b8:	b	1b27c <ftello64@plt+0x9dbc>
   1b1bc:	ldr	r0, [pc, #1988]	; 1b988 <ftello64@plt+0xa4c8>
   1b1c0:	ldr	r1, [fp, #8]
   1b1c4:	sdiv	r0, r0, r1
   1b1c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b1cc:	cmp	r0, r1
   1b1d0:	blt	1b268 <ftello64@plt+0x9da8>
   1b1d4:	b	1b27c <ftello64@plt+0x9dbc>
   1b1d8:	ldr	r0, [fp, #8]
   1b1dc:	cmp	r0, #0
   1b1e0:	bne	1b1e8 <ftello64@plt+0x9d28>
   1b1e4:	b	1b27c <ftello64@plt+0x9dbc>
   1b1e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b1ec:	cmp	r0, #0
   1b1f0:	bge	1b250 <ftello64@plt+0x9d90>
   1b1f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b1f8:	cmn	r0, #1
   1b1fc:	bne	1b234 <ftello64@plt+0x9d74>
   1b200:	b	1b204 <ftello64@plt+0x9d44>
   1b204:	ldr	r0, [fp, #8]
   1b208:	add	r0, r0, #-2147483648	; 0x80000000
   1b20c:	movw	r1, #0
   1b210:	cmp	r1, r0
   1b214:	blt	1b268 <ftello64@plt+0x9da8>
   1b218:	b	1b27c <ftello64@plt+0x9dbc>
   1b21c:	ldr	r0, [pc, #1884]	; 1b980 <ftello64@plt+0xa4c0>
   1b220:	ldr	r1, [fp, #8]
   1b224:	sub	r1, r1, #1
   1b228:	cmp	r0, r1
   1b22c:	blt	1b268 <ftello64@plt+0x9da8>
   1b230:	b	1b27c <ftello64@plt+0x9dbc>
   1b234:	ldr	r0, [pc, #1868]	; 1b988 <ftello64@plt+0xa4c8>
   1b238:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b23c:	sdiv	r0, r0, r1
   1b240:	ldr	r1, [fp, #8]
   1b244:	cmp	r0, r1
   1b248:	blt	1b268 <ftello64@plt+0x9da8>
   1b24c:	b	1b27c <ftello64@plt+0x9dbc>
   1b250:	ldr	r0, [pc, #1832]	; 1b980 <ftello64@plt+0xa4c0>
   1b254:	ldr	r1, [fp, #8]
   1b258:	sdiv	r0, r0, r1
   1b25c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b260:	cmp	r0, r1
   1b264:	bge	1b27c <ftello64@plt+0x9dbc>
   1b268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b26c:	ldr	r1, [fp, #8]
   1b270:	mul	r0, r0, r1
   1b274:	str	r0, [fp, #-28]	; 0xffffffe4
   1b278:	b	1b954 <ftello64@plt+0xa494>
   1b27c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b280:	ldr	r1, [fp, #8]
   1b284:	mul	r0, r0, r1
   1b288:	str	r0, [fp, #-28]	; 0xffffffe4
   1b28c:	b	1b958 <ftello64@plt+0xa498>
   1b290:	ldr	r0, [fp, #8]
   1b294:	cmp	r0, #0
   1b298:	bge	1b3a8 <ftello64@plt+0x9ee8>
   1b29c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b2a0:	cmp	r0, #0
   1b2a4:	bge	1b330 <ftello64@plt+0x9e70>
   1b2a8:	b	1b2c8 <ftello64@plt+0x9e08>
   1b2ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b2b0:	ldr	r1, [fp, #8]
   1b2b4:	mvn	r2, #0
   1b2b8:	udiv	r1, r2, r1
   1b2bc:	cmp	r0, r1
   1b2c0:	bcc	1b444 <ftello64@plt+0x9f84>
   1b2c4:	b	1b458 <ftello64@plt+0x9f98>
   1b2c8:	b	1b2cc <ftello64@plt+0x9e0c>
   1b2cc:	ldr	r0, [pc, #1712]	; 1b984 <ftello64@plt+0xa4c4>
   1b2d0:	ldr	r1, [fp, #8]
   1b2d4:	cmp	r1, r0
   1b2d8:	blt	1b2f0 <ftello64@plt+0x9e30>
   1b2dc:	b	1b2fc <ftello64@plt+0x9e3c>
   1b2e0:	ldr	r0, [fp, #8]
   1b2e4:	movw	r1, #0
   1b2e8:	cmp	r1, r0
   1b2ec:	bge	1b2fc <ftello64@plt+0x9e3c>
   1b2f0:	movw	r0, #1
   1b2f4:	str	r0, [sp, #136]	; 0x88
   1b2f8:	b	1b314 <ftello64@plt+0x9e54>
   1b2fc:	ldr	r0, [fp, #8]
   1b300:	movw	r1, #0
   1b304:	sub	r0, r1, r0
   1b308:	mvn	r1, #0
   1b30c:	udiv	r0, r1, r0
   1b310:	str	r0, [sp, #136]	; 0x88
   1b314:	ldr	r0, [sp, #136]	; 0x88
   1b318:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b31c:	mvn	r2, #0
   1b320:	sub	r1, r2, r1
   1b324:	cmp	r0, r1
   1b328:	bls	1b444 <ftello64@plt+0x9f84>
   1b32c:	b	1b458 <ftello64@plt+0x9f98>
   1b330:	b	1b334 <ftello64@plt+0x9e74>
   1b334:	b	1b38c <ftello64@plt+0x9ecc>
   1b338:	b	1b38c <ftello64@plt+0x9ecc>
   1b33c:	ldr	r0, [fp, #8]
   1b340:	cmn	r0, #1
   1b344:	bne	1b38c <ftello64@plt+0x9ecc>
   1b348:	b	1b34c <ftello64@plt+0x9e8c>
   1b34c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b350:	add	r0, r0, #0
   1b354:	movw	r1, #0
   1b358:	cmp	r1, r0
   1b35c:	blt	1b444 <ftello64@plt+0x9f84>
   1b360:	b	1b458 <ftello64@plt+0x9f98>
   1b364:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b368:	movw	r1, #0
   1b36c:	cmp	r1, r0
   1b370:	bge	1b458 <ftello64@plt+0x9f98>
   1b374:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b378:	sub	r0, r0, #1
   1b37c:	mvn	r1, #0
   1b380:	cmp	r1, r0
   1b384:	blt	1b444 <ftello64@plt+0x9f84>
   1b388:	b	1b458 <ftello64@plt+0x9f98>
   1b38c:	ldr	r0, [fp, #8]
   1b390:	movw	r1, #0
   1b394:	sdiv	r0, r1, r0
   1b398:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b39c:	cmp	r0, r1
   1b3a0:	blt	1b444 <ftello64@plt+0x9f84>
   1b3a4:	b	1b458 <ftello64@plt+0x9f98>
   1b3a8:	ldr	r0, [fp, #8]
   1b3ac:	cmp	r0, #0
   1b3b0:	bne	1b3b8 <ftello64@plt+0x9ef8>
   1b3b4:	b	1b458 <ftello64@plt+0x9f98>
   1b3b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b3bc:	cmp	r0, #0
   1b3c0:	bge	1b42c <ftello64@plt+0x9f6c>
   1b3c4:	b	1b3c8 <ftello64@plt+0x9f08>
   1b3c8:	b	1b410 <ftello64@plt+0x9f50>
   1b3cc:	b	1b410 <ftello64@plt+0x9f50>
   1b3d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b3d4:	cmn	r0, #1
   1b3d8:	bne	1b410 <ftello64@plt+0x9f50>
   1b3dc:	b	1b3e0 <ftello64@plt+0x9f20>
   1b3e0:	ldr	r0, [fp, #8]
   1b3e4:	add	r0, r0, #0
   1b3e8:	movw	r1, #0
   1b3ec:	cmp	r1, r0
   1b3f0:	blt	1b444 <ftello64@plt+0x9f84>
   1b3f4:	b	1b458 <ftello64@plt+0x9f98>
   1b3f8:	ldr	r0, [fp, #8]
   1b3fc:	sub	r0, r0, #1
   1b400:	mvn	r1, #0
   1b404:	cmp	r1, r0
   1b408:	blt	1b444 <ftello64@plt+0x9f84>
   1b40c:	b	1b458 <ftello64@plt+0x9f98>
   1b410:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b414:	movw	r1, #0
   1b418:	sdiv	r0, r1, r0
   1b41c:	ldr	r1, [fp, #8]
   1b420:	cmp	r0, r1
   1b424:	blt	1b444 <ftello64@plt+0x9f84>
   1b428:	b	1b458 <ftello64@plt+0x9f98>
   1b42c:	ldr	r0, [fp, #8]
   1b430:	mvn	r1, #0
   1b434:	udiv	r0, r1, r0
   1b438:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b43c:	cmp	r0, r1
   1b440:	bcs	1b458 <ftello64@plt+0x9f98>
   1b444:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b448:	ldr	r1, [fp, #8]
   1b44c:	mul	r0, r0, r1
   1b450:	str	r0, [fp, #-28]	; 0xffffffe4
   1b454:	b	1b954 <ftello64@plt+0xa494>
   1b458:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b45c:	ldr	r1, [fp, #8]
   1b460:	mul	r0, r0, r1
   1b464:	str	r0, [fp, #-28]	; 0xffffffe4
   1b468:	b	1b958 <ftello64@plt+0xa498>
   1b46c:	b	1b470 <ftello64@plt+0x9fb0>
   1b470:	ldr	r0, [fp, #8]
   1b474:	cmp	r0, #0
   1b478:	bge	1b600 <ftello64@plt+0xa140>
   1b47c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b480:	cmp	r0, #0
   1b484:	bge	1b56c <ftello64@plt+0xa0ac>
   1b488:	b	1b48c <ftello64@plt+0x9fcc>
   1b48c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b490:	ldr	r1, [fp, #8]
   1b494:	asr	r3, r1, #31
   1b498:	mvn	r2, #0
   1b49c:	mvn	ip, #-2147483648	; 0x80000000
   1b4a0:	str	r0, [sp, #132]	; 0x84
   1b4a4:	mov	r0, r2
   1b4a8:	str	r1, [sp, #128]	; 0x80
   1b4ac:	mov	r1, ip
   1b4b0:	ldr	r2, [sp, #128]	; 0x80
   1b4b4:	bl	2278c <ftello64@plt+0x112cc>
   1b4b8:	ldr	r2, [sp, #132]	; 0x84
   1b4bc:	subs	r0, r2, r0
   1b4c0:	rscs	r1, r1, r2, asr #31
   1b4c4:	str	r0, [sp, #124]	; 0x7c
   1b4c8:	str	r1, [sp, #120]	; 0x78
   1b4cc:	blt	1b6e0 <ftello64@plt+0xa220>
   1b4d0:	b	1b6f4 <ftello64@plt+0xa234>
   1b4d4:	b	1b4d8 <ftello64@plt+0xa018>
   1b4d8:	ldr	r0, [pc, #1188]	; 1b984 <ftello64@plt+0xa4c4>
   1b4dc:	ldr	r1, [fp, #8]
   1b4e0:	cmp	r1, r0
   1b4e4:	blt	1b4fc <ftello64@plt+0xa03c>
   1b4e8:	b	1b510 <ftello64@plt+0xa050>
   1b4ec:	ldr	r0, [fp, #8]
   1b4f0:	movw	r1, #0
   1b4f4:	cmp	r1, r0
   1b4f8:	bge	1b510 <ftello64@plt+0xa050>
   1b4fc:	mov	r0, #0
   1b500:	mvn	r1, #0
   1b504:	str	r1, [sp, #116]	; 0x74
   1b508:	str	r0, [sp, #112]	; 0x70
   1b50c:	b	1b544 <ftello64@plt+0xa084>
   1b510:	ldr	r0, [fp, #8]
   1b514:	rsb	r0, r0, #0
   1b518:	asr	r3, r0, #31
   1b51c:	mvn	r1, #0
   1b520:	mvn	r2, #-2147483648	; 0x80000000
   1b524:	str	r0, [sp, #108]	; 0x6c
   1b528:	mov	r0, r1
   1b52c:	mov	r1, r2
   1b530:	ldr	r2, [sp, #108]	; 0x6c
   1b534:	bl	2278c <ftello64@plt+0x112cc>
   1b538:	str	r0, [sp, #116]	; 0x74
   1b53c:	str	r1, [sp, #112]	; 0x70
   1b540:	b	1b544 <ftello64@plt+0xa084>
   1b544:	ldr	r0, [sp, #112]	; 0x70
   1b548:	ldr	r1, [sp, #116]	; 0x74
   1b54c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b550:	mvn	r2, r2
   1b554:	subs	r1, r2, r1
   1b558:	rscs	r0, r0, r2, asr #31
   1b55c:	str	r1, [sp, #104]	; 0x68
   1b560:	str	r0, [sp, #100]	; 0x64
   1b564:	bge	1b6e0 <ftello64@plt+0xa220>
   1b568:	b	1b6f4 <ftello64@plt+0xa234>
   1b56c:	ldr	r0, [fp, #8]
   1b570:	cmn	r0, #1
   1b574:	bne	1b5c0 <ftello64@plt+0xa100>
   1b578:	b	1b57c <ftello64@plt+0xa0bc>
   1b57c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b580:	mov	r1, #-2147483648	; 0x80000000
   1b584:	add	r1, r1, r0, asr #31
   1b588:	rsbs	r0, r0, #0
   1b58c:	rscs	r1, r1, #0
   1b590:	str	r0, [sp, #96]	; 0x60
   1b594:	str	r1, [sp, #92]	; 0x5c
   1b598:	blt	1b6e0 <ftello64@plt+0xa220>
   1b59c:	b	1b6f4 <ftello64@plt+0xa234>
   1b5a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b5a4:	movw	r1, #0
   1b5a8:	cmp	r1, r0
   1b5ac:	bge	1b6f4 <ftello64@plt+0xa234>
   1b5b0:	mov	r0, #0
   1b5b4:	cmp	r0, #0
   1b5b8:	bne	1b6e0 <ftello64@plt+0xa220>
   1b5bc:	b	1b6f4 <ftello64@plt+0xa234>
   1b5c0:	ldr	r0, [fp, #8]
   1b5c4:	asr	r3, r0, #31
   1b5c8:	mov	r1, #0
   1b5cc:	mov	r2, #-2147483648	; 0x80000000
   1b5d0:	str	r0, [sp, #88]	; 0x58
   1b5d4:	mov	r0, r1
   1b5d8:	mov	r1, r2
   1b5dc:	ldr	r2, [sp, #88]	; 0x58
   1b5e0:	bl	2278c <ftello64@plt+0x112cc>
   1b5e4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b5e8:	subs	r0, r0, r2
   1b5ec:	sbcs	r1, r1, r2, asr #31
   1b5f0:	str	r0, [sp, #84]	; 0x54
   1b5f4:	str	r1, [sp, #80]	; 0x50
   1b5f8:	blt	1b6e0 <ftello64@plt+0xa220>
   1b5fc:	b	1b6f4 <ftello64@plt+0xa234>
   1b600:	ldr	r0, [fp, #8]
   1b604:	cmp	r0, #0
   1b608:	bne	1b610 <ftello64@plt+0xa150>
   1b60c:	b	1b6f4 <ftello64@plt+0xa234>
   1b610:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b614:	cmp	r0, #0
   1b618:	bge	1b6a0 <ftello64@plt+0xa1e0>
   1b61c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b620:	cmn	r0, #1
   1b624:	bne	1b660 <ftello64@plt+0xa1a0>
   1b628:	b	1b62c <ftello64@plt+0xa16c>
   1b62c:	ldr	r0, [fp, #8]
   1b630:	mov	r1, #-2147483648	; 0x80000000
   1b634:	add	r1, r1, r0, asr #31
   1b638:	rsbs	r0, r0, #0
   1b63c:	rscs	r1, r1, #0
   1b640:	str	r0, [sp, #76]	; 0x4c
   1b644:	str	r1, [sp, #72]	; 0x48
   1b648:	blt	1b6e0 <ftello64@plt+0xa220>
   1b64c:	b	1b6f4 <ftello64@plt+0xa234>
   1b650:	mov	r0, #0
   1b654:	cmp	r0, #0
   1b658:	bne	1b6e0 <ftello64@plt+0xa220>
   1b65c:	b	1b6f4 <ftello64@plt+0xa234>
   1b660:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b664:	asr	r3, r0, #31
   1b668:	mov	r1, #0
   1b66c:	mov	r2, #-2147483648	; 0x80000000
   1b670:	str	r0, [sp, #68]	; 0x44
   1b674:	mov	r0, r1
   1b678:	mov	r1, r2
   1b67c:	ldr	r2, [sp, #68]	; 0x44
   1b680:	bl	2278c <ftello64@plt+0x112cc>
   1b684:	ldr	r2, [fp, #8]
   1b688:	subs	r0, r0, r2
   1b68c:	sbcs	r1, r1, r2, asr #31
   1b690:	str	r0, [sp, #64]	; 0x40
   1b694:	str	r1, [sp, #60]	; 0x3c
   1b698:	blt	1b6e0 <ftello64@plt+0xa220>
   1b69c:	b	1b6f4 <ftello64@plt+0xa234>
   1b6a0:	ldr	r0, [fp, #8]
   1b6a4:	asr	r3, r0, #31
   1b6a8:	mvn	r1, #0
   1b6ac:	mvn	r2, #-2147483648	; 0x80000000
   1b6b0:	str	r0, [sp, #56]	; 0x38
   1b6b4:	mov	r0, r1
   1b6b8:	mov	r1, r2
   1b6bc:	ldr	r2, [sp, #56]	; 0x38
   1b6c0:	bl	2278c <ftello64@plt+0x112cc>
   1b6c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b6c8:	subs	r0, r0, r2
   1b6cc:	sbcs	r1, r1, r2, asr #31
   1b6d0:	str	r0, [sp, #52]	; 0x34
   1b6d4:	str	r1, [sp, #48]	; 0x30
   1b6d8:	bge	1b6f4 <ftello64@plt+0xa234>
   1b6dc:	b	1b6e0 <ftello64@plt+0xa220>
   1b6e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b6e4:	ldr	r1, [fp, #8]
   1b6e8:	mul	r0, r0, r1
   1b6ec:	str	r0, [fp, #-28]	; 0xffffffe4
   1b6f0:	b	1b954 <ftello64@plt+0xa494>
   1b6f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b6f8:	ldr	r1, [fp, #8]
   1b6fc:	mul	r0, r0, r1
   1b700:	str	r0, [fp, #-28]	; 0xffffffe4
   1b704:	b	1b958 <ftello64@plt+0xa498>
   1b708:	ldr	r0, [fp, #8]
   1b70c:	cmp	r0, #0
   1b710:	bge	1b870 <ftello64@plt+0xa3b0>
   1b714:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b718:	cmp	r0, #0
   1b71c:	bge	1b7f8 <ftello64@plt+0xa338>
   1b720:	b	1b768 <ftello64@plt+0xa2a8>
   1b724:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b728:	ldr	r1, [fp, #8]
   1b72c:	asr	r3, r1, #31
   1b730:	mvn	r2, #0
   1b734:	str	r0, [sp, #44]	; 0x2c
   1b738:	mov	r0, r2
   1b73c:	str	r1, [sp, #40]	; 0x28
   1b740:	mov	r1, r2
   1b744:	ldr	r2, [sp, #40]	; 0x28
   1b748:	bl	22860 <ftello64@plt+0x113a0>
   1b74c:	ldr	r2, [sp, #44]	; 0x2c
   1b750:	subs	r0, r2, r0
   1b754:	rscs	r1, r1, r2, asr #31
   1b758:	str	r0, [sp, #36]	; 0x24
   1b75c:	str	r1, [sp, #32]
   1b760:	bcc	1b92c <ftello64@plt+0xa46c>
   1b764:	b	1b940 <ftello64@plt+0xa480>
   1b768:	b	1b76c <ftello64@plt+0xa2ac>
   1b76c:	ldr	r0, [pc, #528]	; 1b984 <ftello64@plt+0xa4c4>
   1b770:	ldr	r1, [fp, #8]
   1b774:	cmp	r1, r0
   1b778:	blt	1b790 <ftello64@plt+0xa2d0>
   1b77c:	b	1b7a4 <ftello64@plt+0xa2e4>
   1b780:	ldr	r0, [fp, #8]
   1b784:	movw	r1, #0
   1b788:	cmp	r1, r0
   1b78c:	bge	1b7a4 <ftello64@plt+0xa2e4>
   1b790:	mov	r0, #1
   1b794:	mvn	r1, #0
   1b798:	str	r1, [sp, #28]
   1b79c:	str	r0, [sp, #24]
   1b7a0:	b	1b7d0 <ftello64@plt+0xa310>
   1b7a4:	ldr	r0, [fp, #8]
   1b7a8:	rsb	r0, r0, #0
   1b7ac:	asr	r3, r0, #31
   1b7b0:	mvn	r1, #0
   1b7b4:	str	r0, [sp, #20]
   1b7b8:	mov	r0, r1
   1b7bc:	ldr	r2, [sp, #20]
   1b7c0:	bl	22860 <ftello64@plt+0x113a0>
   1b7c4:	str	r0, [sp, #28]
   1b7c8:	str	r1, [sp, #24]
   1b7cc:	b	1b7d0 <ftello64@plt+0xa310>
   1b7d0:	ldr	r0, [sp, #24]
   1b7d4:	ldr	r1, [sp, #28]
   1b7d8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b7dc:	mvn	r2, r2
   1b7e0:	subs	r1, r2, r1
   1b7e4:	rscs	r0, r0, r2, asr #31
   1b7e8:	str	r1, [sp, #16]
   1b7ec:	str	r0, [sp, #12]
   1b7f0:	bcs	1b92c <ftello64@plt+0xa46c>
   1b7f4:	b	1b940 <ftello64@plt+0xa480>
   1b7f8:	b	1b7fc <ftello64@plt+0xa33c>
   1b7fc:	b	1b854 <ftello64@plt+0xa394>
   1b800:	b	1b854 <ftello64@plt+0xa394>
   1b804:	ldr	r0, [fp, #8]
   1b808:	cmn	r0, #1
   1b80c:	bne	1b854 <ftello64@plt+0xa394>
   1b810:	b	1b814 <ftello64@plt+0xa354>
   1b814:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b818:	add	r0, r0, #0
   1b81c:	movw	r1, #0
   1b820:	cmp	r1, r0
   1b824:	blt	1b92c <ftello64@plt+0xa46c>
   1b828:	b	1b940 <ftello64@plt+0xa480>
   1b82c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b830:	movw	r1, #0
   1b834:	cmp	r1, r0
   1b838:	bge	1b940 <ftello64@plt+0xa480>
   1b83c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b840:	sub	r0, r0, #1
   1b844:	mvn	r1, #0
   1b848:	cmp	r1, r0
   1b84c:	blt	1b92c <ftello64@plt+0xa46c>
   1b850:	b	1b940 <ftello64@plt+0xa480>
   1b854:	ldr	r0, [fp, #8]
   1b858:	movw	r1, #0
   1b85c:	sdiv	r0, r1, r0
   1b860:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b864:	cmp	r0, r1
   1b868:	blt	1b92c <ftello64@plt+0xa46c>
   1b86c:	b	1b940 <ftello64@plt+0xa480>
   1b870:	ldr	r0, [fp, #8]
   1b874:	cmp	r0, #0
   1b878:	bne	1b880 <ftello64@plt+0xa3c0>
   1b87c:	b	1b940 <ftello64@plt+0xa480>
   1b880:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b884:	cmp	r0, #0
   1b888:	bge	1b8f4 <ftello64@plt+0xa434>
   1b88c:	b	1b890 <ftello64@plt+0xa3d0>
   1b890:	b	1b8d8 <ftello64@plt+0xa418>
   1b894:	b	1b8d8 <ftello64@plt+0xa418>
   1b898:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b89c:	cmn	r0, #1
   1b8a0:	bne	1b8d8 <ftello64@plt+0xa418>
   1b8a4:	b	1b8a8 <ftello64@plt+0xa3e8>
   1b8a8:	ldr	r0, [fp, #8]
   1b8ac:	add	r0, r0, #0
   1b8b0:	movw	r1, #0
   1b8b4:	cmp	r1, r0
   1b8b8:	blt	1b92c <ftello64@plt+0xa46c>
   1b8bc:	b	1b940 <ftello64@plt+0xa480>
   1b8c0:	ldr	r0, [fp, #8]
   1b8c4:	sub	r0, r0, #1
   1b8c8:	mvn	r1, #0
   1b8cc:	cmp	r1, r0
   1b8d0:	blt	1b92c <ftello64@plt+0xa46c>
   1b8d4:	b	1b940 <ftello64@plt+0xa480>
   1b8d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b8dc:	movw	r1, #0
   1b8e0:	sdiv	r0, r1, r0
   1b8e4:	ldr	r1, [fp, #8]
   1b8e8:	cmp	r0, r1
   1b8ec:	blt	1b92c <ftello64@plt+0xa46c>
   1b8f0:	b	1b940 <ftello64@plt+0xa480>
   1b8f4:	ldr	r0, [fp, #8]
   1b8f8:	asr	r3, r0, #31
   1b8fc:	mvn	r1, #0
   1b900:	str	r0, [sp, #8]
   1b904:	mov	r0, r1
   1b908:	ldr	r2, [sp, #8]
   1b90c:	bl	22860 <ftello64@plt+0x113a0>
   1b910:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b914:	subs	r0, r0, r2
   1b918:	sbcs	r1, r1, r2, asr #31
   1b91c:	str	r0, [sp, #4]
   1b920:	str	r1, [sp]
   1b924:	bcs	1b940 <ftello64@plt+0xa480>
   1b928:	b	1b92c <ftello64@plt+0xa46c>
   1b92c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b930:	ldr	r1, [fp, #8]
   1b934:	mul	r0, r0, r1
   1b938:	str	r0, [fp, #-28]	; 0xffffffe4
   1b93c:	b	1b954 <ftello64@plt+0xa494>
   1b940:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b944:	ldr	r1, [fp, #8]
   1b948:	mul	r0, r0, r1
   1b94c:	str	r0, [fp, #-28]	; 0xffffffe4
   1b950:	b	1b958 <ftello64@plt+0xa498>
   1b954:	bl	1bb30 <ftello64@plt+0xa670>
   1b958:	ldr	r0, [fp, #-4]
   1b95c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b960:	bl	18dec <ftello64@plt+0x792c>
   1b964:	str	r0, [fp, #-4]
   1b968:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b96c:	ldr	r1, [fp, #-8]
   1b970:	str	r0, [r1]
   1b974:	ldr	r0, [fp, #-4]
   1b978:	mov	sp, fp
   1b97c:	pop	{fp, pc}
   1b980:	svcvc	0x00ffffff
   1b984:	andhi	r0, r0, r1
   1b988:	andhi	r0, r0, r0
   1b98c:			; <UNDEFINED> instruction: 0xffff8000
   1b990:	push	{fp, lr}
   1b994:	mov	fp, sp
   1b998:	sub	sp, sp, #8
   1b99c:	str	r0, [sp, #4]
   1b9a0:	ldr	r0, [sp, #4]
   1b9a4:	movw	r1, #1
   1b9a8:	bl	1b9b4 <ftello64@plt+0xa4f4>
   1b9ac:	mov	sp, fp
   1b9b0:	pop	{fp, pc}
   1b9b4:	push	{fp, lr}
   1b9b8:	mov	fp, sp
   1b9bc:	sub	sp, sp, #8
   1b9c0:	str	r0, [sp, #4]
   1b9c4:	str	r1, [sp]
   1b9c8:	ldr	r0, [sp, #4]
   1b9cc:	ldr	r1, [sp]
   1b9d0:	bl	1e010 <ftello64@plt+0xcb50>
   1b9d4:	bl	18d78 <ftello64@plt+0x78b8>
   1b9d8:	mov	sp, fp
   1b9dc:	pop	{fp, pc}
   1b9e0:	push	{fp, lr}
   1b9e4:	mov	fp, sp
   1b9e8:	sub	sp, sp, #8
   1b9ec:	str	r0, [sp, #4]
   1b9f0:	ldr	r0, [sp, #4]
   1b9f4:	movw	r1, #1
   1b9f8:	bl	1ba04 <ftello64@plt+0xa544>
   1b9fc:	mov	sp, fp
   1ba00:	pop	{fp, pc}
   1ba04:	push	{fp, lr}
   1ba08:	mov	fp, sp
   1ba0c:	sub	sp, sp, #8
   1ba10:	str	r0, [sp, #4]
   1ba14:	str	r1, [sp]
   1ba18:	ldr	r0, [sp, #4]
   1ba1c:	ldr	r1, [sp]
   1ba20:	bl	202c0 <ftello64@plt+0xee00>
   1ba24:	bl	18d78 <ftello64@plt+0x78b8>
   1ba28:	mov	sp, fp
   1ba2c:	pop	{fp, pc}
   1ba30:	push	{fp, lr}
   1ba34:	mov	fp, sp
   1ba38:	sub	sp, sp, #16
   1ba3c:	str	r0, [fp, #-4]
   1ba40:	str	r1, [sp, #8]
   1ba44:	ldr	r0, [sp, #8]
   1ba48:	bl	18d54 <ftello64@plt+0x7894>
   1ba4c:	ldr	r1, [fp, #-4]
   1ba50:	ldr	r2, [sp, #8]
   1ba54:	str	r0, [sp, #4]
   1ba58:	bl	1122c <memcpy@plt>
   1ba5c:	ldr	r0, [sp, #4]
   1ba60:	mov	sp, fp
   1ba64:	pop	{fp, pc}
   1ba68:	push	{fp, lr}
   1ba6c:	mov	fp, sp
   1ba70:	sub	sp, sp, #16
   1ba74:	str	r0, [fp, #-4]
   1ba78:	str	r1, [sp, #8]
   1ba7c:	ldr	r0, [sp, #8]
   1ba80:	bl	18da8 <ftello64@plt+0x78e8>
   1ba84:	ldr	r1, [fp, #-4]
   1ba88:	ldr	r2, [sp, #8]
   1ba8c:	str	r0, [sp, #4]
   1ba90:	bl	1122c <memcpy@plt>
   1ba94:	ldr	r0, [sp, #4]
   1ba98:	mov	sp, fp
   1ba9c:	pop	{fp, pc}
   1baa0:	push	{fp, lr}
   1baa4:	mov	fp, sp
   1baa8:	sub	sp, sp, #16
   1baac:	str	r0, [fp, #-4]
   1bab0:	str	r1, [sp, #8]
   1bab4:	ldr	r0, [sp, #8]
   1bab8:	add	r0, r0, #1
   1babc:	bl	18da8 <ftello64@plt+0x78e8>
   1bac0:	str	r0, [sp, #4]
   1bac4:	ldr	r0, [sp, #4]
   1bac8:	ldr	r1, [sp, #8]
   1bacc:	add	r0, r0, r1
   1bad0:	movw	r1, #0
   1bad4:	strb	r1, [r0]
   1bad8:	ldr	r0, [sp, #4]
   1badc:	ldr	r1, [fp, #-4]
   1bae0:	ldr	r2, [sp, #8]
   1bae4:	str	r0, [sp]
   1bae8:	bl	1122c <memcpy@plt>
   1baec:	ldr	r0, [sp]
   1baf0:	mov	sp, fp
   1baf4:	pop	{fp, pc}
   1baf8:	push	{fp, lr}
   1bafc:	mov	fp, sp
   1bb00:	sub	sp, sp, #8
   1bb04:	str	r0, [sp, #4]
   1bb08:	ldr	r0, [sp, #4]
   1bb0c:	ldr	r1, [sp, #4]
   1bb10:	str	r0, [sp]
   1bb14:	mov	r0, r1
   1bb18:	bl	11388 <strlen@plt>
   1bb1c:	add	r1, r0, #1
   1bb20:	ldr	r0, [sp]
   1bb24:	bl	1ba30 <ftello64@plt+0xa570>
   1bb28:	mov	sp, fp
   1bb2c:	pop	{fp, pc}
   1bb30:	push	{fp, lr}
   1bb34:	mov	fp, sp
   1bb38:	sub	sp, sp, #8
   1bb3c:	movw	r0, #16680	; 0x4128
   1bb40:	movt	r0, #3
   1bb44:	ldr	r0, [r0]
   1bb48:	movw	r1, #13785	; 0x35d9
   1bb4c:	movt	r1, #2
   1bb50:	str	r0, [sp, #4]
   1bb54:	mov	r0, r1
   1bb58:	bl	1137c <gettext@plt>
   1bb5c:	ldr	r1, [sp, #4]
   1bb60:	str	r0, [sp]
   1bb64:	mov	r0, r1
   1bb68:	movw	r1, #0
   1bb6c:	movw	r2, #11698	; 0x2db2
   1bb70:	movt	r2, #2
   1bb74:	ldr	r3, [sp]
   1bb78:	bl	11304 <error@plt>
   1bb7c:	bl	11490 <abort@plt>
   1bb80:	push	{r4, r5, r6, sl, fp, lr}
   1bb84:	add	fp, sp, #16
   1bb88:	sub	sp, sp, #112	; 0x70
   1bb8c:	ldr	ip, [fp, #12]
   1bb90:	ldr	lr, [fp, #8]
   1bb94:	ldr	r4, [fp, #24]
   1bb98:	ldr	r5, [fp, #20]
   1bb9c:	ldr	r6, [fp, #16]
   1bba0:	str	r0, [fp, #-20]	; 0xffffffec
   1bba4:	str	r1, [fp, #-24]	; 0xffffffe8
   1bba8:	str	r3, [fp, #-28]	; 0xffffffe4
   1bbac:	str	r2, [fp, #-32]	; 0xffffffe0
   1bbb0:	str	ip, [fp, #-36]	; 0xffffffdc
   1bbb4:	str	lr, [fp, #-40]	; 0xffffffd8
   1bbb8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bbbc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bbc0:	ldr	r1, [fp, #16]
   1bbc4:	movw	r3, #0
   1bbc8:	str	r1, [fp, #-60]	; 0xffffffc4
   1bbcc:	mov	r1, r3
   1bbd0:	sub	r3, fp, #56	; 0x38
   1bbd4:	ldr	ip, [fp, #-60]	; 0xffffffc4
   1bbd8:	str	ip, [sp]
   1bbdc:	str	r5, [sp, #64]	; 0x40
   1bbe0:	str	r4, [sp, #60]	; 0x3c
   1bbe4:	str	r6, [sp, #56]	; 0x38
   1bbe8:	bl	1be10 <ftello64@plt+0xa950>
   1bbec:	str	r0, [fp, #-44]	; 0xffffffd4
   1bbf0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bbf4:	cmp	r0, #0
   1bbf8:	bne	1bc98 <ftello64@plt+0xa7d8>
   1bbfc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1bc00:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1bc04:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bc08:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bc0c:	subs	r0, r0, r2
   1bc10:	sbcs	r1, r1, r3
   1bc14:	str	r0, [sp, #52]	; 0x34
   1bc18:	str	r1, [sp, #48]	; 0x30
   1bc1c:	bcc	1bc4c <ftello64@plt+0xa78c>
   1bc20:	b	1bc24 <ftello64@plt+0xa764>
   1bc24:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1bc28:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1bc2c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1bc30:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bc34:	subs	r0, r0, r2
   1bc38:	sbcs	r1, r1, r3
   1bc3c:	str	r0, [sp, #44]	; 0x2c
   1bc40:	str	r1, [sp, #40]	; 0x28
   1bc44:	bcs	1bc94 <ftello64@plt+0xa7d4>
   1bc48:	b	1bc4c <ftello64@plt+0xa78c>
   1bc4c:	mov	r0, #1
   1bc50:	str	r0, [fp, #-44]	; 0xffffffd4
   1bc54:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1bc58:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1bc5c:	subs	r0, r0, #1073741824	; 0x40000000
   1bc60:	sbcs	r1, r1, #0
   1bc64:	str	r0, [sp, #36]	; 0x24
   1bc68:	str	r1, [sp, #32]
   1bc6c:	bcc	1bc84 <ftello64@plt+0xa7c4>
   1bc70:	b	1bc74 <ftello64@plt+0xa7b4>
   1bc74:	bl	113ac <__errno_location@plt>
   1bc78:	movw	lr, #75	; 0x4b
   1bc7c:	str	lr, [r0]
   1bc80:	b	1bc90 <ftello64@plt+0xa7d0>
   1bc84:	bl	113ac <__errno_location@plt>
   1bc88:	movw	lr, #34	; 0x22
   1bc8c:	str	lr, [r0]
   1bc90:	b	1bc94 <ftello64@plt+0xa7d4>
   1bc94:	b	1bcd4 <ftello64@plt+0xa814>
   1bc98:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bc9c:	cmp	r0, #1
   1bca0:	bne	1bcb4 <ftello64@plt+0xa7f4>
   1bca4:	bl	113ac <__errno_location@plt>
   1bca8:	movw	lr, #75	; 0x4b
   1bcac:	str	lr, [r0]
   1bcb0:	b	1bcd0 <ftello64@plt+0xa810>
   1bcb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bcb8:	cmp	r0, #3
   1bcbc:	bne	1bccc <ftello64@plt+0xa80c>
   1bcc0:	bl	113ac <__errno_location@plt>
   1bcc4:	movw	lr, #0
   1bcc8:	str	lr, [r0]
   1bccc:	b	1bcd0 <ftello64@plt+0xa810>
   1bcd0:	b	1bcd4 <ftello64@plt+0xa814>
   1bcd4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bcd8:	cmp	r0, #0
   1bcdc:	beq	1bd78 <ftello64@plt+0xa8b8>
   1bce0:	ldr	r0, [fp, #24]
   1bce4:	cmp	r0, #0
   1bce8:	beq	1bcf8 <ftello64@plt+0xa838>
   1bcec:	ldr	r0, [fp, #24]
   1bcf0:	str	r0, [sp, #28]
   1bcf4:	b	1bd04 <ftello64@plt+0xa844>
   1bcf8:	movw	r0, #1
   1bcfc:	str	r0, [sp, #28]
   1bd00:	b	1bd04 <ftello64@plt+0xa844>
   1bd04:	ldr	r0, [sp, #28]
   1bd08:	str	r0, [sp, #24]
   1bd0c:	bl	113ac <__errno_location@plt>
   1bd10:	ldr	r0, [r0]
   1bd14:	cmp	r0, #22
   1bd18:	bne	1bd28 <ftello64@plt+0xa868>
   1bd1c:	movw	r0, #0
   1bd20:	str	r0, [sp, #20]
   1bd24:	b	1bd34 <ftello64@plt+0xa874>
   1bd28:	bl	113ac <__errno_location@plt>
   1bd2c:	ldr	r0, [r0]
   1bd30:	str	r0, [sp, #20]
   1bd34:	ldr	r0, [sp, #20]
   1bd38:	ldr	r3, [fp, #20]
   1bd3c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bd40:	str	r0, [sp, #16]
   1bd44:	mov	r0, r1
   1bd48:	str	r3, [sp, #12]
   1bd4c:	bl	160bc <ftello64@plt+0x4bfc>
   1bd50:	ldr	r1, [sp, #24]
   1bd54:	str	r0, [sp, #8]
   1bd58:	mov	r0, r1
   1bd5c:	ldr	r1, [sp, #16]
   1bd60:	movw	r2, #11694	; 0x2dae
   1bd64:	movt	r2, #2
   1bd68:	ldr	r3, [sp, #12]
   1bd6c:	ldr	lr, [sp, #8]
   1bd70:	str	lr, [sp]
   1bd74:	bl	11304 <error@plt>
   1bd78:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1bd7c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1bd80:	sub	sp, fp, #16
   1bd84:	pop	{r4, r5, r6, sl, fp, pc}
   1bd88:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1bd8c:	add	fp, sp, #24
   1bd90:	sub	sp, sp, #56	; 0x38
   1bd94:	ldr	r1, [fp, #12]
   1bd98:	ldr	ip, [fp, #8]
   1bd9c:	ldr	lr, [fp, #24]
   1bda0:	ldr	r4, [fp, #20]
   1bda4:	ldr	r5, [fp, #16]
   1bda8:	str	r0, [fp, #-28]	; 0xffffffe4
   1bdac:	str	r3, [sp, #44]	; 0x2c
   1bdb0:	str	r2, [sp, #40]	; 0x28
   1bdb4:	str	r1, [sp, #36]	; 0x24
   1bdb8:	str	ip, [sp, #32]
   1bdbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bdc0:	ldr	r2, [sp, #40]	; 0x28
   1bdc4:	ldr	r3, [sp, #44]	; 0x2c
   1bdc8:	ldr	r1, [sp, #32]
   1bdcc:	ldr	ip, [sp, #36]	; 0x24
   1bdd0:	ldr	r6, [fp, #16]
   1bdd4:	ldr	r7, [fp, #20]
   1bdd8:	ldr	r8, [fp, #24]
   1bddc:	mov	r9, sp
   1bde0:	str	r8, [r9, #16]
   1bde4:	str	r7, [r9, #12]
   1bde8:	str	r6, [r9, #8]
   1bdec:	str	ip, [r9, #4]
   1bdf0:	str	r1, [r9]
   1bdf4:	mov	r1, #10
   1bdf8:	str	lr, [sp, #28]
   1bdfc:	str	r4, [sp, #24]
   1be00:	str	r5, [sp, #20]
   1be04:	bl	1bb80 <ftello64@plt+0xa6c0>
   1be08:	sub	sp, fp, #24
   1be0c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1be10:	push	{fp, lr}
   1be14:	mov	fp, sp
   1be18:	sub	sp, sp, #88	; 0x58
   1be1c:	ldr	ip, [fp, #8]
   1be20:	str	r0, [fp, #-8]
   1be24:	str	r1, [fp, #-12]
   1be28:	str	r2, [fp, #-16]
   1be2c:	str	r3, [fp, #-20]	; 0xffffffec
   1be30:	movw	r0, #0
   1be34:	str	r0, [sp, #44]	; 0x2c
   1be38:	ldr	r1, [fp, #-16]
   1be3c:	cmp	r0, r1
   1be40:	str	ip, [sp, #20]
   1be44:	bgt	1be58 <ftello64@plt+0xa998>
   1be48:	ldr	r0, [fp, #-16]
   1be4c:	cmp	r0, #36	; 0x24
   1be50:	bgt	1be58 <ftello64@plt+0xa998>
   1be54:	b	1be78 <ftello64@plt+0xa9b8>
   1be58:	movw	r0, #13802	; 0x35ea
   1be5c:	movt	r0, #2
   1be60:	movw	r1, #13840	; 0x3610
   1be64:	movt	r1, #2
   1be68:	movw	r2, #85	; 0x55
   1be6c:	movw	r3, #13856	; 0x3620
   1be70:	movt	r3, #2
   1be74:	bl	114b4 <__assert_fail@plt>
   1be78:	ldr	r0, [fp, #-12]
   1be7c:	movw	r1, #0
   1be80:	cmp	r0, r1
   1be84:	beq	1be94 <ftello64@plt+0xa9d4>
   1be88:	ldr	r0, [fp, #-12]
   1be8c:	str	r0, [sp, #16]
   1be90:	b	1bea0 <ftello64@plt+0xa9e0>
   1be94:	sub	r0, fp, #24
   1be98:	str	r0, [sp, #16]
   1be9c:	b	1bea0 <ftello64@plt+0xa9e0>
   1bea0:	ldr	r0, [sp, #16]
   1bea4:	str	r0, [fp, #-28]	; 0xffffffe4
   1bea8:	bl	113ac <__errno_location@plt>
   1beac:	movw	lr, #0
   1beb0:	str	lr, [r0]
   1beb4:	ldr	r0, [fp, #-8]
   1beb8:	str	r0, [sp, #40]	; 0x28
   1bebc:	ldr	r0, [sp, #40]	; 0x28
   1bec0:	ldrb	r0, [r0]
   1bec4:	strb	r0, [sp, #39]	; 0x27
   1bec8:	bl	11364 <__ctype_b_loc@plt>
   1becc:	ldr	r0, [r0]
   1bed0:	ldrb	lr, [sp, #39]	; 0x27
   1bed4:	mov	r1, lr
   1bed8:	add	r0, r0, lr, lsl #1
   1bedc:	ldrh	r0, [r0]
   1bee0:	and	r0, r0, #8192	; 0x2000
   1bee4:	cmp	r0, #0
   1bee8:	str	r1, [sp, #12]
   1beec:	beq	1bf08 <ftello64@plt+0xaa48>
   1bef0:	ldr	r0, [sp, #40]	; 0x28
   1bef4:	add	r1, r0, #1
   1bef8:	str	r1, [sp, #40]	; 0x28
   1befc:	ldrb	r0, [r0, #1]
   1bf00:	strb	r0, [sp, #39]	; 0x27
   1bf04:	b	1bec8 <ftello64@plt+0xaa08>
   1bf08:	ldrb	r0, [sp, #39]	; 0x27
   1bf0c:	cmp	r0, #45	; 0x2d
   1bf10:	bne	1bf20 <ftello64@plt+0xaa60>
   1bf14:	movw	r0, #4
   1bf18:	str	r0, [fp, #-4]
   1bf1c:	b	1c49c <ftello64@plt+0xafdc>
   1bf20:	ldr	r0, [fp, #-8]
   1bf24:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bf28:	ldr	r2, [fp, #-16]
   1bf2c:	bl	113e8 <strtoumax@plt>
   1bf30:	str	r1, [fp, #-36]	; 0xffffffdc
   1bf34:	str	r0, [fp, #-40]	; 0xffffffd8
   1bf38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bf3c:	ldr	r0, [r0]
   1bf40:	ldr	r1, [fp, #-8]
   1bf44:	cmp	r0, r1
   1bf48:	bne	1bfb4 <ftello64@plt+0xaaf4>
   1bf4c:	ldr	r0, [fp, #8]
   1bf50:	movw	r1, #0
   1bf54:	cmp	r0, r1
   1bf58:	beq	1bfa4 <ftello64@plt+0xaae4>
   1bf5c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bf60:	ldr	r0, [r0]
   1bf64:	ldrb	r0, [r0]
   1bf68:	cmp	r0, #0
   1bf6c:	beq	1bfa4 <ftello64@plt+0xaae4>
   1bf70:	ldr	r0, [fp, #8]
   1bf74:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bf78:	ldr	r1, [r1]
   1bf7c:	ldrb	r1, [r1]
   1bf80:	bl	11394 <strchr@plt>
   1bf84:	movw	r1, #0
   1bf88:	cmp	r0, r1
   1bf8c:	beq	1bfa4 <ftello64@plt+0xaae4>
   1bf90:	mov	r0, #0
   1bf94:	str	r0, [fp, #-36]	; 0xffffffdc
   1bf98:	mov	r0, #1
   1bf9c:	str	r0, [fp, #-40]	; 0xffffffd8
   1bfa0:	b	1bfb0 <ftello64@plt+0xaaf0>
   1bfa4:	movw	r0, #4
   1bfa8:	str	r0, [fp, #-4]
   1bfac:	b	1c49c <ftello64@plt+0xafdc>
   1bfb0:	b	1bfec <ftello64@plt+0xab2c>
   1bfb4:	bl	113ac <__errno_location@plt>
   1bfb8:	ldr	r0, [r0]
   1bfbc:	cmp	r0, #0
   1bfc0:	beq	1bfe8 <ftello64@plt+0xab28>
   1bfc4:	bl	113ac <__errno_location@plt>
   1bfc8:	ldr	r0, [r0]
   1bfcc:	cmp	r0, #34	; 0x22
   1bfd0:	beq	1bfe0 <ftello64@plt+0xab20>
   1bfd4:	movw	r0, #4
   1bfd8:	str	r0, [fp, #-4]
   1bfdc:	b	1c49c <ftello64@plt+0xafdc>
   1bfe0:	movw	r0, #1
   1bfe4:	str	r0, [sp, #44]	; 0x2c
   1bfe8:	b	1bfec <ftello64@plt+0xab2c>
   1bfec:	ldr	r0, [fp, #8]
   1bff0:	movw	r1, #0
   1bff4:	cmp	r0, r1
   1bff8:	bne	1c01c <ftello64@plt+0xab5c>
   1bffc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c000:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c004:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c008:	str	r1, [r2, #4]
   1c00c:	str	r0, [r2]
   1c010:	ldr	r0, [sp, #44]	; 0x2c
   1c014:	str	r0, [fp, #-4]
   1c018:	b	1c49c <ftello64@plt+0xafdc>
   1c01c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c020:	ldr	r0, [r0]
   1c024:	ldrb	r0, [r0]
   1c028:	cmp	r0, #0
   1c02c:	beq	1c480 <ftello64@plt+0xafc0>
   1c030:	movw	r0, #1024	; 0x400
   1c034:	str	r0, [sp, #32]
   1c038:	movw	r0, #1
   1c03c:	str	r0, [sp, #28]
   1c040:	ldr	r0, [fp, #8]
   1c044:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c048:	ldr	r1, [r1]
   1c04c:	ldrb	r1, [r1]
   1c050:	bl	11394 <strchr@plt>
   1c054:	movw	r1, #0
   1c058:	cmp	r0, r1
   1c05c:	bne	1c084 <ftello64@plt+0xabc4>
   1c060:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c064:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c068:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c06c:	str	r1, [r2, #4]
   1c070:	str	r0, [r2]
   1c074:	ldr	r0, [sp, #44]	; 0x2c
   1c078:	orr	r0, r0, #2
   1c07c:	str	r0, [fp, #-4]
   1c080:	b	1c49c <ftello64@plt+0xafdc>
   1c084:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c088:	ldr	r0, [r0]
   1c08c:	ldrb	r0, [r0]
   1c090:	sub	r0, r0, #69	; 0x45
   1c094:	cmp	r0, #47	; 0x2f
   1c098:	str	r0, [sp, #8]
   1c09c:	bhi	1c208 <ftello64@plt+0xad48>
   1c0a0:	add	r0, pc, #8
   1c0a4:	ldr	r1, [sp, #8]
   1c0a8:	ldr	r0, [r0, r1, lsl #2]
   1c0ac:	mov	pc, r0
   1c0b0:	andeq	ip, r1, r0, ror r1
   1c0b4:	andeq	ip, r1, r8, lsl #4
   1c0b8:	andeq	ip, r1, r0, ror r1
   1c0bc:	andeq	ip, r1, r8, lsl #4
   1c0c0:	andeq	ip, r1, r8, lsl #4
   1c0c4:	andeq	ip, r1, r8, lsl #4
   1c0c8:	andeq	ip, r1, r0, ror r1
   1c0cc:	andeq	ip, r1, r8, lsl #4
   1c0d0:	andeq	ip, r1, r0, ror r1
   1c0d4:	andeq	ip, r1, r8, lsl #4
   1c0d8:	andeq	ip, r1, r8, lsl #4
   1c0dc:	andeq	ip, r1, r0, ror r1
   1c0e0:	andeq	ip, r1, r8, lsl #4
   1c0e4:	andeq	ip, r1, r8, lsl #4
   1c0e8:	andeq	ip, r1, r8, lsl #4
   1c0ec:	andeq	ip, r1, r0, ror r1
   1c0f0:	andeq	ip, r1, r8, lsl #4
   1c0f4:	andeq	ip, r1, r8, lsl #4
   1c0f8:	andeq	ip, r1, r8, lsl #4
   1c0fc:	andeq	ip, r1, r8, lsl #4
   1c100:	andeq	ip, r1, r0, ror r1
   1c104:	andeq	ip, r1, r0, ror r1
   1c108:	andeq	ip, r1, r8, lsl #4
   1c10c:	andeq	ip, r1, r8, lsl #4
   1c110:	andeq	ip, r1, r8, lsl #4
   1c114:	andeq	ip, r1, r8, lsl #4
   1c118:	andeq	ip, r1, r8, lsl #4
   1c11c:	andeq	ip, r1, r8, lsl #4
   1c120:	andeq	ip, r1, r8, lsl #4
   1c124:	andeq	ip, r1, r8, lsl #4
   1c128:	andeq	ip, r1, r8, lsl #4
   1c12c:	andeq	ip, r1, r8, lsl #4
   1c130:	andeq	ip, r1, r8, lsl #4
   1c134:	andeq	ip, r1, r8, lsl #4
   1c138:	andeq	ip, r1, r0, ror r1
   1c13c:	andeq	ip, r1, r8, lsl #4
   1c140:	andeq	ip, r1, r8, lsl #4
   1c144:	andeq	ip, r1, r8, lsl #4
   1c148:	andeq	ip, r1, r0, ror r1
   1c14c:	andeq	ip, r1, r8, lsl #4
   1c150:	andeq	ip, r1, r0, ror r1
   1c154:	andeq	ip, r1, r8, lsl #4
   1c158:	andeq	ip, r1, r8, lsl #4
   1c15c:	andeq	ip, r1, r8, lsl #4
   1c160:	andeq	ip, r1, r8, lsl #4
   1c164:	andeq	ip, r1, r8, lsl #4
   1c168:	andeq	ip, r1, r8, lsl #4
   1c16c:	andeq	ip, r1, r0, ror r1
   1c170:	ldr	r0, [fp, #8]
   1c174:	movw	r1, #48	; 0x30
   1c178:	bl	11394 <strchr@plt>
   1c17c:	movw	r1, #0
   1c180:	cmp	r0, r1
   1c184:	beq	1c204 <ftello64@plt+0xad44>
   1c188:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c18c:	ldr	r0, [r0]
   1c190:	ldrb	r0, [r0, #1]
   1c194:	mov	r1, r0
   1c198:	cmp	r0, #66	; 0x42
   1c19c:	str	r1, [sp, #4]
   1c1a0:	beq	1c1ec <ftello64@plt+0xad2c>
   1c1a4:	b	1c1a8 <ftello64@plt+0xace8>
   1c1a8:	ldr	r0, [sp, #4]
   1c1ac:	cmp	r0, #68	; 0x44
   1c1b0:	beq	1c1ec <ftello64@plt+0xad2c>
   1c1b4:	b	1c1b8 <ftello64@plt+0xacf8>
   1c1b8:	ldr	r0, [sp, #4]
   1c1bc:	cmp	r0, #105	; 0x69
   1c1c0:	bne	1c200 <ftello64@plt+0xad40>
   1c1c4:	b	1c1c8 <ftello64@plt+0xad08>
   1c1c8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c1cc:	ldr	r0, [r0]
   1c1d0:	ldrb	r0, [r0, #2]
   1c1d4:	cmp	r0, #66	; 0x42
   1c1d8:	bne	1c1e8 <ftello64@plt+0xad28>
   1c1dc:	ldr	r0, [sp, #28]
   1c1e0:	add	r0, r0, #2
   1c1e4:	str	r0, [sp, #28]
   1c1e8:	b	1c200 <ftello64@plt+0xad40>
   1c1ec:	movw	r0, #1000	; 0x3e8
   1c1f0:	str	r0, [sp, #32]
   1c1f4:	ldr	r0, [sp, #28]
   1c1f8:	add	r0, r0, #1
   1c1fc:	str	r0, [sp, #28]
   1c200:	b	1c204 <ftello64@plt+0xad44>
   1c204:	b	1c208 <ftello64@plt+0xad48>
   1c208:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c20c:	ldr	r0, [r0]
   1c210:	ldrb	r0, [r0]
   1c214:	sub	r0, r0, #66	; 0x42
   1c218:	cmp	r0, #53	; 0x35
   1c21c:	str	r0, [sp]
   1c220:	bhi	1c414 <ftello64@plt+0xaf54>
   1c224:	add	r0, pc, #8
   1c228:	ldr	r1, [sp]
   1c22c:	ldr	r0, [r0, r1, lsl #2]
   1c230:	mov	pc, r0
   1c234:	andeq	ip, r1, r0, lsr #6
   1c238:	andeq	ip, r1, r4, lsl r4
   1c23c:	andeq	ip, r1, r4, lsl r4
   1c240:	andeq	ip, r1, r0, asr #6
   1c244:	andeq	ip, r1, r4, lsl r4
   1c248:	andeq	ip, r1, r8, asr r3
   1c24c:	andeq	ip, r1, r4, lsl r4
   1c250:	andeq	ip, r1, r4, lsl r4
   1c254:	andeq	ip, r1, r4, lsl r4
   1c258:	andeq	ip, r1, r0, ror r3
   1c25c:	andeq	ip, r1, r4, lsl r4
   1c260:	andeq	ip, r1, r8, lsl #7
   1c264:	andeq	ip, r1, r4, lsl r4
   1c268:	andeq	ip, r1, r4, lsl r4
   1c26c:	andeq	ip, r1, r0, lsr #7
   1c270:	andeq	ip, r1, r4, lsl r4
   1c274:	andeq	ip, r1, r4, lsl r4
   1c278:	andeq	ip, r1, r4, lsl r4
   1c27c:			; <UNDEFINED> instruction: 0x0001c3b8
   1c280:	andeq	ip, r1, r4, lsl r4
   1c284:	andeq	ip, r1, r4, lsl r4
   1c288:	andeq	ip, r1, r4, lsl r4
   1c28c:	andeq	ip, r1, r4, lsl r4
   1c290:	andeq	ip, r1, r4, ror #7
   1c294:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c298:	andeq	ip, r1, r4, lsl r4
   1c29c:	andeq	ip, r1, r4, lsl r4
   1c2a0:	andeq	ip, r1, r4, lsl r4
   1c2a4:	andeq	ip, r1, r4, lsl r4
   1c2a8:	andeq	ip, r1, r4, lsl r4
   1c2ac:	andeq	ip, r1, r4, lsl r4
   1c2b0:	andeq	ip, r1, r4, lsl r4
   1c2b4:	andeq	ip, r1, ip, lsl #6
   1c2b8:	andeq	ip, r1, r4, lsr r3
   1c2bc:	andeq	ip, r1, r4, lsl r4
   1c2c0:	andeq	ip, r1, r4, lsl r4
   1c2c4:	andeq	ip, r1, r4, lsl r4
   1c2c8:	andeq	ip, r1, r8, asr r3
   1c2cc:	andeq	ip, r1, r4, lsl r4
   1c2d0:	andeq	ip, r1, r4, lsl r4
   1c2d4:	andeq	ip, r1, r4, lsl r4
   1c2d8:	andeq	ip, r1, r0, ror r3
   1c2dc:	andeq	ip, r1, r4, lsl r4
   1c2e0:	andeq	ip, r1, r8, lsl #7
   1c2e4:	andeq	ip, r1, r4, lsl r4
   1c2e8:	andeq	ip, r1, r4, lsl r4
   1c2ec:	andeq	ip, r1, r4, lsl r4
   1c2f0:	andeq	ip, r1, r4, lsl r4
   1c2f4:	andeq	ip, r1, r4, lsl r4
   1c2f8:	andeq	ip, r1, r4, lsl r4
   1c2fc:			; <UNDEFINED> instruction: 0x0001c3b8
   1c300:	andeq	ip, r1, r4, lsl r4
   1c304:	andeq	ip, r1, r4, lsl r4
   1c308:	ldrdeq	ip, [r1], -r0
   1c30c:	sub	r0, fp, #40	; 0x28
   1c310:	movw	r1, #512	; 0x200
   1c314:	bl	1c4a8 <ftello64@plt+0xafe8>
   1c318:	str	r0, [sp, #24]
   1c31c:	b	1c438 <ftello64@plt+0xaf78>
   1c320:	sub	r0, fp, #40	; 0x28
   1c324:	movw	r1, #1024	; 0x400
   1c328:	bl	1c4a8 <ftello64@plt+0xafe8>
   1c32c:	str	r0, [sp, #24]
   1c330:	b	1c438 <ftello64@plt+0xaf78>
   1c334:	movw	r0, #0
   1c338:	str	r0, [sp, #24]
   1c33c:	b	1c438 <ftello64@plt+0xaf78>
   1c340:	ldr	r1, [sp, #32]
   1c344:	sub	r0, fp, #40	; 0x28
   1c348:	movw	r2, #6
   1c34c:	bl	1dfb0 <ftello64@plt+0xcaf0>
   1c350:	str	r0, [sp, #24]
   1c354:	b	1c438 <ftello64@plt+0xaf78>
   1c358:	ldr	r1, [sp, #32]
   1c35c:	sub	r0, fp, #40	; 0x28
   1c360:	movw	r2, #3
   1c364:	bl	1dfb0 <ftello64@plt+0xcaf0>
   1c368:	str	r0, [sp, #24]
   1c36c:	b	1c438 <ftello64@plt+0xaf78>
   1c370:	ldr	r1, [sp, #32]
   1c374:	sub	r0, fp, #40	; 0x28
   1c378:	movw	r2, #1
   1c37c:	bl	1dfb0 <ftello64@plt+0xcaf0>
   1c380:	str	r0, [sp, #24]
   1c384:	b	1c438 <ftello64@plt+0xaf78>
   1c388:	ldr	r1, [sp, #32]
   1c38c:	sub	r0, fp, #40	; 0x28
   1c390:	movw	r2, #2
   1c394:	bl	1dfb0 <ftello64@plt+0xcaf0>
   1c398:	str	r0, [sp, #24]
   1c39c:	b	1c438 <ftello64@plt+0xaf78>
   1c3a0:	ldr	r1, [sp, #32]
   1c3a4:	sub	r0, fp, #40	; 0x28
   1c3a8:	movw	r2, #5
   1c3ac:	bl	1dfb0 <ftello64@plt+0xcaf0>
   1c3b0:	str	r0, [sp, #24]
   1c3b4:	b	1c438 <ftello64@plt+0xaf78>
   1c3b8:	ldr	r1, [sp, #32]
   1c3bc:	sub	r0, fp, #40	; 0x28
   1c3c0:	movw	r2, #4
   1c3c4:	bl	1dfb0 <ftello64@plt+0xcaf0>
   1c3c8:	str	r0, [sp, #24]
   1c3cc:	b	1c438 <ftello64@plt+0xaf78>
   1c3d0:	sub	r0, fp, #40	; 0x28
   1c3d4:	movw	r1, #2
   1c3d8:	bl	1c4a8 <ftello64@plt+0xafe8>
   1c3dc:	str	r0, [sp, #24]
   1c3e0:	b	1c438 <ftello64@plt+0xaf78>
   1c3e4:	ldr	r1, [sp, #32]
   1c3e8:	sub	r0, fp, #40	; 0x28
   1c3ec:	movw	r2, #8
   1c3f0:	bl	1dfb0 <ftello64@plt+0xcaf0>
   1c3f4:	str	r0, [sp, #24]
   1c3f8:	b	1c438 <ftello64@plt+0xaf78>
   1c3fc:	ldr	r1, [sp, #32]
   1c400:	sub	r0, fp, #40	; 0x28
   1c404:	movw	r2, #7
   1c408:	bl	1dfb0 <ftello64@plt+0xcaf0>
   1c40c:	str	r0, [sp, #24]
   1c410:	b	1c438 <ftello64@plt+0xaf78>
   1c414:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c418:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c41c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c420:	str	r1, [r2, #4]
   1c424:	str	r0, [r2]
   1c428:	ldr	r0, [sp, #44]	; 0x2c
   1c42c:	orr	r0, r0, #2
   1c430:	str	r0, [fp, #-4]
   1c434:	b	1c49c <ftello64@plt+0xafdc>
   1c438:	ldr	r0, [sp, #24]
   1c43c:	ldr	r1, [sp, #44]	; 0x2c
   1c440:	orr	r0, r1, r0
   1c444:	str	r0, [sp, #44]	; 0x2c
   1c448:	ldr	r0, [sp, #28]
   1c44c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c450:	ldr	r2, [r1]
   1c454:	add	r0, r2, r0
   1c458:	str	r0, [r1]
   1c45c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c460:	ldr	r0, [r0]
   1c464:	ldrsb	r0, [r0]
   1c468:	cmp	r0, #0
   1c46c:	beq	1c47c <ftello64@plt+0xafbc>
   1c470:	ldr	r0, [sp, #44]	; 0x2c
   1c474:	orr	r0, r0, #2
   1c478:	str	r0, [sp, #44]	; 0x2c
   1c47c:	b	1c480 <ftello64@plt+0xafc0>
   1c480:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c484:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c488:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c48c:	str	r1, [r2, #4]
   1c490:	str	r0, [r2]
   1c494:	ldr	r0, [sp, #44]	; 0x2c
   1c498:	str	r0, [fp, #-4]
   1c49c:	ldr	r0, [fp, #-4]
   1c4a0:	mov	sp, fp
   1c4a4:	pop	{fp, pc}
   1c4a8:	push	{fp, lr}
   1c4ac:	mov	fp, sp
   1c4b0:	sub	sp, sp, #568	; 0x238
   1c4b4:	str	r0, [fp, #-8]
   1c4b8:	str	r1, [fp, #-12]
   1c4bc:	b	1c9f0 <ftello64@plt+0xb530>
   1c4c0:	b	1c764 <ftello64@plt+0xb2a4>
   1c4c4:	ldr	r0, [fp, #-12]
   1c4c8:	cmp	r0, #0
   1c4cc:	bge	1c644 <ftello64@plt+0xb184>
   1c4d0:	mov	r0, #1
   1c4d4:	cmp	r0, #0
   1c4d8:	bne	1c590 <ftello64@plt+0xb0d0>
   1c4dc:	b	1c4e0 <ftello64@plt+0xb020>
   1c4e0:	b	1c4e4 <ftello64@plt+0xb024>
   1c4e4:	ldr	r0, [fp, #-8]
   1c4e8:	ldr	r1, [r0]
   1c4ec:	ldr	r0, [r0, #4]
   1c4f0:	ldr	r2, [fp, #-12]
   1c4f4:	mov	r3, #127	; 0x7f
   1c4f8:	sdiv	r2, r3, r2
   1c4fc:	subs	r1, r1, r2
   1c500:	sbcs	r0, r0, r2, asr #31
   1c504:	str	r1, [fp, #-28]	; 0xffffffe4
   1c508:	str	r0, [fp, #-32]	; 0xffffffe0
   1c50c:	bcc	1c71c <ftello64@plt+0xb25c>
   1c510:	b	1c740 <ftello64@plt+0xb280>
   1c514:	b	1c518 <ftello64@plt+0xb058>
   1c518:	ldr	r0, [pc, #4088]	; 1d518 <ftello64@plt+0xc058>
   1c51c:	ldr	r1, [fp, #-12]
   1c520:	cmp	r1, r0
   1c524:	blt	1c53c <ftello64@plt+0xb07c>
   1c528:	b	1c548 <ftello64@plt+0xb088>
   1c52c:	ldr	r0, [fp, #-12]
   1c530:	movw	r1, #0
   1c534:	cmp	r1, r0
   1c538:	bge	1c548 <ftello64@plt+0xb088>
   1c53c:	movw	r0, #0
   1c540:	str	r0, [fp, #-36]	; 0xffffffdc
   1c544:	b	1c560 <ftello64@plt+0xb0a0>
   1c548:	ldr	r0, [fp, #-12]
   1c54c:	movw	r1, #0
   1c550:	sub	r0, r1, r0
   1c554:	movw	r1, #127	; 0x7f
   1c558:	sdiv	r0, r1, r0
   1c55c:	str	r0, [fp, #-36]	; 0xffffffdc
   1c560:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c564:	ldr	r1, [fp, #-8]
   1c568:	ldr	r2, [r1]
   1c56c:	ldr	r1, [r1, #4]
   1c570:	mvn	r1, r1
   1c574:	mvn	r2, r2
   1c578:	subs	r2, r2, r0
   1c57c:	sbcs	r0, r1, r0, asr #31
   1c580:	str	r2, [fp, #-40]	; 0xffffffd8
   1c584:	str	r0, [fp, #-44]	; 0xffffffd4
   1c588:	bcs	1c71c <ftello64@plt+0xb25c>
   1c58c:	b	1c740 <ftello64@plt+0xb280>
   1c590:	b	1c594 <ftello64@plt+0xb0d4>
   1c594:	b	1c614 <ftello64@plt+0xb154>
   1c598:	b	1c614 <ftello64@plt+0xb154>
   1c59c:	ldr	r0, [fp, #-12]
   1c5a0:	cmn	r0, #1
   1c5a4:	bne	1c614 <ftello64@plt+0xb154>
   1c5a8:	b	1c5cc <ftello64@plt+0xb10c>
   1c5ac:	ldr	r0, [fp, #-8]
   1c5b0:	ldr	r1, [r0]
   1c5b4:	ldr	r0, [r0, #4]
   1c5b8:	eor	r1, r1, #128	; 0x80
   1c5bc:	orr	r0, r1, r0
   1c5c0:	cmp	r0, #0
   1c5c4:	bne	1c71c <ftello64@plt+0xb25c>
   1c5c8:	b	1c740 <ftello64@plt+0xb280>
   1c5cc:	ldr	r0, [fp, #-8]
   1c5d0:	ldr	r1, [r0]
   1c5d4:	ldr	r0, [r0, #4]
   1c5d8:	orr	r0, r1, r0
   1c5dc:	cmp	r0, #0
   1c5e0:	beq	1c740 <ftello64@plt+0xb280>
   1c5e4:	b	1c5e8 <ftello64@plt+0xb128>
   1c5e8:	ldr	r0, [fp, #-8]
   1c5ec:	ldr	r1, [r0]
   1c5f0:	ldr	r0, [r0, #4]
   1c5f4:	subs	r1, r1, #1
   1c5f8:	sbc	r0, r0, #0
   1c5fc:	rsbs	r1, r1, #127	; 0x7f
   1c600:	rscs	r0, r0, #0
   1c604:	str	r1, [fp, #-48]	; 0xffffffd0
   1c608:	str	r0, [fp, #-52]	; 0xffffffcc
   1c60c:	bcc	1c71c <ftello64@plt+0xb25c>
   1c610:	b	1c740 <ftello64@plt+0xb280>
   1c614:	ldr	r0, [fp, #-12]
   1c618:	mvn	r1, #127	; 0x7f
   1c61c:	sdiv	r0, r1, r0
   1c620:	ldr	r1, [fp, #-8]
   1c624:	ldr	r2, [r1]
   1c628:	ldr	r1, [r1, #4]
   1c62c:	subs	r2, r0, r2
   1c630:	rscs	r0, r1, r0, asr #31
   1c634:	str	r2, [fp, #-56]	; 0xffffffc8
   1c638:	str	r0, [fp, #-60]	; 0xffffffc4
   1c63c:	bcc	1c71c <ftello64@plt+0xb25c>
   1c640:	b	1c740 <ftello64@plt+0xb280>
   1c644:	ldr	r0, [fp, #-12]
   1c648:	cmp	r0, #0
   1c64c:	bne	1c654 <ftello64@plt+0xb194>
   1c650:	b	1c740 <ftello64@plt+0xb280>
   1c654:	mov	r0, #1
   1c658:	cmp	r0, #0
   1c65c:	bne	1c6ec <ftello64@plt+0xb22c>
   1c660:	b	1c664 <ftello64@plt+0xb1a4>
   1c664:	ldr	r0, [fp, #-8]
   1c668:	ldr	r1, [r0]
   1c66c:	ldr	r0, [r0, #4]
   1c670:	and	r0, r1, r0
   1c674:	cmn	r0, #1
   1c678:	bne	1c6b8 <ftello64@plt+0xb1f8>
   1c67c:	b	1c680 <ftello64@plt+0xb1c0>
   1c680:	b	1c684 <ftello64@plt+0xb1c4>
   1c684:	ldr	r0, [fp, #-12]
   1c688:	mvn	r1, #127	; 0x7f
   1c68c:	add	r0, r0, r1
   1c690:	movw	r1, #0
   1c694:	cmp	r1, r0
   1c698:	blt	1c71c <ftello64@plt+0xb25c>
   1c69c:	b	1c740 <ftello64@plt+0xb280>
   1c6a0:	ldr	r0, [fp, #-12]
   1c6a4:	sub	r0, r0, #1
   1c6a8:	movw	r1, #127	; 0x7f
   1c6ac:	cmp	r1, r0
   1c6b0:	blt	1c71c <ftello64@plt+0xb25c>
   1c6b4:	b	1c740 <ftello64@plt+0xb280>
   1c6b8:	ldr	r0, [fp, #-8]
   1c6bc:	ldr	r2, [r0]
   1c6c0:	ldr	r3, [r0, #4]
   1c6c4:	mvn	r0, #127	; 0x7f
   1c6c8:	mvn	r1, #0
   1c6cc:	bl	22860 <ftello64@plt+0x113a0>
   1c6d0:	ldr	r2, [fp, #-12]
   1c6d4:	subs	r0, r0, r2
   1c6d8:	sbcs	r1, r1, r2, asr #31
   1c6dc:	str	r0, [fp, #-64]	; 0xffffffc0
   1c6e0:	str	r1, [fp, #-68]	; 0xffffffbc
   1c6e4:	bcc	1c71c <ftello64@plt+0xb25c>
   1c6e8:	b	1c740 <ftello64@plt+0xb280>
   1c6ec:	ldr	r0, [fp, #-12]
   1c6f0:	mov	r1, #127	; 0x7f
   1c6f4:	sdiv	r0, r1, r0
   1c6f8:	ldr	r1, [fp, #-8]
   1c6fc:	ldr	r2, [r1]
   1c700:	ldr	r1, [r1, #4]
   1c704:	subs	r2, r0, r2
   1c708:	rscs	r0, r1, r0, asr #31
   1c70c:	str	r2, [fp, #-72]	; 0xffffffb8
   1c710:	str	r0, [fp, #-76]	; 0xffffffb4
   1c714:	bcs	1c740 <ftello64@plt+0xb280>
   1c718:	b	1c71c <ftello64@plt+0xb25c>
   1c71c:	ldr	r0, [fp, #-8]
   1c720:	ldr	r0, [r0]
   1c724:	ldr	r1, [fp, #-12]
   1c728:	mul	r0, r0, r1
   1c72c:	sxtb	r0, r0
   1c730:	asr	r1, r0, #31
   1c734:	str	r0, [fp, #-24]	; 0xffffffe8
   1c738:	str	r1, [fp, #-20]	; 0xffffffec
   1c73c:	b	1df64 <ftello64@plt+0xcaa4>
   1c740:	ldr	r0, [fp, #-8]
   1c744:	ldr	r0, [r0]
   1c748:	ldr	r1, [fp, #-12]
   1c74c:	mul	r0, r0, r1
   1c750:	sxtb	r0, r0
   1c754:	asr	r1, r0, #31
   1c758:	str	r0, [fp, #-24]	; 0xffffffe8
   1c75c:	str	r1, [fp, #-20]	; 0xffffffec
   1c760:	b	1df80 <ftello64@plt+0xcac0>
   1c764:	ldr	r0, [fp, #-12]
   1c768:	cmp	r0, #0
   1c76c:	bge	1c8c4 <ftello64@plt+0xb404>
   1c770:	mov	r0, #1
   1c774:	cmp	r0, #0
   1c778:	bne	1c830 <ftello64@plt+0xb370>
   1c77c:	b	1c780 <ftello64@plt+0xb2c0>
   1c780:	b	1c784 <ftello64@plt+0xb2c4>
   1c784:	ldr	r0, [fp, #-8]
   1c788:	ldr	r1, [r0]
   1c78c:	ldr	r0, [r0, #4]
   1c790:	ldr	r2, [fp, #-12]
   1c794:	mov	r3, #255	; 0xff
   1c798:	sdiv	r2, r3, r2
   1c79c:	subs	r1, r1, r2
   1c7a0:	sbcs	r0, r0, r2, asr #31
   1c7a4:	str	r1, [fp, #-80]	; 0xffffffb0
   1c7a8:	str	r0, [fp, #-84]	; 0xffffffac
   1c7ac:	bcc	1c9a8 <ftello64@plt+0xb4e8>
   1c7b0:	b	1c9cc <ftello64@plt+0xb50c>
   1c7b4:	b	1c7b8 <ftello64@plt+0xb2f8>
   1c7b8:	ldr	r0, [pc, #3416]	; 1d518 <ftello64@plt+0xc058>
   1c7bc:	ldr	r1, [fp, #-12]
   1c7c0:	cmp	r1, r0
   1c7c4:	blt	1c7dc <ftello64@plt+0xb31c>
   1c7c8:	b	1c7e8 <ftello64@plt+0xb328>
   1c7cc:	ldr	r0, [fp, #-12]
   1c7d0:	movw	r1, #0
   1c7d4:	cmp	r1, r0
   1c7d8:	bge	1c7e8 <ftello64@plt+0xb328>
   1c7dc:	movw	r0, #0
   1c7e0:	str	r0, [fp, #-88]	; 0xffffffa8
   1c7e4:	b	1c800 <ftello64@plt+0xb340>
   1c7e8:	ldr	r0, [fp, #-12]
   1c7ec:	movw	r1, #0
   1c7f0:	sub	r0, r1, r0
   1c7f4:	movw	r1, #255	; 0xff
   1c7f8:	sdiv	r0, r1, r0
   1c7fc:	str	r0, [fp, #-88]	; 0xffffffa8
   1c800:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1c804:	ldr	r1, [fp, #-8]
   1c808:	ldr	r2, [r1]
   1c80c:	ldr	r1, [r1, #4]
   1c810:	mvn	r1, r1
   1c814:	mvn	r2, r2
   1c818:	subs	r2, r2, r0
   1c81c:	sbcs	r0, r1, r0, asr #31
   1c820:	str	r2, [fp, #-92]	; 0xffffffa4
   1c824:	str	r0, [fp, #-96]	; 0xffffffa0
   1c828:	bcs	1c9a8 <ftello64@plt+0xb4e8>
   1c82c:	b	1c9cc <ftello64@plt+0xb50c>
   1c830:	b	1c834 <ftello64@plt+0xb374>
   1c834:	b	1c894 <ftello64@plt+0xb3d4>
   1c838:	b	1c894 <ftello64@plt+0xb3d4>
   1c83c:	ldr	r0, [fp, #-12]
   1c840:	cmn	r0, #1
   1c844:	bne	1c894 <ftello64@plt+0xb3d4>
   1c848:	b	1c868 <ftello64@plt+0xb3a8>
   1c84c:	ldr	r0, [fp, #-8]
   1c850:	ldr	r1, [r0]
   1c854:	ldr	r0, [r0, #4]
   1c858:	orr	r0, r1, r0
   1c85c:	cmp	r0, #0
   1c860:	bne	1c9a8 <ftello64@plt+0xb4e8>
   1c864:	b	1c9cc <ftello64@plt+0xb50c>
   1c868:	ldr	r0, [fp, #-8]
   1c86c:	ldr	r1, [r0]
   1c870:	ldr	r0, [r0, #4]
   1c874:	orr	r0, r1, r0
   1c878:	cmp	r0, #0
   1c87c:	beq	1c9cc <ftello64@plt+0xb50c>
   1c880:	b	1c884 <ftello64@plt+0xb3c4>
   1c884:	mov	r0, #0
   1c888:	cmp	r0, #0
   1c88c:	bne	1c9a8 <ftello64@plt+0xb4e8>
   1c890:	b	1c9cc <ftello64@plt+0xb50c>
   1c894:	ldr	r0, [fp, #-12]
   1c898:	mov	r1, #0
   1c89c:	sdiv	r0, r1, r0
   1c8a0:	ldr	r1, [fp, #-8]
   1c8a4:	ldr	r2, [r1]
   1c8a8:	ldr	r1, [r1, #4]
   1c8ac:	subs	r2, r0, r2
   1c8b0:	rscs	r0, r1, r0, asr #31
   1c8b4:	str	r2, [fp, #-100]	; 0xffffff9c
   1c8b8:	str	r0, [fp, #-104]	; 0xffffff98
   1c8bc:	bcc	1c9a8 <ftello64@plt+0xb4e8>
   1c8c0:	b	1c9cc <ftello64@plt+0xb50c>
   1c8c4:	ldr	r0, [fp, #-12]
   1c8c8:	cmp	r0, #0
   1c8cc:	bne	1c8d4 <ftello64@plt+0xb414>
   1c8d0:	b	1c9cc <ftello64@plt+0xb50c>
   1c8d4:	mov	r0, #1
   1c8d8:	cmp	r0, #0
   1c8dc:	bne	1c978 <ftello64@plt+0xb4b8>
   1c8e0:	b	1c8e4 <ftello64@plt+0xb424>
   1c8e4:	b	1c8ec <ftello64@plt+0xb42c>
   1c8e8:	b	1c8f0 <ftello64@plt+0xb430>
   1c8ec:	b	1c940 <ftello64@plt+0xb480>
   1c8f0:	ldr	r0, [fp, #-8]
   1c8f4:	ldr	r1, [r0]
   1c8f8:	ldr	r0, [r0, #4]
   1c8fc:	and	r0, r1, r0
   1c900:	cmn	r0, #1
   1c904:	bne	1c940 <ftello64@plt+0xb480>
   1c908:	b	1c90c <ftello64@plt+0xb44c>
   1c90c:	b	1c910 <ftello64@plt+0xb450>
   1c910:	ldr	r0, [fp, #-12]
   1c914:	add	r0, r0, #0
   1c918:	movw	r1, #0
   1c91c:	cmp	r1, r0
   1c920:	blt	1c9a8 <ftello64@plt+0xb4e8>
   1c924:	b	1c9cc <ftello64@plt+0xb50c>
   1c928:	ldr	r0, [fp, #-12]
   1c92c:	sub	r0, r0, #1
   1c930:	mvn	r1, #0
   1c934:	cmp	r1, r0
   1c938:	blt	1c9a8 <ftello64@plt+0xb4e8>
   1c93c:	b	1c9cc <ftello64@plt+0xb50c>
   1c940:	ldr	r0, [fp, #-8]
   1c944:	ldr	r2, [r0]
   1c948:	ldr	r3, [r0, #4]
   1c94c:	mov	r0, #0
   1c950:	str	r0, [fp, #-108]	; 0xffffff94
   1c954:	ldr	r1, [fp, #-108]	; 0xffffff94
   1c958:	bl	22860 <ftello64@plt+0x113a0>
   1c95c:	ldr	r2, [fp, #-12]
   1c960:	subs	r0, r0, r2
   1c964:	sbcs	r1, r1, r2, asr #31
   1c968:	str	r0, [fp, #-112]	; 0xffffff90
   1c96c:	str	r1, [fp, #-116]	; 0xffffff8c
   1c970:	bcc	1c9a8 <ftello64@plt+0xb4e8>
   1c974:	b	1c9cc <ftello64@plt+0xb50c>
   1c978:	ldr	r0, [fp, #-12]
   1c97c:	mov	r1, #255	; 0xff
   1c980:	sdiv	r0, r1, r0
   1c984:	ldr	r1, [fp, #-8]
   1c988:	ldr	r2, [r1]
   1c98c:	ldr	r1, [r1, #4]
   1c990:	subs	r2, r0, r2
   1c994:	rscs	r0, r1, r0, asr #31
   1c998:	str	r2, [fp, #-120]	; 0xffffff88
   1c99c:	str	r0, [fp, #-124]	; 0xffffff84
   1c9a0:	bcs	1c9cc <ftello64@plt+0xb50c>
   1c9a4:	b	1c9a8 <ftello64@plt+0xb4e8>
   1c9a8:	ldr	r0, [fp, #-8]
   1c9ac:	ldr	r0, [r0]
   1c9b0:	ldr	r1, [fp, #-12]
   1c9b4:	mul	r0, r0, r1
   1c9b8:	uxtb	r0, r0
   1c9bc:	mov	r1, #0
   1c9c0:	str	r1, [fp, #-20]	; 0xffffffec
   1c9c4:	str	r0, [fp, #-24]	; 0xffffffe8
   1c9c8:	b	1df64 <ftello64@plt+0xcaa4>
   1c9cc:	ldr	r0, [fp, #-8]
   1c9d0:	ldr	r0, [r0]
   1c9d4:	ldr	r1, [fp, #-12]
   1c9d8:	mul	r0, r0, r1
   1c9dc:	uxtb	r0, r0
   1c9e0:	mov	r1, #0
   1c9e4:	str	r1, [fp, #-20]	; 0xffffffec
   1c9e8:	str	r0, [fp, #-24]	; 0xffffffe8
   1c9ec:	b	1df80 <ftello64@plt+0xcac0>
   1c9f0:	b	1cf2c <ftello64@plt+0xba6c>
   1c9f4:	b	1cca0 <ftello64@plt+0xb7e0>
   1c9f8:	ldr	r0, [fp, #-12]
   1c9fc:	cmp	r0, #0
   1ca00:	bge	1cb7c <ftello64@plt+0xb6bc>
   1ca04:	mov	r0, #1
   1ca08:	cmp	r0, #0
   1ca0c:	bne	1cac4 <ftello64@plt+0xb604>
   1ca10:	b	1ca14 <ftello64@plt+0xb554>
   1ca14:	b	1ca18 <ftello64@plt+0xb558>
   1ca18:	ldr	r0, [fp, #-8]
   1ca1c:	ldr	r1, [r0]
   1ca20:	ldr	r0, [r0, #4]
   1ca24:	ldr	r2, [fp, #-12]
   1ca28:	movw	r3, #32767	; 0x7fff
   1ca2c:	sdiv	r2, r3, r2
   1ca30:	subs	r1, r1, r2
   1ca34:	sbcs	r0, r0, r2, asr #31
   1ca38:	str	r1, [fp, #-128]	; 0xffffff80
   1ca3c:	str	r0, [fp, #-132]	; 0xffffff7c
   1ca40:	bcc	1cc58 <ftello64@plt+0xb798>
   1ca44:	b	1cc7c <ftello64@plt+0xb7bc>
   1ca48:	b	1ca4c <ftello64@plt+0xb58c>
   1ca4c:	ldr	r0, [pc, #2756]	; 1d518 <ftello64@plt+0xc058>
   1ca50:	ldr	r1, [fp, #-12]
   1ca54:	cmp	r1, r0
   1ca58:	blt	1ca70 <ftello64@plt+0xb5b0>
   1ca5c:	b	1ca7c <ftello64@plt+0xb5bc>
   1ca60:	ldr	r0, [fp, #-12]
   1ca64:	movw	r1, #0
   1ca68:	cmp	r1, r0
   1ca6c:	bge	1ca7c <ftello64@plt+0xb5bc>
   1ca70:	movw	r0, #0
   1ca74:	str	r0, [fp, #-136]	; 0xffffff78
   1ca78:	b	1ca94 <ftello64@plt+0xb5d4>
   1ca7c:	ldr	r0, [fp, #-12]
   1ca80:	movw	r1, #0
   1ca84:	sub	r0, r1, r0
   1ca88:	movw	r1, #32767	; 0x7fff
   1ca8c:	sdiv	r0, r1, r0
   1ca90:	str	r0, [fp, #-136]	; 0xffffff78
   1ca94:	ldr	r0, [fp, #-136]	; 0xffffff78
   1ca98:	ldr	r1, [fp, #-8]
   1ca9c:	ldr	r2, [r1]
   1caa0:	ldr	r1, [r1, #4]
   1caa4:	mvn	r1, r1
   1caa8:	mvn	r2, r2
   1caac:	subs	r2, r2, r0
   1cab0:	sbcs	r0, r1, r0, asr #31
   1cab4:	str	r2, [fp, #-140]	; 0xffffff74
   1cab8:	str	r0, [fp, #-144]	; 0xffffff70
   1cabc:	bcs	1cc58 <ftello64@plt+0xb798>
   1cac0:	b	1cc7c <ftello64@plt+0xb7bc>
   1cac4:	b	1cac8 <ftello64@plt+0xb608>
   1cac8:	b	1cb48 <ftello64@plt+0xb688>
   1cacc:	b	1cb48 <ftello64@plt+0xb688>
   1cad0:	ldr	r0, [fp, #-12]
   1cad4:	cmn	r0, #1
   1cad8:	bne	1cb48 <ftello64@plt+0xb688>
   1cadc:	b	1cb00 <ftello64@plt+0xb640>
   1cae0:	ldr	r0, [fp, #-8]
   1cae4:	ldr	r1, [r0]
   1cae8:	ldr	r0, [r0, #4]
   1caec:	eor	r1, r1, #32768	; 0x8000
   1caf0:	orr	r0, r1, r0
   1caf4:	cmp	r0, #0
   1caf8:	bne	1cc58 <ftello64@plt+0xb798>
   1cafc:	b	1cc7c <ftello64@plt+0xb7bc>
   1cb00:	ldr	r0, [fp, #-8]
   1cb04:	ldr	r1, [r0]
   1cb08:	ldr	r0, [r0, #4]
   1cb0c:	orr	r0, r1, r0
   1cb10:	cmp	r0, #0
   1cb14:	beq	1cc7c <ftello64@plt+0xb7bc>
   1cb18:	b	1cb1c <ftello64@plt+0xb65c>
   1cb1c:	ldr	r0, [fp, #-8]
   1cb20:	ldr	r1, [r0]
   1cb24:	ldr	r0, [r0, #4]
   1cb28:	subs	r1, r1, #1
   1cb2c:	sbc	r0, r0, #0
   1cb30:	lsr	r1, r1, #15
   1cb34:	orr	r1, r1, r0, lsl #17
   1cb38:	orr	r0, r1, r0, lsr #15
   1cb3c:	cmp	r0, #0
   1cb40:	bne	1cc58 <ftello64@plt+0xb798>
   1cb44:	b	1cc7c <ftello64@plt+0xb7bc>
   1cb48:	ldr	r0, [fp, #-12]
   1cb4c:	movw	r1, #32768	; 0x8000
   1cb50:	movt	r1, #65535	; 0xffff
   1cb54:	sdiv	r0, r1, r0
   1cb58:	ldr	r1, [fp, #-8]
   1cb5c:	ldr	r2, [r1]
   1cb60:	ldr	r1, [r1, #4]
   1cb64:	subs	r2, r0, r2
   1cb68:	rscs	r0, r1, r0, asr #31
   1cb6c:	str	r2, [fp, #-148]	; 0xffffff6c
   1cb70:	str	r0, [fp, #-152]	; 0xffffff68
   1cb74:	bcc	1cc58 <ftello64@plt+0xb798>
   1cb78:	b	1cc7c <ftello64@plt+0xb7bc>
   1cb7c:	ldr	r0, [fp, #-12]
   1cb80:	cmp	r0, #0
   1cb84:	bne	1cb8c <ftello64@plt+0xb6cc>
   1cb88:	b	1cc7c <ftello64@plt+0xb7bc>
   1cb8c:	mov	r0, #1
   1cb90:	cmp	r0, #0
   1cb94:	bne	1cc28 <ftello64@plt+0xb768>
   1cb98:	b	1cb9c <ftello64@plt+0xb6dc>
   1cb9c:	ldr	r0, [fp, #-8]
   1cba0:	ldr	r1, [r0]
   1cba4:	ldr	r0, [r0, #4]
   1cba8:	and	r0, r1, r0
   1cbac:	cmn	r0, #1
   1cbb0:	bne	1cbf0 <ftello64@plt+0xb730>
   1cbb4:	b	1cbb8 <ftello64@plt+0xb6f8>
   1cbb8:	b	1cbbc <ftello64@plt+0xb6fc>
   1cbbc:	ldr	r0, [pc, #4064]	; 1dba4 <ftello64@plt+0xc6e4>
   1cbc0:	ldr	r1, [fp, #-12]
   1cbc4:	add	r0, r1, r0
   1cbc8:	movw	r1, #0
   1cbcc:	cmp	r1, r0
   1cbd0:	blt	1cc58 <ftello64@plt+0xb798>
   1cbd4:	b	1cc7c <ftello64@plt+0xb7bc>
   1cbd8:	ldr	r0, [fp, #-12]
   1cbdc:	sub	r0, r0, #1
   1cbe0:	movw	r1, #32767	; 0x7fff
   1cbe4:	cmp	r1, r0
   1cbe8:	blt	1cc58 <ftello64@plt+0xb798>
   1cbec:	b	1cc7c <ftello64@plt+0xb7bc>
   1cbf0:	ldr	r0, [fp, #-8]
   1cbf4:	ldr	r2, [r0]
   1cbf8:	ldr	r3, [r0, #4]
   1cbfc:	movw	r0, #32768	; 0x8000
   1cc00:	movt	r0, #65535	; 0xffff
   1cc04:	mvn	r1, #0
   1cc08:	bl	22860 <ftello64@plt+0x113a0>
   1cc0c:	ldr	r2, [fp, #-12]
   1cc10:	subs	r0, r0, r2
   1cc14:	sbcs	r1, r1, r2, asr #31
   1cc18:	str	r0, [fp, #-156]	; 0xffffff64
   1cc1c:	str	r1, [fp, #-160]	; 0xffffff60
   1cc20:	bcc	1cc58 <ftello64@plt+0xb798>
   1cc24:	b	1cc7c <ftello64@plt+0xb7bc>
   1cc28:	ldr	r0, [fp, #-12]
   1cc2c:	movw	r1, #32767	; 0x7fff
   1cc30:	sdiv	r0, r1, r0
   1cc34:	ldr	r1, [fp, #-8]
   1cc38:	ldr	r2, [r1]
   1cc3c:	ldr	r1, [r1, #4]
   1cc40:	subs	r2, r0, r2
   1cc44:	rscs	r0, r1, r0, asr #31
   1cc48:	str	r2, [fp, #-164]	; 0xffffff5c
   1cc4c:	str	r0, [fp, #-168]	; 0xffffff58
   1cc50:	bcs	1cc7c <ftello64@plt+0xb7bc>
   1cc54:	b	1cc58 <ftello64@plt+0xb798>
   1cc58:	ldr	r0, [fp, #-8]
   1cc5c:	ldr	r0, [r0]
   1cc60:	ldr	r1, [fp, #-12]
   1cc64:	mul	r0, r0, r1
   1cc68:	sxth	r0, r0
   1cc6c:	asr	r1, r0, #31
   1cc70:	str	r0, [fp, #-24]	; 0xffffffe8
   1cc74:	str	r1, [fp, #-20]	; 0xffffffec
   1cc78:	b	1df64 <ftello64@plt+0xcaa4>
   1cc7c:	ldr	r0, [fp, #-8]
   1cc80:	ldr	r0, [r0]
   1cc84:	ldr	r1, [fp, #-12]
   1cc88:	mul	r0, r0, r1
   1cc8c:	sxth	r0, r0
   1cc90:	asr	r1, r0, #31
   1cc94:	str	r0, [fp, #-24]	; 0xffffffe8
   1cc98:	str	r1, [fp, #-20]	; 0xffffffec
   1cc9c:	b	1df80 <ftello64@plt+0xcac0>
   1cca0:	ldr	r0, [fp, #-12]
   1cca4:	cmp	r0, #0
   1cca8:	bge	1ce00 <ftello64@plt+0xb940>
   1ccac:	mov	r0, #1
   1ccb0:	cmp	r0, #0
   1ccb4:	bne	1cd6c <ftello64@plt+0xb8ac>
   1ccb8:	b	1ccbc <ftello64@plt+0xb7fc>
   1ccbc:	b	1ccc0 <ftello64@plt+0xb800>
   1ccc0:	ldr	r0, [fp, #-8]
   1ccc4:	ldr	r1, [r0]
   1ccc8:	ldr	r0, [r0, #4]
   1cccc:	ldr	r2, [fp, #-12]
   1ccd0:	movw	r3, #65535	; 0xffff
   1ccd4:	sdiv	r2, r3, r2
   1ccd8:	subs	r1, r1, r2
   1ccdc:	sbcs	r0, r0, r2, asr #31
   1cce0:	str	r1, [fp, #-172]	; 0xffffff54
   1cce4:	str	r0, [fp, #-176]	; 0xffffff50
   1cce8:	bcc	1cee4 <ftello64@plt+0xba24>
   1ccec:	b	1cf08 <ftello64@plt+0xba48>
   1ccf0:	b	1ccf4 <ftello64@plt+0xb834>
   1ccf4:	ldr	r0, [pc, #2076]	; 1d518 <ftello64@plt+0xc058>
   1ccf8:	ldr	r1, [fp, #-12]
   1ccfc:	cmp	r1, r0
   1cd00:	blt	1cd18 <ftello64@plt+0xb858>
   1cd04:	b	1cd24 <ftello64@plt+0xb864>
   1cd08:	ldr	r0, [fp, #-12]
   1cd0c:	movw	r1, #0
   1cd10:	cmp	r1, r0
   1cd14:	bge	1cd24 <ftello64@plt+0xb864>
   1cd18:	movw	r0, #0
   1cd1c:	str	r0, [fp, #-180]	; 0xffffff4c
   1cd20:	b	1cd3c <ftello64@plt+0xb87c>
   1cd24:	ldr	r0, [fp, #-12]
   1cd28:	movw	r1, #0
   1cd2c:	sub	r0, r1, r0
   1cd30:	movw	r1, #65535	; 0xffff
   1cd34:	sdiv	r0, r1, r0
   1cd38:	str	r0, [fp, #-180]	; 0xffffff4c
   1cd3c:	ldr	r0, [fp, #-180]	; 0xffffff4c
   1cd40:	ldr	r1, [fp, #-8]
   1cd44:	ldr	r2, [r1]
   1cd48:	ldr	r1, [r1, #4]
   1cd4c:	mvn	r1, r1
   1cd50:	mvn	r2, r2
   1cd54:	subs	r2, r2, r0
   1cd58:	sbcs	r0, r1, r0, asr #31
   1cd5c:	str	r2, [fp, #-184]	; 0xffffff48
   1cd60:	str	r0, [fp, #-188]	; 0xffffff44
   1cd64:	bcs	1cee4 <ftello64@plt+0xba24>
   1cd68:	b	1cf08 <ftello64@plt+0xba48>
   1cd6c:	b	1cd70 <ftello64@plt+0xb8b0>
   1cd70:	b	1cdd0 <ftello64@plt+0xb910>
   1cd74:	b	1cdd0 <ftello64@plt+0xb910>
   1cd78:	ldr	r0, [fp, #-12]
   1cd7c:	cmn	r0, #1
   1cd80:	bne	1cdd0 <ftello64@plt+0xb910>
   1cd84:	b	1cda4 <ftello64@plt+0xb8e4>
   1cd88:	ldr	r0, [fp, #-8]
   1cd8c:	ldr	r1, [r0]
   1cd90:	ldr	r0, [r0, #4]
   1cd94:	orr	r0, r1, r0
   1cd98:	cmp	r0, #0
   1cd9c:	bne	1cee4 <ftello64@plt+0xba24>
   1cda0:	b	1cf08 <ftello64@plt+0xba48>
   1cda4:	ldr	r0, [fp, #-8]
   1cda8:	ldr	r1, [r0]
   1cdac:	ldr	r0, [r0, #4]
   1cdb0:	orr	r0, r1, r0
   1cdb4:	cmp	r0, #0
   1cdb8:	beq	1cf08 <ftello64@plt+0xba48>
   1cdbc:	b	1cdc0 <ftello64@plt+0xb900>
   1cdc0:	mov	r0, #0
   1cdc4:	cmp	r0, #0
   1cdc8:	bne	1cee4 <ftello64@plt+0xba24>
   1cdcc:	b	1cf08 <ftello64@plt+0xba48>
   1cdd0:	ldr	r0, [fp, #-12]
   1cdd4:	mov	r1, #0
   1cdd8:	sdiv	r0, r1, r0
   1cddc:	ldr	r1, [fp, #-8]
   1cde0:	ldr	r2, [r1]
   1cde4:	ldr	r1, [r1, #4]
   1cde8:	subs	r2, r0, r2
   1cdec:	rscs	r0, r1, r0, asr #31
   1cdf0:	str	r2, [fp, #-192]	; 0xffffff40
   1cdf4:	str	r0, [fp, #-196]	; 0xffffff3c
   1cdf8:	bcc	1cee4 <ftello64@plt+0xba24>
   1cdfc:	b	1cf08 <ftello64@plt+0xba48>
   1ce00:	ldr	r0, [fp, #-12]
   1ce04:	cmp	r0, #0
   1ce08:	bne	1ce10 <ftello64@plt+0xb950>
   1ce0c:	b	1cf08 <ftello64@plt+0xba48>
   1ce10:	mov	r0, #1
   1ce14:	cmp	r0, #0
   1ce18:	bne	1ceb4 <ftello64@plt+0xb9f4>
   1ce1c:	b	1ce20 <ftello64@plt+0xb960>
   1ce20:	b	1ce28 <ftello64@plt+0xb968>
   1ce24:	b	1ce2c <ftello64@plt+0xb96c>
   1ce28:	b	1ce7c <ftello64@plt+0xb9bc>
   1ce2c:	ldr	r0, [fp, #-8]
   1ce30:	ldr	r1, [r0]
   1ce34:	ldr	r0, [r0, #4]
   1ce38:	and	r0, r1, r0
   1ce3c:	cmn	r0, #1
   1ce40:	bne	1ce7c <ftello64@plt+0xb9bc>
   1ce44:	b	1ce48 <ftello64@plt+0xb988>
   1ce48:	b	1ce4c <ftello64@plt+0xb98c>
   1ce4c:	ldr	r0, [fp, #-12]
   1ce50:	add	r0, r0, #0
   1ce54:	movw	r1, #0
   1ce58:	cmp	r1, r0
   1ce5c:	blt	1cee4 <ftello64@plt+0xba24>
   1ce60:	b	1cf08 <ftello64@plt+0xba48>
   1ce64:	ldr	r0, [fp, #-12]
   1ce68:	sub	r0, r0, #1
   1ce6c:	mvn	r1, #0
   1ce70:	cmp	r1, r0
   1ce74:	blt	1cee4 <ftello64@plt+0xba24>
   1ce78:	b	1cf08 <ftello64@plt+0xba48>
   1ce7c:	ldr	r0, [fp, #-8]
   1ce80:	ldr	r2, [r0]
   1ce84:	ldr	r3, [r0, #4]
   1ce88:	mov	r0, #0
   1ce8c:	str	r0, [fp, #-200]	; 0xffffff38
   1ce90:	ldr	r1, [fp, #-200]	; 0xffffff38
   1ce94:	bl	22860 <ftello64@plt+0x113a0>
   1ce98:	ldr	r2, [fp, #-12]
   1ce9c:	subs	r0, r0, r2
   1cea0:	sbcs	r1, r1, r2, asr #31
   1cea4:	str	r0, [fp, #-204]	; 0xffffff34
   1cea8:	str	r1, [fp, #-208]	; 0xffffff30
   1ceac:	bcc	1cee4 <ftello64@plt+0xba24>
   1ceb0:	b	1cf08 <ftello64@plt+0xba48>
   1ceb4:	ldr	r0, [fp, #-12]
   1ceb8:	movw	r1, #65535	; 0xffff
   1cebc:	sdiv	r0, r1, r0
   1cec0:	ldr	r1, [fp, #-8]
   1cec4:	ldr	r2, [r1]
   1cec8:	ldr	r1, [r1, #4]
   1cecc:	subs	r2, r0, r2
   1ced0:	rscs	r0, r1, r0, asr #31
   1ced4:	str	r2, [fp, #-212]	; 0xffffff2c
   1ced8:	str	r0, [fp, #-216]	; 0xffffff28
   1cedc:	bcs	1cf08 <ftello64@plt+0xba48>
   1cee0:	b	1cee4 <ftello64@plt+0xba24>
   1cee4:	ldr	r0, [fp, #-8]
   1cee8:	ldr	r0, [r0]
   1ceec:	ldr	r1, [fp, #-12]
   1cef0:	mul	r0, r0, r1
   1cef4:	uxth	r0, r0
   1cef8:	mov	r1, #0
   1cefc:	str	r1, [fp, #-20]	; 0xffffffec
   1cf00:	str	r0, [fp, #-24]	; 0xffffffe8
   1cf04:	b	1df64 <ftello64@plt+0xcaa4>
   1cf08:	ldr	r0, [fp, #-8]
   1cf0c:	ldr	r0, [r0]
   1cf10:	ldr	r1, [fp, #-12]
   1cf14:	mul	r0, r0, r1
   1cf18:	uxth	r0, r0
   1cf1c:	mov	r1, #0
   1cf20:	str	r1, [fp, #-20]	; 0xffffffec
   1cf24:	str	r0, [fp, #-24]	; 0xffffffe8
   1cf28:	b	1df80 <ftello64@plt+0xcac0>
   1cf2c:	b	1d444 <ftello64@plt+0xbf84>
   1cf30:	b	1d1c0 <ftello64@plt+0xbd00>
   1cf34:	ldr	r0, [fp, #-12]
   1cf38:	cmp	r0, #0
   1cf3c:	bge	1d0ac <ftello64@plt+0xbbec>
   1cf40:	mov	r0, #1
   1cf44:	cmp	r0, #0
   1cf48:	bne	1d000 <ftello64@plt+0xbb40>
   1cf4c:	b	1cf50 <ftello64@plt+0xba90>
   1cf50:	b	1cf54 <ftello64@plt+0xba94>
   1cf54:	ldr	r0, [fp, #-8]
   1cf58:	ldr	r1, [r0]
   1cf5c:	ldr	r0, [r0, #4]
   1cf60:	ldr	r2, [fp, #-12]
   1cf64:	mvn	r3, #-2147483648	; 0x80000000
   1cf68:	sdiv	r2, r3, r2
   1cf6c:	subs	r1, r1, r2
   1cf70:	sbcs	r0, r0, r2, asr #31
   1cf74:	str	r1, [fp, #-220]	; 0xffffff24
   1cf78:	str	r0, [fp, #-224]	; 0xffffff20
   1cf7c:	bcc	1d180 <ftello64@plt+0xbcc0>
   1cf80:	b	1d1a0 <ftello64@plt+0xbce0>
   1cf84:	b	1cf88 <ftello64@plt+0xbac8>
   1cf88:	ldr	r0, [pc, #1416]	; 1d518 <ftello64@plt+0xc058>
   1cf8c:	ldr	r1, [fp, #-12]
   1cf90:	cmp	r1, r0
   1cf94:	blt	1cfac <ftello64@plt+0xbaec>
   1cf98:	b	1cfb8 <ftello64@plt+0xbaf8>
   1cf9c:	ldr	r0, [fp, #-12]
   1cfa0:	movw	r1, #0
   1cfa4:	cmp	r1, r0
   1cfa8:	bge	1cfb8 <ftello64@plt+0xbaf8>
   1cfac:	movw	r0, #0
   1cfb0:	str	r0, [fp, #-228]	; 0xffffff1c
   1cfb4:	b	1cfd0 <ftello64@plt+0xbb10>
   1cfb8:	ldr	r0, [pc, #4076]	; 1dfac <ftello64@plt+0xcaec>
   1cfbc:	ldr	r1, [fp, #-12]
   1cfc0:	movw	r2, #0
   1cfc4:	sub	r1, r2, r1
   1cfc8:	sdiv	r0, r0, r1
   1cfcc:	str	r0, [fp, #-228]	; 0xffffff1c
   1cfd0:	ldr	r0, [fp, #-228]	; 0xffffff1c
   1cfd4:	ldr	r1, [fp, #-8]
   1cfd8:	ldr	r2, [r1]
   1cfdc:	ldr	r1, [r1, #4]
   1cfe0:	mvn	r1, r1
   1cfe4:	mvn	r2, r2
   1cfe8:	subs	r2, r2, r0
   1cfec:	sbcs	r0, r1, r0, asr #31
   1cff0:	str	r2, [fp, #-232]	; 0xffffff18
   1cff4:	str	r0, [fp, #-236]	; 0xffffff14
   1cff8:	bcs	1d180 <ftello64@plt+0xbcc0>
   1cffc:	b	1d1a0 <ftello64@plt+0xbce0>
   1d000:	ldr	r0, [fp, #-12]
   1d004:	cmn	r0, #1
   1d008:	bne	1d07c <ftello64@plt+0xbbbc>
   1d00c:	b	1d030 <ftello64@plt+0xbb70>
   1d010:	ldr	r0, [fp, #-8]
   1d014:	ldr	r1, [r0]
   1d018:	ldr	r0, [r0, #4]
   1d01c:	eor	r1, r1, #-2147483648	; 0x80000000
   1d020:	orr	r0, r1, r0
   1d024:	cmp	r0, #0
   1d028:	bne	1d180 <ftello64@plt+0xbcc0>
   1d02c:	b	1d1a0 <ftello64@plt+0xbce0>
   1d030:	ldr	r0, [fp, #-8]
   1d034:	ldr	r1, [r0]
   1d038:	ldr	r0, [r0, #4]
   1d03c:	orr	r0, r1, r0
   1d040:	cmp	r0, #0
   1d044:	beq	1d1a0 <ftello64@plt+0xbce0>
   1d048:	b	1d04c <ftello64@plt+0xbb8c>
   1d04c:	ldr	r0, [fp, #-8]
   1d050:	ldr	r1, [r0]
   1d054:	ldr	r0, [r0, #4]
   1d058:	subs	r1, r1, #1
   1d05c:	sbc	r0, r0, #0
   1d060:	mvn	r2, #-2147483648	; 0x80000000
   1d064:	subs	r1, r2, r1
   1d068:	rscs	r0, r0, #0
   1d06c:	str	r1, [fp, #-240]	; 0xffffff10
   1d070:	str	r0, [fp, #-244]	; 0xffffff0c
   1d074:	bcc	1d180 <ftello64@plt+0xbcc0>
   1d078:	b	1d1a0 <ftello64@plt+0xbce0>
   1d07c:	ldr	r0, [fp, #-12]
   1d080:	mov	r1, #-2147483648	; 0x80000000
   1d084:	sdiv	r0, r1, r0
   1d088:	ldr	r1, [fp, #-8]
   1d08c:	ldr	r2, [r1]
   1d090:	ldr	r1, [r1, #4]
   1d094:	subs	r2, r0, r2
   1d098:	rscs	r0, r1, r0, asr #31
   1d09c:	str	r2, [fp, #-248]	; 0xffffff08
   1d0a0:	str	r0, [fp, #-252]	; 0xffffff04
   1d0a4:	bcc	1d180 <ftello64@plt+0xbcc0>
   1d0a8:	b	1d1a0 <ftello64@plt+0xbce0>
   1d0ac:	ldr	r0, [fp, #-12]
   1d0b0:	cmp	r0, #0
   1d0b4:	bne	1d0bc <ftello64@plt+0xbbfc>
   1d0b8:	b	1d1a0 <ftello64@plt+0xbce0>
   1d0bc:	mov	r0, #1
   1d0c0:	cmp	r0, #0
   1d0c4:	bne	1d150 <ftello64@plt+0xbc90>
   1d0c8:	b	1d0cc <ftello64@plt+0xbc0c>
   1d0cc:	ldr	r0, [fp, #-8]
   1d0d0:	ldr	r1, [r0]
   1d0d4:	ldr	r0, [r0, #4]
   1d0d8:	and	r0, r1, r0
   1d0dc:	cmn	r0, #1
   1d0e0:	bne	1d11c <ftello64@plt+0xbc5c>
   1d0e4:	b	1d0e8 <ftello64@plt+0xbc28>
   1d0e8:	b	1d0ec <ftello64@plt+0xbc2c>
   1d0ec:	ldr	r0, [fp, #-12]
   1d0f0:	add	r0, r0, #-2147483648	; 0x80000000
   1d0f4:	movw	r1, #0
   1d0f8:	cmp	r1, r0
   1d0fc:	blt	1d180 <ftello64@plt+0xbcc0>
   1d100:	b	1d1a0 <ftello64@plt+0xbce0>
   1d104:	ldr	r0, [pc, #3744]	; 1dfac <ftello64@plt+0xcaec>
   1d108:	ldr	r1, [fp, #-12]
   1d10c:	sub	r1, r1, #1
   1d110:	cmp	r0, r1
   1d114:	blt	1d180 <ftello64@plt+0xbcc0>
   1d118:	b	1d1a0 <ftello64@plt+0xbce0>
   1d11c:	ldr	r0, [fp, #-8]
   1d120:	ldr	r2, [r0]
   1d124:	ldr	r3, [r0, #4]
   1d128:	mov	r0, #-2147483648	; 0x80000000
   1d12c:	mvn	r1, #0
   1d130:	bl	22860 <ftello64@plt+0x113a0>
   1d134:	ldr	r2, [fp, #-12]
   1d138:	subs	r0, r0, r2
   1d13c:	sbcs	r1, r1, r2, asr #31
   1d140:	str	r0, [fp, #-256]	; 0xffffff00
   1d144:	str	r1, [fp, #-260]	; 0xfffffefc
   1d148:	bcc	1d180 <ftello64@plt+0xbcc0>
   1d14c:	b	1d1a0 <ftello64@plt+0xbce0>
   1d150:	ldr	r0, [fp, #-12]
   1d154:	mvn	r1, #-2147483648	; 0x80000000
   1d158:	sdiv	r0, r1, r0
   1d15c:	ldr	r1, [fp, #-8]
   1d160:	ldr	r2, [r1]
   1d164:	ldr	r1, [r1, #4]
   1d168:	subs	r2, r0, r2
   1d16c:	rscs	r0, r1, r0, asr #31
   1d170:	str	r2, [fp, #-264]	; 0xfffffef8
   1d174:	str	r0, [fp, #-268]	; 0xfffffef4
   1d178:	bcs	1d1a0 <ftello64@plt+0xbce0>
   1d17c:	b	1d180 <ftello64@plt+0xbcc0>
   1d180:	ldr	r0, [fp, #-8]
   1d184:	ldr	r0, [r0]
   1d188:	ldr	r1, [fp, #-12]
   1d18c:	mul	r0, r0, r1
   1d190:	asr	r1, r0, #31
   1d194:	str	r0, [fp, #-24]	; 0xffffffe8
   1d198:	str	r1, [fp, #-20]	; 0xffffffec
   1d19c:	b	1df64 <ftello64@plt+0xcaa4>
   1d1a0:	ldr	r0, [fp, #-8]
   1d1a4:	ldr	r0, [r0]
   1d1a8:	ldr	r1, [fp, #-12]
   1d1ac:	mul	r0, r0, r1
   1d1b0:	asr	r1, r0, #31
   1d1b4:	str	r0, [fp, #-24]	; 0xffffffe8
   1d1b8:	str	r1, [fp, #-20]	; 0xffffffec
   1d1bc:	b	1df80 <ftello64@plt+0xcac0>
   1d1c0:	ldr	r0, [fp, #-12]
   1d1c4:	cmp	r0, #0
   1d1c8:	bge	1d320 <ftello64@plt+0xbe60>
   1d1cc:	mov	r0, #1
   1d1d0:	cmp	r0, #0
   1d1d4:	bne	1d28c <ftello64@plt+0xbdcc>
   1d1d8:	b	1d1dc <ftello64@plt+0xbd1c>
   1d1dc:	b	1d210 <ftello64@plt+0xbd50>
   1d1e0:	ldr	r0, [fp, #-8]
   1d1e4:	ldr	r1, [r0]
   1d1e8:	ldr	r0, [r0, #4]
   1d1ec:	ldr	r2, [fp, #-12]
   1d1f0:	mvn	r3, #0
   1d1f4:	udiv	r2, r3, r2
   1d1f8:	subs	r1, r1, r2
   1d1fc:	sbcs	r0, r0, #0
   1d200:	str	r1, [fp, #-272]	; 0xfffffef0
   1d204:	str	r0, [fp, #-276]	; 0xfffffeec
   1d208:	bcc	1d404 <ftello64@plt+0xbf44>
   1d20c:	b	1d424 <ftello64@plt+0xbf64>
   1d210:	b	1d214 <ftello64@plt+0xbd54>
   1d214:	ldr	r0, [pc, #3468]	; 1dfa8 <ftello64@plt+0xcae8>
   1d218:	ldr	r1, [fp, #-12]
   1d21c:	cmp	r1, r0
   1d220:	blt	1d238 <ftello64@plt+0xbd78>
   1d224:	b	1d244 <ftello64@plt+0xbd84>
   1d228:	ldr	r0, [fp, #-12]
   1d22c:	movw	r1, #0
   1d230:	cmp	r1, r0
   1d234:	bge	1d244 <ftello64@plt+0xbd84>
   1d238:	movw	r0, #1
   1d23c:	str	r0, [fp, #-280]	; 0xfffffee8
   1d240:	b	1d25c <ftello64@plt+0xbd9c>
   1d244:	ldr	r0, [fp, #-12]
   1d248:	movw	r1, #0
   1d24c:	sub	r0, r1, r0
   1d250:	mvn	r1, #0
   1d254:	udiv	r0, r1, r0
   1d258:	str	r0, [fp, #-280]	; 0xfffffee8
   1d25c:	ldr	r0, [fp, #-280]	; 0xfffffee8
   1d260:	ldr	r1, [fp, #-8]
   1d264:	ldr	r2, [r1]
   1d268:	ldr	r1, [r1, #4]
   1d26c:	mvn	r1, r1
   1d270:	mvn	r2, r2
   1d274:	subs	r0, r2, r0
   1d278:	sbcs	r1, r1, #0
   1d27c:	str	r0, [sp, #284]	; 0x11c
   1d280:	str	r1, [sp, #280]	; 0x118
   1d284:	bcs	1d404 <ftello64@plt+0xbf44>
   1d288:	b	1d424 <ftello64@plt+0xbf64>
   1d28c:	b	1d290 <ftello64@plt+0xbdd0>
   1d290:	b	1d2f0 <ftello64@plt+0xbe30>
   1d294:	b	1d2f0 <ftello64@plt+0xbe30>
   1d298:	ldr	r0, [fp, #-12]
   1d29c:	cmn	r0, #1
   1d2a0:	bne	1d2f0 <ftello64@plt+0xbe30>
   1d2a4:	b	1d2c4 <ftello64@plt+0xbe04>
   1d2a8:	ldr	r0, [fp, #-8]
   1d2ac:	ldr	r1, [r0]
   1d2b0:	ldr	r0, [r0, #4]
   1d2b4:	orr	r0, r1, r0
   1d2b8:	cmp	r0, #0
   1d2bc:	bne	1d404 <ftello64@plt+0xbf44>
   1d2c0:	b	1d424 <ftello64@plt+0xbf64>
   1d2c4:	ldr	r0, [fp, #-8]
   1d2c8:	ldr	r1, [r0]
   1d2cc:	ldr	r0, [r0, #4]
   1d2d0:	orr	r0, r1, r0
   1d2d4:	cmp	r0, #0
   1d2d8:	beq	1d424 <ftello64@plt+0xbf64>
   1d2dc:	b	1d2e0 <ftello64@plt+0xbe20>
   1d2e0:	mov	r0, #0
   1d2e4:	cmp	r0, #0
   1d2e8:	bne	1d404 <ftello64@plt+0xbf44>
   1d2ec:	b	1d424 <ftello64@plt+0xbf64>
   1d2f0:	ldr	r0, [fp, #-12]
   1d2f4:	mov	r1, #0
   1d2f8:	sdiv	r0, r1, r0
   1d2fc:	ldr	r1, [fp, #-8]
   1d300:	ldr	r2, [r1]
   1d304:	ldr	r1, [r1, #4]
   1d308:	subs	r2, r0, r2
   1d30c:	rscs	r0, r1, r0, asr #31
   1d310:	str	r2, [sp, #276]	; 0x114
   1d314:	str	r0, [sp, #272]	; 0x110
   1d318:	bcc	1d404 <ftello64@plt+0xbf44>
   1d31c:	b	1d424 <ftello64@plt+0xbf64>
   1d320:	ldr	r0, [fp, #-12]
   1d324:	cmp	r0, #0
   1d328:	bne	1d330 <ftello64@plt+0xbe70>
   1d32c:	b	1d424 <ftello64@plt+0xbf64>
   1d330:	mov	r0, #1
   1d334:	cmp	r0, #0
   1d338:	bne	1d3d4 <ftello64@plt+0xbf14>
   1d33c:	b	1d340 <ftello64@plt+0xbe80>
   1d340:	b	1d348 <ftello64@plt+0xbe88>
   1d344:	b	1d34c <ftello64@plt+0xbe8c>
   1d348:	b	1d39c <ftello64@plt+0xbedc>
   1d34c:	ldr	r0, [fp, #-8]
   1d350:	ldr	r1, [r0]
   1d354:	ldr	r0, [r0, #4]
   1d358:	and	r0, r1, r0
   1d35c:	cmn	r0, #1
   1d360:	bne	1d39c <ftello64@plt+0xbedc>
   1d364:	b	1d368 <ftello64@plt+0xbea8>
   1d368:	b	1d36c <ftello64@plt+0xbeac>
   1d36c:	ldr	r0, [fp, #-12]
   1d370:	add	r0, r0, #0
   1d374:	movw	r1, #0
   1d378:	cmp	r1, r0
   1d37c:	blt	1d404 <ftello64@plt+0xbf44>
   1d380:	b	1d424 <ftello64@plt+0xbf64>
   1d384:	ldr	r0, [fp, #-12]
   1d388:	sub	r0, r0, #1
   1d38c:	mvn	r1, #0
   1d390:	cmp	r1, r0
   1d394:	blt	1d404 <ftello64@plt+0xbf44>
   1d398:	b	1d424 <ftello64@plt+0xbf64>
   1d39c:	ldr	r0, [fp, #-8]
   1d3a0:	ldr	r2, [r0]
   1d3a4:	ldr	r3, [r0, #4]
   1d3a8:	mov	r0, #0
   1d3ac:	str	r0, [sp, #268]	; 0x10c
   1d3b0:	ldr	r1, [sp, #268]	; 0x10c
   1d3b4:	bl	22860 <ftello64@plt+0x113a0>
   1d3b8:	ldr	r2, [fp, #-12]
   1d3bc:	subs	r0, r0, r2
   1d3c0:	sbcs	r1, r1, r2, asr #31
   1d3c4:	str	r0, [sp, #264]	; 0x108
   1d3c8:	str	r1, [sp, #260]	; 0x104
   1d3cc:	bcc	1d404 <ftello64@plt+0xbf44>
   1d3d0:	b	1d424 <ftello64@plt+0xbf64>
   1d3d4:	ldr	r0, [fp, #-12]
   1d3d8:	mvn	r1, #0
   1d3dc:	udiv	r0, r1, r0
   1d3e0:	ldr	r1, [fp, #-8]
   1d3e4:	ldr	r2, [r1]
   1d3e8:	ldr	r1, [r1, #4]
   1d3ec:	subs	r0, r0, r2
   1d3f0:	rscs	r1, r1, #0
   1d3f4:	str	r0, [sp, #256]	; 0x100
   1d3f8:	str	r1, [sp, #252]	; 0xfc
   1d3fc:	bcs	1d424 <ftello64@plt+0xbf64>
   1d400:	b	1d404 <ftello64@plt+0xbf44>
   1d404:	ldr	r0, [fp, #-8]
   1d408:	ldr	r0, [r0]
   1d40c:	ldr	r1, [fp, #-12]
   1d410:	mul	r0, r0, r1
   1d414:	mov	r1, #0
   1d418:	str	r1, [fp, #-20]	; 0xffffffec
   1d41c:	str	r0, [fp, #-24]	; 0xffffffe8
   1d420:	b	1df64 <ftello64@plt+0xcaa4>
   1d424:	ldr	r0, [fp, #-8]
   1d428:	ldr	r0, [r0]
   1d42c:	ldr	r1, [fp, #-12]
   1d430:	mul	r0, r0, r1
   1d434:	mov	r1, #0
   1d438:	str	r1, [fp, #-20]	; 0xffffffec
   1d43c:	str	r0, [fp, #-24]	; 0xffffffe8
   1d440:	b	1df80 <ftello64@plt+0xcac0>
   1d444:	b	1d960 <ftello64@plt+0xc4a0>
   1d448:	b	1d6dc <ftello64@plt+0xc21c>
   1d44c:	ldr	r0, [fp, #-12]
   1d450:	cmp	r0, #0
   1d454:	bge	1d5c8 <ftello64@plt+0xc108>
   1d458:	mov	r0, #1
   1d45c:	cmp	r0, #0
   1d460:	bne	1d51c <ftello64@plt+0xc05c>
   1d464:	b	1d468 <ftello64@plt+0xbfa8>
   1d468:	b	1d46c <ftello64@plt+0xbfac>
   1d46c:	ldr	r0, [fp, #-8]
   1d470:	ldr	r1, [r0]
   1d474:	ldr	r0, [r0, #4]
   1d478:	ldr	r2, [fp, #-12]
   1d47c:	mvn	r3, #-2147483648	; 0x80000000
   1d480:	sdiv	r2, r3, r2
   1d484:	subs	r1, r1, r2
   1d488:	sbcs	r0, r0, r2, asr #31
   1d48c:	str	r1, [sp, #248]	; 0xf8
   1d490:	str	r0, [sp, #244]	; 0xf4
   1d494:	bcc	1d69c <ftello64@plt+0xc1dc>
   1d498:	b	1d6bc <ftello64@plt+0xc1fc>
   1d49c:	b	1d4a0 <ftello64@plt+0xbfe0>
   1d4a0:	ldr	r0, [pc, #2816]	; 1dfa8 <ftello64@plt+0xcae8>
   1d4a4:	ldr	r1, [fp, #-12]
   1d4a8:	cmp	r1, r0
   1d4ac:	blt	1d4c4 <ftello64@plt+0xc004>
   1d4b0:	b	1d4d0 <ftello64@plt+0xc010>
   1d4b4:	ldr	r0, [fp, #-12]
   1d4b8:	movw	r1, #0
   1d4bc:	cmp	r1, r0
   1d4c0:	bge	1d4d0 <ftello64@plt+0xc010>
   1d4c4:	movw	r0, #0
   1d4c8:	str	r0, [sp, #240]	; 0xf0
   1d4cc:	b	1d4e8 <ftello64@plt+0xc028>
   1d4d0:	ldr	r0, [pc, #2772]	; 1dfac <ftello64@plt+0xcaec>
   1d4d4:	ldr	r1, [fp, #-12]
   1d4d8:	movw	r2, #0
   1d4dc:	sub	r1, r2, r1
   1d4e0:	sdiv	r0, r0, r1
   1d4e4:	str	r0, [sp, #240]	; 0xf0
   1d4e8:	ldr	r0, [sp, #240]	; 0xf0
   1d4ec:	ldr	r1, [fp, #-8]
   1d4f0:	ldr	r2, [r1]
   1d4f4:	ldr	r1, [r1, #4]
   1d4f8:	mvn	r1, r1
   1d4fc:	mvn	r2, r2
   1d500:	subs	r2, r2, r0
   1d504:	sbcs	r0, r1, r0, asr #31
   1d508:	str	r2, [sp, #236]	; 0xec
   1d50c:	str	r0, [sp, #232]	; 0xe8
   1d510:	bcs	1d69c <ftello64@plt+0xc1dc>
   1d514:	b	1d6bc <ftello64@plt+0xc1fc>
   1d518:	andhi	r0, r0, r1
   1d51c:	ldr	r0, [fp, #-12]
   1d520:	cmn	r0, #1
   1d524:	bne	1d598 <ftello64@plt+0xc0d8>
   1d528:	b	1d54c <ftello64@plt+0xc08c>
   1d52c:	ldr	r0, [fp, #-8]
   1d530:	ldr	r1, [r0]
   1d534:	ldr	r0, [r0, #4]
   1d538:	eor	r1, r1, #-2147483648	; 0x80000000
   1d53c:	orr	r0, r1, r0
   1d540:	cmp	r0, #0
   1d544:	bne	1d69c <ftello64@plt+0xc1dc>
   1d548:	b	1d6bc <ftello64@plt+0xc1fc>
   1d54c:	ldr	r0, [fp, #-8]
   1d550:	ldr	r1, [r0]
   1d554:	ldr	r0, [r0, #4]
   1d558:	orr	r0, r1, r0
   1d55c:	cmp	r0, #0
   1d560:	beq	1d6bc <ftello64@plt+0xc1fc>
   1d564:	b	1d568 <ftello64@plt+0xc0a8>
   1d568:	ldr	r0, [fp, #-8]
   1d56c:	ldr	r1, [r0]
   1d570:	ldr	r0, [r0, #4]
   1d574:	subs	r1, r1, #1
   1d578:	sbc	r0, r0, #0
   1d57c:	mvn	r2, #-2147483648	; 0x80000000
   1d580:	subs	r1, r2, r1
   1d584:	rscs	r0, r0, #0
   1d588:	str	r1, [sp, #228]	; 0xe4
   1d58c:	str	r0, [sp, #224]	; 0xe0
   1d590:	bcc	1d69c <ftello64@plt+0xc1dc>
   1d594:	b	1d6bc <ftello64@plt+0xc1fc>
   1d598:	ldr	r0, [fp, #-12]
   1d59c:	mov	r1, #-2147483648	; 0x80000000
   1d5a0:	sdiv	r0, r1, r0
   1d5a4:	ldr	r1, [fp, #-8]
   1d5a8:	ldr	r2, [r1]
   1d5ac:	ldr	r1, [r1, #4]
   1d5b0:	subs	r2, r0, r2
   1d5b4:	rscs	r0, r1, r0, asr #31
   1d5b8:	str	r2, [sp, #220]	; 0xdc
   1d5bc:	str	r0, [sp, #216]	; 0xd8
   1d5c0:	bcc	1d69c <ftello64@plt+0xc1dc>
   1d5c4:	b	1d6bc <ftello64@plt+0xc1fc>
   1d5c8:	ldr	r0, [fp, #-12]
   1d5cc:	cmp	r0, #0
   1d5d0:	bne	1d5d8 <ftello64@plt+0xc118>
   1d5d4:	b	1d6bc <ftello64@plt+0xc1fc>
   1d5d8:	mov	r0, #1
   1d5dc:	cmp	r0, #0
   1d5e0:	bne	1d66c <ftello64@plt+0xc1ac>
   1d5e4:	b	1d5e8 <ftello64@plt+0xc128>
   1d5e8:	ldr	r0, [fp, #-8]
   1d5ec:	ldr	r1, [r0]
   1d5f0:	ldr	r0, [r0, #4]
   1d5f4:	and	r0, r1, r0
   1d5f8:	cmn	r0, #1
   1d5fc:	bne	1d638 <ftello64@plt+0xc178>
   1d600:	b	1d604 <ftello64@plt+0xc144>
   1d604:	b	1d608 <ftello64@plt+0xc148>
   1d608:	ldr	r0, [fp, #-12]
   1d60c:	add	r0, r0, #-2147483648	; 0x80000000
   1d610:	movw	r1, #0
   1d614:	cmp	r1, r0
   1d618:	blt	1d69c <ftello64@plt+0xc1dc>
   1d61c:	b	1d6bc <ftello64@plt+0xc1fc>
   1d620:	ldr	r0, [pc, #2436]	; 1dfac <ftello64@plt+0xcaec>
   1d624:	ldr	r1, [fp, #-12]
   1d628:	sub	r1, r1, #1
   1d62c:	cmp	r0, r1
   1d630:	blt	1d69c <ftello64@plt+0xc1dc>
   1d634:	b	1d6bc <ftello64@plt+0xc1fc>
   1d638:	ldr	r0, [fp, #-8]
   1d63c:	ldr	r2, [r0]
   1d640:	ldr	r3, [r0, #4]
   1d644:	mov	r0, #-2147483648	; 0x80000000
   1d648:	mvn	r1, #0
   1d64c:	bl	22860 <ftello64@plt+0x113a0>
   1d650:	ldr	r2, [fp, #-12]
   1d654:	subs	r0, r0, r2
   1d658:	sbcs	r1, r1, r2, asr #31
   1d65c:	str	r0, [sp, #212]	; 0xd4
   1d660:	str	r1, [sp, #208]	; 0xd0
   1d664:	bcc	1d69c <ftello64@plt+0xc1dc>
   1d668:	b	1d6bc <ftello64@plt+0xc1fc>
   1d66c:	ldr	r0, [fp, #-12]
   1d670:	mvn	r1, #-2147483648	; 0x80000000
   1d674:	sdiv	r0, r1, r0
   1d678:	ldr	r1, [fp, #-8]
   1d67c:	ldr	r2, [r1]
   1d680:	ldr	r1, [r1, #4]
   1d684:	subs	r2, r0, r2
   1d688:	rscs	r0, r1, r0, asr #31
   1d68c:	str	r2, [sp, #204]	; 0xcc
   1d690:	str	r0, [sp, #200]	; 0xc8
   1d694:	bcs	1d6bc <ftello64@plt+0xc1fc>
   1d698:	b	1d69c <ftello64@plt+0xc1dc>
   1d69c:	ldr	r0, [fp, #-8]
   1d6a0:	ldr	r0, [r0]
   1d6a4:	ldr	r1, [fp, #-12]
   1d6a8:	mul	r0, r0, r1
   1d6ac:	asr	r1, r0, #31
   1d6b0:	str	r0, [fp, #-24]	; 0xffffffe8
   1d6b4:	str	r1, [fp, #-20]	; 0xffffffec
   1d6b8:	b	1df64 <ftello64@plt+0xcaa4>
   1d6bc:	ldr	r0, [fp, #-8]
   1d6c0:	ldr	r0, [r0]
   1d6c4:	ldr	r1, [fp, #-12]
   1d6c8:	mul	r0, r0, r1
   1d6cc:	asr	r1, r0, #31
   1d6d0:	str	r0, [fp, #-24]	; 0xffffffe8
   1d6d4:	str	r1, [fp, #-20]	; 0xffffffec
   1d6d8:	b	1df80 <ftello64@plt+0xcac0>
   1d6dc:	ldr	r0, [fp, #-12]
   1d6e0:	cmp	r0, #0
   1d6e4:	bge	1d83c <ftello64@plt+0xc37c>
   1d6e8:	mov	r0, #1
   1d6ec:	cmp	r0, #0
   1d6f0:	bne	1d7a8 <ftello64@plt+0xc2e8>
   1d6f4:	b	1d6f8 <ftello64@plt+0xc238>
   1d6f8:	b	1d72c <ftello64@plt+0xc26c>
   1d6fc:	ldr	r0, [fp, #-8]
   1d700:	ldr	r1, [r0]
   1d704:	ldr	r0, [r0, #4]
   1d708:	ldr	r2, [fp, #-12]
   1d70c:	mvn	r3, #0
   1d710:	udiv	r2, r3, r2
   1d714:	subs	r1, r1, r2
   1d718:	sbcs	r0, r0, #0
   1d71c:	str	r1, [sp, #196]	; 0xc4
   1d720:	str	r0, [sp, #192]	; 0xc0
   1d724:	bcc	1d920 <ftello64@plt+0xc460>
   1d728:	b	1d940 <ftello64@plt+0xc480>
   1d72c:	b	1d730 <ftello64@plt+0xc270>
   1d730:	ldr	r0, [pc, #2160]	; 1dfa8 <ftello64@plt+0xcae8>
   1d734:	ldr	r1, [fp, #-12]
   1d738:	cmp	r1, r0
   1d73c:	blt	1d754 <ftello64@plt+0xc294>
   1d740:	b	1d760 <ftello64@plt+0xc2a0>
   1d744:	ldr	r0, [fp, #-12]
   1d748:	movw	r1, #0
   1d74c:	cmp	r1, r0
   1d750:	bge	1d760 <ftello64@plt+0xc2a0>
   1d754:	movw	r0, #1
   1d758:	str	r0, [sp, #188]	; 0xbc
   1d75c:	b	1d778 <ftello64@plt+0xc2b8>
   1d760:	ldr	r0, [fp, #-12]
   1d764:	movw	r1, #0
   1d768:	sub	r0, r1, r0
   1d76c:	mvn	r1, #0
   1d770:	udiv	r0, r1, r0
   1d774:	str	r0, [sp, #188]	; 0xbc
   1d778:	ldr	r0, [sp, #188]	; 0xbc
   1d77c:	ldr	r1, [fp, #-8]
   1d780:	ldr	r2, [r1]
   1d784:	ldr	r1, [r1, #4]
   1d788:	mvn	r1, r1
   1d78c:	mvn	r2, r2
   1d790:	subs	r0, r2, r0
   1d794:	sbcs	r1, r1, #0
   1d798:	str	r0, [sp, #184]	; 0xb8
   1d79c:	str	r1, [sp, #180]	; 0xb4
   1d7a0:	bcs	1d920 <ftello64@plt+0xc460>
   1d7a4:	b	1d940 <ftello64@plt+0xc480>
   1d7a8:	b	1d7ac <ftello64@plt+0xc2ec>
   1d7ac:	b	1d80c <ftello64@plt+0xc34c>
   1d7b0:	b	1d80c <ftello64@plt+0xc34c>
   1d7b4:	ldr	r0, [fp, #-12]
   1d7b8:	cmn	r0, #1
   1d7bc:	bne	1d80c <ftello64@plt+0xc34c>
   1d7c0:	b	1d7e0 <ftello64@plt+0xc320>
   1d7c4:	ldr	r0, [fp, #-8]
   1d7c8:	ldr	r1, [r0]
   1d7cc:	ldr	r0, [r0, #4]
   1d7d0:	orr	r0, r1, r0
   1d7d4:	cmp	r0, #0
   1d7d8:	bne	1d920 <ftello64@plt+0xc460>
   1d7dc:	b	1d940 <ftello64@plt+0xc480>
   1d7e0:	ldr	r0, [fp, #-8]
   1d7e4:	ldr	r1, [r0]
   1d7e8:	ldr	r0, [r0, #4]
   1d7ec:	orr	r0, r1, r0
   1d7f0:	cmp	r0, #0
   1d7f4:	beq	1d940 <ftello64@plt+0xc480>
   1d7f8:	b	1d7fc <ftello64@plt+0xc33c>
   1d7fc:	mov	r0, #0
   1d800:	cmp	r0, #0
   1d804:	bne	1d920 <ftello64@plt+0xc460>
   1d808:	b	1d940 <ftello64@plt+0xc480>
   1d80c:	ldr	r0, [fp, #-12]
   1d810:	mov	r1, #0
   1d814:	sdiv	r0, r1, r0
   1d818:	ldr	r1, [fp, #-8]
   1d81c:	ldr	r2, [r1]
   1d820:	ldr	r1, [r1, #4]
   1d824:	subs	r2, r0, r2
   1d828:	rscs	r0, r1, r0, asr #31
   1d82c:	str	r2, [sp, #176]	; 0xb0
   1d830:	str	r0, [sp, #172]	; 0xac
   1d834:	bcc	1d920 <ftello64@plt+0xc460>
   1d838:	b	1d940 <ftello64@plt+0xc480>
   1d83c:	ldr	r0, [fp, #-12]
   1d840:	cmp	r0, #0
   1d844:	bne	1d84c <ftello64@plt+0xc38c>
   1d848:	b	1d940 <ftello64@plt+0xc480>
   1d84c:	mov	r0, #1
   1d850:	cmp	r0, #0
   1d854:	bne	1d8f0 <ftello64@plt+0xc430>
   1d858:	b	1d85c <ftello64@plt+0xc39c>
   1d85c:	b	1d864 <ftello64@plt+0xc3a4>
   1d860:	b	1d868 <ftello64@plt+0xc3a8>
   1d864:	b	1d8b8 <ftello64@plt+0xc3f8>
   1d868:	ldr	r0, [fp, #-8]
   1d86c:	ldr	r1, [r0]
   1d870:	ldr	r0, [r0, #4]
   1d874:	and	r0, r1, r0
   1d878:	cmn	r0, #1
   1d87c:	bne	1d8b8 <ftello64@plt+0xc3f8>
   1d880:	b	1d884 <ftello64@plt+0xc3c4>
   1d884:	b	1d888 <ftello64@plt+0xc3c8>
   1d888:	ldr	r0, [fp, #-12]
   1d88c:	add	r0, r0, #0
   1d890:	movw	r1, #0
   1d894:	cmp	r1, r0
   1d898:	blt	1d920 <ftello64@plt+0xc460>
   1d89c:	b	1d940 <ftello64@plt+0xc480>
   1d8a0:	ldr	r0, [fp, #-12]
   1d8a4:	sub	r0, r0, #1
   1d8a8:	mvn	r1, #0
   1d8ac:	cmp	r1, r0
   1d8b0:	blt	1d920 <ftello64@plt+0xc460>
   1d8b4:	b	1d940 <ftello64@plt+0xc480>
   1d8b8:	ldr	r0, [fp, #-8]
   1d8bc:	ldr	r2, [r0]
   1d8c0:	ldr	r3, [r0, #4]
   1d8c4:	mov	r0, #0
   1d8c8:	str	r0, [sp, #168]	; 0xa8
   1d8cc:	ldr	r1, [sp, #168]	; 0xa8
   1d8d0:	bl	22860 <ftello64@plt+0x113a0>
   1d8d4:	ldr	r2, [fp, #-12]
   1d8d8:	subs	r0, r0, r2
   1d8dc:	sbcs	r1, r1, r2, asr #31
   1d8e0:	str	r0, [sp, #164]	; 0xa4
   1d8e4:	str	r1, [sp, #160]	; 0xa0
   1d8e8:	bcc	1d920 <ftello64@plt+0xc460>
   1d8ec:	b	1d940 <ftello64@plt+0xc480>
   1d8f0:	ldr	r0, [fp, #-12]
   1d8f4:	mvn	r1, #0
   1d8f8:	udiv	r0, r1, r0
   1d8fc:	ldr	r1, [fp, #-8]
   1d900:	ldr	r2, [r1]
   1d904:	ldr	r1, [r1, #4]
   1d908:	subs	r0, r0, r2
   1d90c:	rscs	r1, r1, #0
   1d910:	str	r0, [sp, #156]	; 0x9c
   1d914:	str	r1, [sp, #152]	; 0x98
   1d918:	bcs	1d940 <ftello64@plt+0xc480>
   1d91c:	b	1d920 <ftello64@plt+0xc460>
   1d920:	ldr	r0, [fp, #-8]
   1d924:	ldr	r0, [r0]
   1d928:	ldr	r1, [fp, #-12]
   1d92c:	mul	r0, r0, r1
   1d930:	mov	r1, #0
   1d934:	str	r1, [fp, #-20]	; 0xffffffec
   1d938:	str	r0, [fp, #-24]	; 0xffffffe8
   1d93c:	b	1df64 <ftello64@plt+0xcaa4>
   1d940:	ldr	r0, [fp, #-8]
   1d944:	ldr	r0, [r0]
   1d948:	ldr	r1, [fp, #-12]
   1d94c:	mul	r0, r0, r1
   1d950:	mov	r1, #0
   1d954:	str	r1, [fp, #-20]	; 0xffffffec
   1d958:	str	r0, [fp, #-24]	; 0xffffffe8
   1d95c:	b	1df80 <ftello64@plt+0xcac0>
   1d960:	b	1dc7c <ftello64@plt+0xc7bc>
   1d964:	ldr	r0, [fp, #-12]
   1d968:	cmp	r0, #0
   1d96c:	bge	1db30 <ftello64@plt+0xc670>
   1d970:	mov	r0, #1
   1d974:	cmp	r0, #0
   1d978:	bne	1da78 <ftello64@plt+0xc5b8>
   1d97c:	b	1d980 <ftello64@plt+0xc4c0>
   1d980:	b	1d984 <ftello64@plt+0xc4c4>
   1d984:	ldr	r0, [fp, #-8]
   1d988:	ldr	r1, [r0]
   1d98c:	ldr	r0, [r0, #4]
   1d990:	ldr	r2, [fp, #-12]
   1d994:	asr	r3, r2, #31
   1d998:	mvn	ip, #0
   1d99c:	mvn	lr, #-2147483648	; 0x80000000
   1d9a0:	str	r0, [sp, #148]	; 0x94
   1d9a4:	mov	r0, ip
   1d9a8:	str	r1, [sp, #144]	; 0x90
   1d9ac:	mov	r1, lr
   1d9b0:	bl	2278c <ftello64@plt+0x112cc>
   1d9b4:	ldr	r2, [sp, #144]	; 0x90
   1d9b8:	subs	r0, r2, r0
   1d9bc:	ldr	r2, [sp, #148]	; 0x94
   1d9c0:	sbcs	r1, r2, r1
   1d9c4:	str	r0, [sp, #140]	; 0x8c
   1d9c8:	str	r1, [sp, #136]	; 0x88
   1d9cc:	bcc	1dc24 <ftello64@plt+0xc764>
   1d9d0:	b	1dc50 <ftello64@plt+0xc790>
   1d9d4:	b	1d9d8 <ftello64@plt+0xc518>
   1d9d8:	ldr	r0, [pc, #1480]	; 1dfa8 <ftello64@plt+0xcae8>
   1d9dc:	ldr	r1, [fp, #-12]
   1d9e0:	cmp	r1, r0
   1d9e4:	blt	1d9fc <ftello64@plt+0xc53c>
   1d9e8:	b	1da10 <ftello64@plt+0xc550>
   1d9ec:	ldr	r0, [fp, #-12]
   1d9f0:	movw	r1, #0
   1d9f4:	cmp	r1, r0
   1d9f8:	bge	1da10 <ftello64@plt+0xc550>
   1d9fc:	mov	r0, #0
   1da00:	mvn	r1, #0
   1da04:	str	r1, [sp, #132]	; 0x84
   1da08:	str	r0, [sp, #128]	; 0x80
   1da0c:	b	1da44 <ftello64@plt+0xc584>
   1da10:	ldr	r0, [fp, #-12]
   1da14:	rsb	r0, r0, #0
   1da18:	asr	r3, r0, #31
   1da1c:	mvn	r1, #0
   1da20:	mvn	r2, #-2147483648	; 0x80000000
   1da24:	str	r0, [sp, #124]	; 0x7c
   1da28:	mov	r0, r1
   1da2c:	mov	r1, r2
   1da30:	ldr	r2, [sp, #124]	; 0x7c
   1da34:	bl	2278c <ftello64@plt+0x112cc>
   1da38:	str	r0, [sp, #132]	; 0x84
   1da3c:	str	r1, [sp, #128]	; 0x80
   1da40:	b	1da44 <ftello64@plt+0xc584>
   1da44:	ldr	r0, [sp, #128]	; 0x80
   1da48:	ldr	r1, [sp, #132]	; 0x84
   1da4c:	ldr	r2, [fp, #-8]
   1da50:	ldr	r3, [r2]
   1da54:	ldr	r2, [r2, #4]
   1da58:	mvn	r2, r2
   1da5c:	mvn	r3, r3
   1da60:	subs	r1, r3, r1
   1da64:	sbcs	r0, r2, r0
   1da68:	str	r1, [sp, #120]	; 0x78
   1da6c:	str	r0, [sp, #116]	; 0x74
   1da70:	bcs	1dc24 <ftello64@plt+0xc764>
   1da74:	b	1dc50 <ftello64@plt+0xc790>
   1da78:	ldr	r0, [fp, #-12]
   1da7c:	cmn	r0, #1
   1da80:	bne	1dae8 <ftello64@plt+0xc628>
   1da84:	b	1daa8 <ftello64@plt+0xc5e8>
   1da88:	ldr	r0, [fp, #-8]
   1da8c:	ldr	r1, [r0]
   1da90:	ldr	r0, [r0, #4]
   1da94:	eor	r0, r0, #-2147483648	; 0x80000000
   1da98:	orr	r0, r1, r0
   1da9c:	cmp	r0, #0
   1daa0:	bne	1dc24 <ftello64@plt+0xc764>
   1daa4:	b	1dc50 <ftello64@plt+0xc790>
   1daa8:	ldr	r0, [fp, #-8]
   1daac:	ldr	r1, [r0]
   1dab0:	ldr	r0, [r0, #4]
   1dab4:	orr	r0, r1, r0
   1dab8:	cmp	r0, #0
   1dabc:	beq	1dc50 <ftello64@plt+0xc790>
   1dac0:	b	1dac4 <ftello64@plt+0xc604>
   1dac4:	ldr	r0, [fp, #-8]
   1dac8:	ldr	r1, [r0]
   1dacc:	ldr	r0, [r0, #4]
   1dad0:	subs	r1, r1, #1
   1dad4:	sbc	r0, r0, #0
   1dad8:	cmp	r0, #0
   1dadc:	str	r1, [sp, #112]	; 0x70
   1dae0:	blt	1dc24 <ftello64@plt+0xc764>
   1dae4:	b	1dc50 <ftello64@plt+0xc790>
   1dae8:	ldr	r0, [fp, #-12]
   1daec:	asr	r3, r0, #31
   1daf0:	mov	r1, #0
   1daf4:	mov	r2, #-2147483648	; 0x80000000
   1daf8:	str	r0, [sp, #108]	; 0x6c
   1dafc:	mov	r0, r1
   1db00:	mov	r1, r2
   1db04:	ldr	r2, [sp, #108]	; 0x6c
   1db08:	bl	2278c <ftello64@plt+0x112cc>
   1db0c:	ldr	r2, [fp, #-8]
   1db10:	ldr	r3, [r2]
   1db14:	ldr	r2, [r2, #4]
   1db18:	subs	r0, r0, r3
   1db1c:	sbcs	r1, r1, r2
   1db20:	str	r0, [sp, #104]	; 0x68
   1db24:	str	r1, [sp, #100]	; 0x64
   1db28:	bcc	1dc24 <ftello64@plt+0xc764>
   1db2c:	b	1dc50 <ftello64@plt+0xc790>
   1db30:	ldr	r0, [fp, #-12]
   1db34:	cmp	r0, #0
   1db38:	bne	1db40 <ftello64@plt+0xc680>
   1db3c:	b	1dc50 <ftello64@plt+0xc790>
   1db40:	mov	r0, #1
   1db44:	cmp	r0, #0
   1db48:	bne	1dbdc <ftello64@plt+0xc71c>
   1db4c:	b	1db50 <ftello64@plt+0xc690>
   1db50:	ldr	r0, [fp, #-8]
   1db54:	ldr	r1, [r0]
   1db58:	ldr	r0, [r0, #4]
   1db5c:	and	r0, r1, r0
   1db60:	cmn	r0, #1
   1db64:	bne	1dba8 <ftello64@plt+0xc6e8>
   1db68:	b	1db6c <ftello64@plt+0xc6ac>
   1db6c:	b	1db70 <ftello64@plt+0xc6b0>
   1db70:	ldr	r0, [fp, #-12]
   1db74:	mov	r1, #-2147483648	; 0x80000000
   1db78:	add	r1, r1, r0, asr #31
   1db7c:	rsbs	r0, r0, #0
   1db80:	rscs	r1, r1, #0
   1db84:	str	r0, [sp, #96]	; 0x60
   1db88:	str	r1, [sp, #92]	; 0x5c
   1db8c:	blt	1dc24 <ftello64@plt+0xc764>
   1db90:	b	1dc50 <ftello64@plt+0xc790>
   1db94:	mov	r0, #0
   1db98:	cmp	r0, #0
   1db9c:	bne	1dc24 <ftello64@plt+0xc764>
   1dba0:	b	1dc50 <ftello64@plt+0xc790>
   1dba4:			; <UNDEFINED> instruction: 0xffff8000
   1dba8:	ldr	r0, [fp, #-8]
   1dbac:	ldr	r2, [r0]
   1dbb0:	ldr	r3, [r0, #4]
   1dbb4:	mov	r0, #0
   1dbb8:	mov	r1, #-2147483648	; 0x80000000
   1dbbc:	bl	22860 <ftello64@plt+0x113a0>
   1dbc0:	ldr	r2, [fp, #-12]
   1dbc4:	subs	r0, r0, r2
   1dbc8:	sbcs	r1, r1, r2, asr #31
   1dbcc:	str	r0, [sp, #88]	; 0x58
   1dbd0:	str	r1, [sp, #84]	; 0x54
   1dbd4:	bcc	1dc24 <ftello64@plt+0xc764>
   1dbd8:	b	1dc50 <ftello64@plt+0xc790>
   1dbdc:	ldr	r0, [fp, #-12]
   1dbe0:	asr	r3, r0, #31
   1dbe4:	mvn	r1, #0
   1dbe8:	mvn	r2, #-2147483648	; 0x80000000
   1dbec:	str	r0, [sp, #80]	; 0x50
   1dbf0:	mov	r0, r1
   1dbf4:	mov	r1, r2
   1dbf8:	ldr	r2, [sp, #80]	; 0x50
   1dbfc:	bl	2278c <ftello64@plt+0x112cc>
   1dc00:	ldr	r2, [fp, #-8]
   1dc04:	ldr	r3, [r2]
   1dc08:	ldr	r2, [r2, #4]
   1dc0c:	subs	r0, r0, r3
   1dc10:	sbcs	r1, r1, r2
   1dc14:	str	r0, [sp, #76]	; 0x4c
   1dc18:	str	r1, [sp, #72]	; 0x48
   1dc1c:	bcs	1dc50 <ftello64@plt+0xc790>
   1dc20:	b	1dc24 <ftello64@plt+0xc764>
   1dc24:	ldr	r0, [fp, #-8]
   1dc28:	ldr	r1, [r0]
   1dc2c:	ldr	r0, [r0, #4]
   1dc30:	ldr	r2, [fp, #-12]
   1dc34:	asr	r3, r2, #31
   1dc38:	umull	ip, lr, r1, r2
   1dc3c:	mla	r1, r1, r3, lr
   1dc40:	mla	r0, r0, r2, r1
   1dc44:	str	ip, [fp, #-24]	; 0xffffffe8
   1dc48:	str	r0, [fp, #-20]	; 0xffffffec
   1dc4c:	b	1df64 <ftello64@plt+0xcaa4>
   1dc50:	ldr	r0, [fp, #-8]
   1dc54:	ldr	r1, [r0]
   1dc58:	ldr	r0, [r0, #4]
   1dc5c:	ldr	r2, [fp, #-12]
   1dc60:	asr	r3, r2, #31
   1dc64:	umull	ip, lr, r1, r2
   1dc68:	mla	r1, r1, r3, lr
   1dc6c:	mla	r0, r0, r2, r1
   1dc70:	str	ip, [fp, #-24]	; 0xffffffe8
   1dc74:	str	r0, [fp, #-20]	; 0xffffffec
   1dc78:	b	1df80 <ftello64@plt+0xcac0>
   1dc7c:	ldr	r0, [fp, #-12]
   1dc80:	cmp	r0, #0
   1dc84:	bge	1de18 <ftello64@plt+0xc958>
   1dc88:	mov	r0, #1
   1dc8c:	cmp	r0, #0
   1dc90:	bne	1dd84 <ftello64@plt+0xc8c4>
   1dc94:	b	1dc98 <ftello64@plt+0xc7d8>
   1dc98:	b	1dce8 <ftello64@plt+0xc828>
   1dc9c:	ldr	r0, [fp, #-8]
   1dca0:	ldr	r1, [r0]
   1dca4:	ldr	r0, [r0, #4]
   1dca8:	ldr	r2, [fp, #-12]
   1dcac:	asr	r3, r2, #31
   1dcb0:	mvn	ip, #0
   1dcb4:	str	r0, [sp, #68]	; 0x44
   1dcb8:	mov	r0, ip
   1dcbc:	str	r1, [sp, #64]	; 0x40
   1dcc0:	mov	r1, ip
   1dcc4:	bl	22860 <ftello64@plt+0x113a0>
   1dcc8:	ldr	r2, [sp, #64]	; 0x40
   1dccc:	subs	r0, r2, r0
   1dcd0:	ldr	r2, [sp, #68]	; 0x44
   1dcd4:	sbcs	r1, r2, r1
   1dcd8:	str	r0, [sp, #60]	; 0x3c
   1dcdc:	str	r1, [sp, #56]	; 0x38
   1dce0:	bcc	1df0c <ftello64@plt+0xca4c>
   1dce4:	b	1df38 <ftello64@plt+0xca78>
   1dce8:	b	1dcec <ftello64@plt+0xc82c>
   1dcec:	ldr	r0, [pc, #692]	; 1dfa8 <ftello64@plt+0xcae8>
   1dcf0:	ldr	r1, [fp, #-12]
   1dcf4:	cmp	r1, r0
   1dcf8:	blt	1dd10 <ftello64@plt+0xc850>
   1dcfc:	b	1dd24 <ftello64@plt+0xc864>
   1dd00:	ldr	r0, [fp, #-12]
   1dd04:	movw	r1, #0
   1dd08:	cmp	r1, r0
   1dd0c:	bge	1dd24 <ftello64@plt+0xc864>
   1dd10:	mov	r0, #1
   1dd14:	mvn	r1, #0
   1dd18:	str	r1, [sp, #52]	; 0x34
   1dd1c:	str	r0, [sp, #48]	; 0x30
   1dd20:	b	1dd50 <ftello64@plt+0xc890>
   1dd24:	ldr	r0, [fp, #-12]
   1dd28:	rsb	r0, r0, #0
   1dd2c:	asr	r3, r0, #31
   1dd30:	mvn	r1, #0
   1dd34:	str	r0, [sp, #44]	; 0x2c
   1dd38:	mov	r0, r1
   1dd3c:	ldr	r2, [sp, #44]	; 0x2c
   1dd40:	bl	22860 <ftello64@plt+0x113a0>
   1dd44:	str	r0, [sp, #52]	; 0x34
   1dd48:	str	r1, [sp, #48]	; 0x30
   1dd4c:	b	1dd50 <ftello64@plt+0xc890>
   1dd50:	ldr	r0, [sp, #48]	; 0x30
   1dd54:	ldr	r1, [sp, #52]	; 0x34
   1dd58:	ldr	r2, [fp, #-8]
   1dd5c:	ldr	r3, [r2]
   1dd60:	ldr	r2, [r2, #4]
   1dd64:	mvn	r2, r2
   1dd68:	mvn	r3, r3
   1dd6c:	subs	r1, r3, r1
   1dd70:	sbcs	r0, r2, r0
   1dd74:	str	r1, [sp, #40]	; 0x28
   1dd78:	str	r0, [sp, #36]	; 0x24
   1dd7c:	bcs	1df0c <ftello64@plt+0xca4c>
   1dd80:	b	1df38 <ftello64@plt+0xca78>
   1dd84:	b	1dd88 <ftello64@plt+0xc8c8>
   1dd88:	b	1dde8 <ftello64@plt+0xc928>
   1dd8c:	b	1dde8 <ftello64@plt+0xc928>
   1dd90:	ldr	r0, [fp, #-12]
   1dd94:	cmn	r0, #1
   1dd98:	bne	1dde8 <ftello64@plt+0xc928>
   1dd9c:	b	1ddbc <ftello64@plt+0xc8fc>
   1dda0:	ldr	r0, [fp, #-8]
   1dda4:	ldr	r1, [r0]
   1dda8:	ldr	r0, [r0, #4]
   1ddac:	orr	r0, r1, r0
   1ddb0:	cmp	r0, #0
   1ddb4:	bne	1df0c <ftello64@plt+0xca4c>
   1ddb8:	b	1df38 <ftello64@plt+0xca78>
   1ddbc:	ldr	r0, [fp, #-8]
   1ddc0:	ldr	r1, [r0]
   1ddc4:	ldr	r0, [r0, #4]
   1ddc8:	orr	r0, r1, r0
   1ddcc:	cmp	r0, #0
   1ddd0:	beq	1df38 <ftello64@plt+0xca78>
   1ddd4:	b	1ddd8 <ftello64@plt+0xc918>
   1ddd8:	mov	r0, #0
   1dddc:	cmp	r0, #0
   1dde0:	bne	1df0c <ftello64@plt+0xca4c>
   1dde4:	b	1df38 <ftello64@plt+0xca78>
   1dde8:	ldr	r0, [fp, #-12]
   1ddec:	mov	r1, #0
   1ddf0:	sdiv	r0, r1, r0
   1ddf4:	ldr	r1, [fp, #-8]
   1ddf8:	ldr	r2, [r1]
   1ddfc:	ldr	r1, [r1, #4]
   1de00:	subs	r2, r0, r2
   1de04:	rscs	r0, r1, r0, asr #31
   1de08:	str	r2, [sp, #32]
   1de0c:	str	r0, [sp, #28]
   1de10:	bcc	1df0c <ftello64@plt+0xca4c>
   1de14:	b	1df38 <ftello64@plt+0xca78>
   1de18:	ldr	r0, [fp, #-12]
   1de1c:	cmp	r0, #0
   1de20:	bne	1de28 <ftello64@plt+0xc968>
   1de24:	b	1df38 <ftello64@plt+0xca78>
   1de28:	mov	r0, #1
   1de2c:	cmp	r0, #0
   1de30:	bne	1decc <ftello64@plt+0xca0c>
   1de34:	b	1de38 <ftello64@plt+0xc978>
   1de38:	b	1de40 <ftello64@plt+0xc980>
   1de3c:	b	1de44 <ftello64@plt+0xc984>
   1de40:	b	1de94 <ftello64@plt+0xc9d4>
   1de44:	ldr	r0, [fp, #-8]
   1de48:	ldr	r1, [r0]
   1de4c:	ldr	r0, [r0, #4]
   1de50:	and	r0, r1, r0
   1de54:	cmn	r0, #1
   1de58:	bne	1de94 <ftello64@plt+0xc9d4>
   1de5c:	b	1de60 <ftello64@plt+0xc9a0>
   1de60:	b	1de64 <ftello64@plt+0xc9a4>
   1de64:	ldr	r0, [fp, #-12]
   1de68:	add	r0, r0, #0
   1de6c:	movw	r1, #0
   1de70:	cmp	r1, r0
   1de74:	blt	1df0c <ftello64@plt+0xca4c>
   1de78:	b	1df38 <ftello64@plt+0xca78>
   1de7c:	ldr	r0, [fp, #-12]
   1de80:	sub	r0, r0, #1
   1de84:	mvn	r1, #0
   1de88:	cmp	r1, r0
   1de8c:	blt	1df0c <ftello64@plt+0xca4c>
   1de90:	b	1df38 <ftello64@plt+0xca78>
   1de94:	ldr	r0, [fp, #-8]
   1de98:	ldr	r2, [r0]
   1de9c:	ldr	r3, [r0, #4]
   1dea0:	mov	r0, #0
   1dea4:	str	r0, [sp, #24]
   1dea8:	ldr	r1, [sp, #24]
   1deac:	bl	22860 <ftello64@plt+0x113a0>
   1deb0:	ldr	r2, [fp, #-12]
   1deb4:	subs	r0, r0, r2
   1deb8:	sbcs	r1, r1, r2, asr #31
   1debc:	str	r0, [sp, #20]
   1dec0:	str	r1, [sp, #16]
   1dec4:	bcc	1df0c <ftello64@plt+0xca4c>
   1dec8:	b	1df38 <ftello64@plt+0xca78>
   1decc:	ldr	r0, [fp, #-12]
   1ded0:	asr	r3, r0, #31
   1ded4:	mvn	r1, #0
   1ded8:	str	r0, [sp, #12]
   1dedc:	mov	r0, r1
   1dee0:	ldr	r2, [sp, #12]
   1dee4:	bl	22860 <ftello64@plt+0x113a0>
   1dee8:	ldr	r2, [fp, #-8]
   1deec:	ldr	r3, [r2]
   1def0:	ldr	r2, [r2, #4]
   1def4:	subs	r0, r0, r3
   1def8:	sbcs	r1, r1, r2
   1defc:	str	r0, [sp, #8]
   1df00:	str	r1, [sp, #4]
   1df04:	bcs	1df38 <ftello64@plt+0xca78>
   1df08:	b	1df0c <ftello64@plt+0xca4c>
   1df0c:	ldr	r0, [fp, #-8]
   1df10:	ldr	r1, [r0]
   1df14:	ldr	r0, [r0, #4]
   1df18:	ldr	r2, [fp, #-12]
   1df1c:	asr	r3, r2, #31
   1df20:	umull	ip, lr, r1, r2
   1df24:	mla	r1, r1, r3, lr
   1df28:	mla	r0, r0, r2, r1
   1df2c:	str	ip, [fp, #-24]	; 0xffffffe8
   1df30:	str	r0, [fp, #-20]	; 0xffffffec
   1df34:	b	1df64 <ftello64@plt+0xcaa4>
   1df38:	ldr	r0, [fp, #-8]
   1df3c:	ldr	r1, [r0]
   1df40:	ldr	r0, [r0, #4]
   1df44:	ldr	r2, [fp, #-12]
   1df48:	asr	r3, r2, #31
   1df4c:	umull	ip, lr, r1, r2
   1df50:	mla	r1, r1, r3, lr
   1df54:	mla	r0, r0, r2, r1
   1df58:	str	ip, [fp, #-24]	; 0xffffffe8
   1df5c:	str	r0, [fp, #-20]	; 0xffffffec
   1df60:	b	1df80 <ftello64@plt+0xcac0>
   1df64:	ldr	r0, [fp, #-8]
   1df68:	mvn	r1, #0
   1df6c:	str	r1, [r0, #4]
   1df70:	str	r1, [r0]
   1df74:	movw	r0, #1
   1df78:	str	r0, [fp, #-4]
   1df7c:	b	1df9c <ftello64@plt+0xcadc>
   1df80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1df84:	ldr	r1, [fp, #-20]	; 0xffffffec
   1df88:	ldr	r2, [fp, #-8]
   1df8c:	str	r1, [r2, #4]
   1df90:	str	r0, [r2]
   1df94:	movw	r0, #0
   1df98:	str	r0, [fp, #-4]
   1df9c:	ldr	r0, [fp, #-4]
   1dfa0:	mov	sp, fp
   1dfa4:	pop	{fp, pc}
   1dfa8:	andhi	r0, r0, r1
   1dfac:	svcvc	0x00ffffff
   1dfb0:	push	{fp, lr}
   1dfb4:	mov	fp, sp
   1dfb8:	sub	sp, sp, #16
   1dfbc:	str	r0, [fp, #-4]
   1dfc0:	str	r1, [sp, #8]
   1dfc4:	str	r2, [sp, #4]
   1dfc8:	movw	r0, #0
   1dfcc:	str	r0, [sp]
   1dfd0:	ldr	r0, [sp, #4]
   1dfd4:	mvn	r1, #0
   1dfd8:	add	r1, r0, r1
   1dfdc:	str	r1, [sp, #4]
   1dfe0:	cmp	r0, #0
   1dfe4:	beq	1e004 <ftello64@plt+0xcb44>
   1dfe8:	ldr	r0, [fp, #-4]
   1dfec:	ldr	r1, [sp, #8]
   1dff0:	bl	1c4a8 <ftello64@plt+0xafe8>
   1dff4:	ldr	r1, [sp]
   1dff8:	orr	r0, r1, r0
   1dffc:	str	r0, [sp]
   1e000:	b	1dfd0 <ftello64@plt+0xcb10>
   1e004:	ldr	r0, [sp]
   1e008:	mov	sp, fp
   1e00c:	pop	{fp, pc}
   1e010:	push	{fp, lr}
   1e014:	mov	fp, sp
   1e018:	sub	sp, sp, #16
   1e01c:	str	r0, [sp, #8]
   1e020:	str	r1, [sp, #4]
   1e024:	ldr	r0, [sp, #8]
   1e028:	cmp	r0, #0
   1e02c:	beq	1e03c <ftello64@plt+0xcb7c>
   1e030:	ldr	r0, [sp, #4]
   1e034:	cmp	r0, #0
   1e038:	bne	1e048 <ftello64@plt+0xcb88>
   1e03c:	movw	r0, #1
   1e040:	str	r0, [sp, #4]
   1e044:	str	r0, [sp, #8]
   1e048:	ldr	r0, [sp, #4]
   1e04c:	cmp	r0, #0
   1e050:	beq	1e084 <ftello64@plt+0xcbc4>
   1e054:	ldr	r0, [pc, #76]	; 1e0a8 <ftello64@plt+0xcbe8>
   1e058:	ldr	r1, [sp, #4]
   1e05c:	udiv	r0, r0, r1
   1e060:	ldr	r1, [sp, #8]
   1e064:	cmp	r0, r1
   1e068:	bcs	1e084 <ftello64@plt+0xcbc4>
   1e06c:	bl	113ac <__errno_location@plt>
   1e070:	movw	lr, #12
   1e074:	str	lr, [r0]
   1e078:	movw	r0, #0
   1e07c:	str	r0, [fp, #-4]
   1e080:	b	1e09c <ftello64@plt+0xcbdc>
   1e084:	ldr	r0, [sp, #8]
   1e088:	ldr	r1, [sp, #4]
   1e08c:	bl	111b4 <calloc@plt>
   1e090:	str	r0, [sp]
   1e094:	ldr	r0, [sp]
   1e098:	str	r0, [fp, #-4]
   1e09c:	ldr	r0, [fp, #-4]
   1e0a0:	mov	sp, fp
   1e0a4:	pop	{fp, pc}
   1e0a8:	svcvc	0x00ffffff
   1e0ac:	push	{fp, lr}
   1e0b0:	mov	fp, sp
   1e0b4:	sub	sp, sp, #16
   1e0b8:	str	r0, [sp, #8]
   1e0bc:	ldr	r0, [sp, #8]
   1e0c0:	cmp	r0, #0
   1e0c4:	bne	1e0d0 <ftello64@plt+0xcc10>
   1e0c8:	movw	r0, #1
   1e0cc:	str	r0, [sp, #8]
   1e0d0:	ldr	r0, [pc, #64]	; 1e118 <ftello64@plt+0xcc58>
   1e0d4:	ldr	r1, [sp, #8]
   1e0d8:	cmp	r0, r1
   1e0dc:	bcs	1e0f8 <ftello64@plt+0xcc38>
   1e0e0:	bl	113ac <__errno_location@plt>
   1e0e4:	movw	lr, #12
   1e0e8:	str	lr, [r0]
   1e0ec:	movw	r0, #0
   1e0f0:	str	r0, [fp, #-4]
   1e0f4:	b	1e10c <ftello64@plt+0xcc4c>
   1e0f8:	ldr	r0, [sp, #8]
   1e0fc:	bl	1131c <malloc@plt>
   1e100:	str	r0, [sp, #4]
   1e104:	ldr	r0, [sp, #4]
   1e108:	str	r0, [fp, #-4]
   1e10c:	ldr	r0, [fp, #-4]
   1e110:	mov	sp, fp
   1e114:	pop	{fp, pc}
   1e118:	svcvc	0x00ffffff
   1e11c:	push	{fp, lr}
   1e120:	mov	fp, sp
   1e124:	sub	sp, sp, #16
   1e128:	str	r0, [sp, #8]
   1e12c:	str	r1, [sp, #4]
   1e130:	ldr	r0, [sp, #8]
   1e134:	movw	r1, #0
   1e138:	cmp	r0, r1
   1e13c:	bne	1e150 <ftello64@plt+0xcc90>
   1e140:	ldr	r0, [sp, #4]
   1e144:	bl	1e0ac <ftello64@plt+0xcbec>
   1e148:	str	r0, [fp, #-4]
   1e14c:	b	1e1b0 <ftello64@plt+0xccf0>
   1e150:	ldr	r0, [sp, #4]
   1e154:	cmp	r0, #0
   1e158:	bne	1e170 <ftello64@plt+0xccb0>
   1e15c:	ldr	r0, [sp, #8]
   1e160:	bl	1e54c <ftello64@plt+0xd08c>
   1e164:	movw	r0, #0
   1e168:	str	r0, [fp, #-4]
   1e16c:	b	1e1b0 <ftello64@plt+0xccf0>
   1e170:	ldr	r0, [pc, #68]	; 1e1bc <ftello64@plt+0xccfc>
   1e174:	ldr	r1, [sp, #4]
   1e178:	cmp	r0, r1
   1e17c:	bcs	1e198 <ftello64@plt+0xccd8>
   1e180:	bl	113ac <__errno_location@plt>
   1e184:	movw	lr, #12
   1e188:	str	lr, [r0]
   1e18c:	movw	r0, #0
   1e190:	str	r0, [fp, #-4]
   1e194:	b	1e1b0 <ftello64@plt+0xccf0>
   1e198:	ldr	r0, [sp, #8]
   1e19c:	ldr	r1, [sp, #4]
   1e1a0:	bl	11280 <realloc@plt>
   1e1a4:	str	r0, [sp]
   1e1a8:	ldr	r0, [sp]
   1e1ac:	str	r0, [fp, #-4]
   1e1b0:	ldr	r0, [fp, #-4]
   1e1b4:	mov	sp, fp
   1e1b8:	pop	{fp, pc}
   1e1bc:	svcvc	0x00ffffff
   1e1c0:	push	{fp, lr}
   1e1c4:	mov	fp, sp
   1e1c8:	sub	sp, sp, #24
   1e1cc:	str	r0, [fp, #-8]
   1e1d0:	str	r1, [sp, #12]
   1e1d4:	ldr	r0, [fp, #-8]
   1e1d8:	str	r0, [sp, #8]
   1e1dc:	ldr	r0, [sp, #12]
   1e1e0:	str	r0, [sp, #4]
   1e1e4:	ldr	r0, [sp, #8]
   1e1e8:	ldr	r1, [sp, #4]
   1e1ec:	cmp	r0, r1
   1e1f0:	bne	1e200 <ftello64@plt+0xcd40>
   1e1f4:	movw	r0, #0
   1e1f8:	str	r0, [fp, #-4]
   1e1fc:	b	1e26c <ftello64@plt+0xcdac>
   1e200:	b	1e204 <ftello64@plt+0xcd44>
   1e204:	ldr	r0, [sp, #8]
   1e208:	ldrb	r0, [r0]
   1e20c:	bl	2212c <ftello64@plt+0x10c6c>
   1e210:	strb	r0, [sp, #3]
   1e214:	ldr	r0, [sp, #4]
   1e218:	ldrb	r0, [r0]
   1e21c:	bl	2212c <ftello64@plt+0x10c6c>
   1e220:	strb	r0, [sp, #2]
   1e224:	ldrb	r0, [sp, #3]
   1e228:	cmp	r0, #0
   1e22c:	bne	1e234 <ftello64@plt+0xcd74>
   1e230:	b	1e25c <ftello64@plt+0xcd9c>
   1e234:	ldr	r0, [sp, #8]
   1e238:	add	r0, r0, #1
   1e23c:	str	r0, [sp, #8]
   1e240:	ldr	r0, [sp, #4]
   1e244:	add	r0, r0, #1
   1e248:	str	r0, [sp, #4]
   1e24c:	ldrb	r0, [sp, #3]
   1e250:	ldrb	r1, [sp, #2]
   1e254:	cmp	r0, r1
   1e258:	beq	1e204 <ftello64@plt+0xcd44>
   1e25c:	ldrb	r0, [sp, #3]
   1e260:	ldrb	r1, [sp, #2]
   1e264:	sub	r0, r0, r1
   1e268:	str	r0, [fp, #-4]
   1e26c:	ldr	r0, [fp, #-4]
   1e270:	mov	sp, fp
   1e274:	pop	{fp, pc}
   1e278:	push	{fp, lr}
   1e27c:	mov	fp, sp
   1e280:	sub	sp, sp, #16
   1e284:	str	r0, [sp, #8]
   1e288:	ldr	r0, [sp, #8]
   1e28c:	bl	112e0 <__fpending@plt>
   1e290:	cmp	r0, #0
   1e294:	movw	r0, #0
   1e298:	movne	r0, #1
   1e29c:	and	r0, r0, #1
   1e2a0:	strb	r0, [sp, #7]
   1e2a4:	ldr	r0, [sp, #8]
   1e2a8:	bl	112ec <ferror_unlocked@plt>
   1e2ac:	cmp	r0, #0
   1e2b0:	movw	r0, #0
   1e2b4:	movne	r0, #1
   1e2b8:	and	r0, r0, #1
   1e2bc:	strb	r0, [sp, #6]
   1e2c0:	ldr	r0, [sp, #8]
   1e2c4:	bl	13338 <ftello64@plt+0x1e78>
   1e2c8:	cmp	r0, #0
   1e2cc:	movw	r0, #0
   1e2d0:	movne	r0, #1
   1e2d4:	and	r0, r0, #1
   1e2d8:	strb	r0, [sp, #5]
   1e2dc:	ldrb	r0, [sp, #6]
   1e2e0:	tst	r0, #1
   1e2e4:	bne	1e310 <ftello64@plt+0xce50>
   1e2e8:	ldrb	r0, [sp, #5]
   1e2ec:	tst	r0, #1
   1e2f0:	beq	1e334 <ftello64@plt+0xce74>
   1e2f4:	ldrb	r0, [sp, #7]
   1e2f8:	tst	r0, #1
   1e2fc:	bne	1e310 <ftello64@plt+0xce50>
   1e300:	bl	113ac <__errno_location@plt>
   1e304:	ldr	r0, [r0]
   1e308:	cmp	r0, #9
   1e30c:	beq	1e334 <ftello64@plt+0xce74>
   1e310:	ldrb	r0, [sp, #5]
   1e314:	tst	r0, #1
   1e318:	bne	1e328 <ftello64@plt+0xce68>
   1e31c:	bl	113ac <__errno_location@plt>
   1e320:	movw	lr, #0
   1e324:	str	lr, [r0]
   1e328:	mvn	r0, #0
   1e32c:	str	r0, [fp, #-4]
   1e330:	b	1e33c <ftello64@plt+0xce7c>
   1e334:	movw	r0, #0
   1e338:	str	r0, [fp, #-4]
   1e33c:	ldr	r0, [fp, #-4]
   1e340:	mov	sp, fp
   1e344:	pop	{fp, pc}
   1e348:	sub	sp, sp, #8
   1e34c:	str	r0, [sp, #4]
   1e350:	ldr	r0, [sp, #4]
   1e354:	cmp	r0, #0
   1e358:	beq	1e36c <ftello64@plt+0xceac>
   1e35c:	ldr	r0, [sp, #4]
   1e360:	clz	r0, r0
   1e364:	str	r0, [sp]
   1e368:	b	1e378 <ftello64@plt+0xceb8>
   1e36c:	movw	r0, #32
   1e370:	str	r0, [sp]
   1e374:	b	1e378 <ftello64@plt+0xceb8>
   1e378:	ldr	r0, [sp]
   1e37c:	add	sp, sp, #8
   1e380:	bx	lr
   1e384:	sub	sp, sp, #8
   1e388:	str	r0, [sp, #4]
   1e38c:	ldr	r0, [sp, #4]
   1e390:	cmp	r0, #0
   1e394:	beq	1e3a8 <ftello64@plt+0xcee8>
   1e398:	ldr	r0, [sp, #4]
   1e39c:	clz	r0, r0
   1e3a0:	str	r0, [sp]
   1e3a4:	b	1e3b4 <ftello64@plt+0xcef4>
   1e3a8:	movw	r0, #32
   1e3ac:	str	r0, [sp]
   1e3b0:	b	1e3b4 <ftello64@plt+0xcef4>
   1e3b4:	ldr	r0, [sp]
   1e3b8:	add	sp, sp, #8
   1e3bc:	bx	lr
   1e3c0:	sub	sp, sp, #16
   1e3c4:	str	r0, [sp, #8]
   1e3c8:	str	r1, [sp, #12]
   1e3cc:	ldr	r0, [sp, #8]
   1e3d0:	ldr	r1, [sp, #12]
   1e3d4:	orr	r0, r0, r1
   1e3d8:	cmp	r0, #0
   1e3dc:	beq	1e408 <ftello64@plt+0xcf48>
   1e3e0:	b	1e3e4 <ftello64@plt+0xcf24>
   1e3e4:	ldr	r0, [sp, #8]
   1e3e8:	ldr	r1, [sp, #12]
   1e3ec:	clz	r2, r1
   1e3f0:	clz	r0, r0
   1e3f4:	add	r0, r0, #32
   1e3f8:	cmp	r1, #0
   1e3fc:	movne	r0, r2
   1e400:	str	r0, [sp, #4]
   1e404:	b	1e414 <ftello64@plt+0xcf54>
   1e408:	movw	r0, #64	; 0x40
   1e40c:	str	r0, [sp, #4]
   1e410:	b	1e414 <ftello64@plt+0xcf54>
   1e414:	ldr	r0, [sp, #4]
   1e418:	add	sp, sp, #16
   1e41c:	bx	lr
   1e420:	push	{fp, lr}
   1e424:	mov	fp, sp
   1e428:	sub	sp, sp, #48	; 0x30
   1e42c:	str	r0, [fp, #-8]
   1e430:	str	r1, [fp, #-12]
   1e434:	ldr	r0, [fp, #-8]
   1e438:	ldr	r1, [fp, #-12]
   1e43c:	bl	1143c <fopen64@plt>
   1e440:	str	r0, [fp, #-16]
   1e444:	ldr	r0, [fp, #-16]
   1e448:	movw	r1, #0
   1e44c:	cmp	r0, r1
   1e450:	beq	1e538 <ftello64@plt+0xd078>
   1e454:	ldr	r0, [fp, #-16]
   1e458:	bl	113dc <fileno@plt>
   1e45c:	str	r0, [fp, #-20]	; 0xffffffec
   1e460:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e464:	movw	lr, #0
   1e468:	cmp	lr, r0
   1e46c:	bgt	1e534 <ftello64@plt+0xd074>
   1e470:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e474:	cmp	r0, #2
   1e478:	bgt	1e534 <ftello64@plt+0xd074>
   1e47c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e480:	bl	2186c <ftello64@plt+0x103ac>
   1e484:	str	r0, [sp, #24]
   1e488:	ldr	r0, [sp, #24]
   1e48c:	cmp	r0, #0
   1e490:	bge	1e4cc <ftello64@plt+0xd00c>
   1e494:	bl	113ac <__errno_location@plt>
   1e498:	ldr	r0, [r0]
   1e49c:	str	r0, [sp, #20]
   1e4a0:	ldr	r0, [fp, #-16]
   1e4a4:	bl	13338 <ftello64@plt+0x1e78>
   1e4a8:	ldr	lr, [sp, #20]
   1e4ac:	str	r0, [sp, #12]
   1e4b0:	str	lr, [sp, #8]
   1e4b4:	bl	113ac <__errno_location@plt>
   1e4b8:	ldr	lr, [sp, #8]
   1e4bc:	str	lr, [r0]
   1e4c0:	movw	r0, #0
   1e4c4:	str	r0, [fp, #-4]
   1e4c8:	b	1e540 <ftello64@plt+0xd080>
   1e4cc:	ldr	r0, [fp, #-16]
   1e4d0:	bl	13338 <ftello64@plt+0x1e78>
   1e4d4:	cmp	r0, #0
   1e4d8:	bne	1e4f8 <ftello64@plt+0xd038>
   1e4dc:	ldr	r0, [sp, #24]
   1e4e0:	ldr	r1, [fp, #-12]
   1e4e4:	bl	111a8 <fdopen@plt>
   1e4e8:	str	r0, [fp, #-16]
   1e4ec:	movw	r1, #0
   1e4f0:	cmp	r0, r1
   1e4f4:	bne	1e530 <ftello64@plt+0xd070>
   1e4f8:	bl	113ac <__errno_location@plt>
   1e4fc:	ldr	r0, [r0]
   1e500:	str	r0, [sp, #16]
   1e504:	ldr	r0, [sp, #24]
   1e508:	bl	114a8 <close@plt>
   1e50c:	ldr	lr, [sp, #16]
   1e510:	str	r0, [sp, #4]
   1e514:	str	lr, [sp]
   1e518:	bl	113ac <__errno_location@plt>
   1e51c:	ldr	lr, [sp]
   1e520:	str	lr, [r0]
   1e524:	movw	r0, #0
   1e528:	str	r0, [fp, #-4]
   1e52c:	b	1e540 <ftello64@plt+0xd080>
   1e530:	b	1e534 <ftello64@plt+0xd074>
   1e534:	b	1e538 <ftello64@plt+0xd078>
   1e538:	ldr	r0, [fp, #-16]
   1e53c:	str	r0, [fp, #-4]
   1e540:	ldr	r0, [fp, #-4]
   1e544:	mov	sp, fp
   1e548:	pop	{fp, pc}
   1e54c:	push	{fp, lr}
   1e550:	mov	fp, sp
   1e554:	sub	sp, sp, #16
   1e558:	str	r0, [fp, #-4]
   1e55c:	bl	113ac <__errno_location@plt>
   1e560:	ldr	r0, [r0]
   1e564:	str	r0, [sp, #8]
   1e568:	ldr	r0, [fp, #-4]
   1e56c:	bl	11208 <free@plt>
   1e570:	ldr	r0, [sp, #8]
   1e574:	str	r0, [sp, #4]
   1e578:	bl	113ac <__errno_location@plt>
   1e57c:	ldr	lr, [sp, #4]
   1e580:	str	lr, [r0]
   1e584:	mov	sp, fp
   1e588:	pop	{fp, pc}
   1e58c:	andeq	r0, r0, r0
   1e590:	sub	sp, sp, #4
   1e594:	str	r0, [sp]
   1e598:	ldr	r0, [sp]
   1e59c:	ldr	r0, [r0, #8]
   1e5a0:	add	sp, sp, #4
   1e5a4:	bx	lr
   1e5a8:	sub	sp, sp, #4
   1e5ac:	str	r0, [sp]
   1e5b0:	ldr	r0, [sp]
   1e5b4:	ldr	r0, [r0, #12]
   1e5b8:	add	sp, sp, #4
   1e5bc:	bx	lr
   1e5c0:	sub	sp, sp, #4
   1e5c4:	str	r0, [sp]
   1e5c8:	ldr	r0, [sp]
   1e5cc:	ldr	r0, [r0, #16]
   1e5d0:	add	sp, sp, #4
   1e5d4:	bx	lr
   1e5d8:	sub	sp, sp, #20
   1e5dc:	str	r0, [sp, #16]
   1e5e0:	movw	r0, #0
   1e5e4:	str	r0, [sp, #8]
   1e5e8:	ldr	r0, [sp, #16]
   1e5ec:	ldr	r0, [r0]
   1e5f0:	str	r0, [sp, #12]
   1e5f4:	ldr	r0, [sp, #12]
   1e5f8:	ldr	r1, [sp, #16]
   1e5fc:	ldr	r1, [r1, #4]
   1e600:	cmp	r0, r1
   1e604:	bcs	1e688 <ftello64@plt+0xd1c8>
   1e608:	ldr	r0, [sp, #12]
   1e60c:	ldr	r0, [r0]
   1e610:	movw	r1, #0
   1e614:	cmp	r0, r1
   1e618:	beq	1e674 <ftello64@plt+0xd1b4>
   1e61c:	ldr	r0, [sp, #12]
   1e620:	str	r0, [sp, #4]
   1e624:	movw	r0, #1
   1e628:	str	r0, [sp]
   1e62c:	ldr	r0, [sp, #4]
   1e630:	ldr	r0, [r0, #4]
   1e634:	str	r0, [sp, #4]
   1e638:	ldr	r0, [sp, #4]
   1e63c:	movw	r1, #0
   1e640:	cmp	r0, r1
   1e644:	beq	1e658 <ftello64@plt+0xd198>
   1e648:	ldr	r0, [sp]
   1e64c:	add	r0, r0, #1
   1e650:	str	r0, [sp]
   1e654:	b	1e62c <ftello64@plt+0xd16c>
   1e658:	ldr	r0, [sp]
   1e65c:	ldr	r1, [sp, #8]
   1e660:	cmp	r0, r1
   1e664:	bls	1e670 <ftello64@plt+0xd1b0>
   1e668:	ldr	r0, [sp]
   1e66c:	str	r0, [sp, #8]
   1e670:	b	1e674 <ftello64@plt+0xd1b4>
   1e674:	b	1e678 <ftello64@plt+0xd1b8>
   1e678:	ldr	r0, [sp, #12]
   1e67c:	add	r0, r0, #8
   1e680:	str	r0, [sp, #12]
   1e684:	b	1e5f4 <ftello64@plt+0xd134>
   1e688:	ldr	r0, [sp, #8]
   1e68c:	add	sp, sp, #20
   1e690:	bx	lr
   1e694:	sub	sp, sp, #24
   1e698:	str	r0, [sp, #16]
   1e69c:	movw	r0, #0
   1e6a0:	str	r0, [sp, #8]
   1e6a4:	str	r0, [sp, #4]
   1e6a8:	ldr	r0, [sp, #16]
   1e6ac:	ldr	r0, [r0]
   1e6b0:	str	r0, [sp, #12]
   1e6b4:	ldr	r0, [sp, #12]
   1e6b8:	ldr	r1, [sp, #16]
   1e6bc:	ldr	r1, [r1, #4]
   1e6c0:	cmp	r0, r1
   1e6c4:	bcs	1e740 <ftello64@plt+0xd280>
   1e6c8:	ldr	r0, [sp, #12]
   1e6cc:	ldr	r0, [r0]
   1e6d0:	movw	r1, #0
   1e6d4:	cmp	r0, r1
   1e6d8:	beq	1e72c <ftello64@plt+0xd26c>
   1e6dc:	ldr	r0, [sp, #12]
   1e6e0:	str	r0, [sp]
   1e6e4:	ldr	r0, [sp, #8]
   1e6e8:	add	r0, r0, #1
   1e6ec:	str	r0, [sp, #8]
   1e6f0:	ldr	r0, [sp, #4]
   1e6f4:	add	r0, r0, #1
   1e6f8:	str	r0, [sp, #4]
   1e6fc:	ldr	r0, [sp]
   1e700:	ldr	r0, [r0, #4]
   1e704:	str	r0, [sp]
   1e708:	ldr	r0, [sp]
   1e70c:	movw	r1, #0
   1e710:	cmp	r0, r1
   1e714:	beq	1e728 <ftello64@plt+0xd268>
   1e718:	ldr	r0, [sp, #4]
   1e71c:	add	r0, r0, #1
   1e720:	str	r0, [sp, #4]
   1e724:	b	1e6fc <ftello64@plt+0xd23c>
   1e728:	b	1e72c <ftello64@plt+0xd26c>
   1e72c:	b	1e730 <ftello64@plt+0xd270>
   1e730:	ldr	r0, [sp, #12]
   1e734:	add	r0, r0, #8
   1e738:	str	r0, [sp, #12]
   1e73c:	b	1e6b4 <ftello64@plt+0xd1f4>
   1e740:	ldr	r0, [sp, #8]
   1e744:	ldr	r1, [sp, #16]
   1e748:	ldr	r1, [r1, #12]
   1e74c:	cmp	r0, r1
   1e750:	bne	1e778 <ftello64@plt+0xd2b8>
   1e754:	ldr	r0, [sp, #4]
   1e758:	ldr	r1, [sp, #16]
   1e75c:	ldr	r1, [r1, #16]
   1e760:	cmp	r0, r1
   1e764:	bne	1e778 <ftello64@plt+0xd2b8>
   1e768:	movw	r0, #1
   1e76c:	and	r0, r0, #1
   1e770:	strb	r0, [sp, #23]
   1e774:	b	1e784 <ftello64@plt+0xd2c4>
   1e778:	movw	r0, #0
   1e77c:	and	r0, r0, #1
   1e780:	strb	r0, [sp, #23]
   1e784:	ldrb	r0, [sp, #23]
   1e788:	and	r0, r0, #1
   1e78c:	add	sp, sp, #24
   1e790:	bx	lr
   1e794:	nop	{0}
   1e798:	push	{fp, lr}
   1e79c:	mov	fp, sp
   1e7a0:	sub	sp, sp, #48	; 0x30
   1e7a4:	str	r0, [fp, #-4]
   1e7a8:	str	r1, [fp, #-8]
   1e7ac:	ldr	r0, [fp, #-4]
   1e7b0:	bl	1e5c0 <ftello64@plt+0xd100>
   1e7b4:	str	r0, [fp, #-12]
   1e7b8:	ldr	r0, [fp, #-4]
   1e7bc:	bl	1e590 <ftello64@plt+0xd0d0>
   1e7c0:	str	r0, [fp, #-16]
   1e7c4:	ldr	r0, [fp, #-4]
   1e7c8:	bl	1e5a8 <ftello64@plt+0xd0e8>
   1e7cc:	str	r0, [fp, #-20]	; 0xffffffec
   1e7d0:	ldr	r0, [fp, #-4]
   1e7d4:	bl	1e5d8 <ftello64@plt+0xd118>
   1e7d8:	str	r0, [sp, #24]
   1e7dc:	ldr	r0, [fp, #-8]
   1e7e0:	ldr	r2, [fp, #-12]
   1e7e4:	movw	r1, #13935	; 0x366f
   1e7e8:	movt	r1, #2
   1e7ec:	bl	113a0 <fprintf@plt>
   1e7f0:	ldr	r1, [fp, #-8]
   1e7f4:	ldr	r2, [fp, #-16]
   1e7f8:	str	r0, [sp, #20]
   1e7fc:	mov	r0, r1
   1e800:	movw	r1, #13959	; 0x3687
   1e804:	movt	r1, #2
   1e808:	bl	113a0 <fprintf@plt>
   1e80c:	vldr	d16, [pc, #100]	; 1e878 <ftello64@plt+0xd3b8>
   1e810:	ldr	r1, [fp, #-8]
   1e814:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e818:	ldr	lr, [fp, #-20]	; 0xffffffec
   1e81c:	vmov	s0, lr
   1e820:	vcvt.f64.u32	d17, s0
   1e824:	vmul.f64	d16, d16, d17
   1e828:	ldr	lr, [fp, #-16]
   1e82c:	vmov	s0, lr
   1e830:	vcvt.f64.u32	d17, s0
   1e834:	vdiv.f64	d16, d16, d17
   1e838:	str	r0, [sp, #16]
   1e83c:	mov	r0, r1
   1e840:	movw	r1, #13983	; 0x369f
   1e844:	movt	r1, #2
   1e848:	vstr	d16, [sp]
   1e84c:	bl	113a0 <fprintf@plt>
   1e850:	ldr	r1, [fp, #-8]
   1e854:	ldr	r2, [sp, #24]
   1e858:	str	r0, [sp, #12]
   1e85c:	mov	r0, r1
   1e860:	movw	r1, #14016	; 0x36c0
   1e864:	movt	r1, #2
   1e868:	bl	113a0 <fprintf@plt>
   1e86c:	str	r0, [sp, #8]
   1e870:	mov	sp, fp
   1e874:	pop	{fp, pc}
   1e878:	andeq	r0, r0, r0
   1e87c:	subsmi	r0, r9, r0
   1e880:	push	{fp, lr}
   1e884:	mov	fp, sp
   1e888:	sub	sp, sp, #24
   1e88c:	str	r0, [fp, #-8]
   1e890:	str	r1, [sp, #12]
   1e894:	ldr	r0, [fp, #-8]
   1e898:	ldr	r1, [sp, #12]
   1e89c:	bl	1e958 <ftello64@plt+0xd498>
   1e8a0:	str	r0, [sp, #8]
   1e8a4:	ldr	r0, [sp, #8]
   1e8a8:	ldr	r0, [r0]
   1e8ac:	movw	r1, #0
   1e8b0:	cmp	r0, r1
   1e8b4:	bne	1e8c4 <ftello64@plt+0xd404>
   1e8b8:	movw	r0, #0
   1e8bc:	str	r0, [fp, #-4]
   1e8c0:	b	1e94c <ftello64@plt+0xd48c>
   1e8c4:	ldr	r0, [sp, #8]
   1e8c8:	str	r0, [sp, #4]
   1e8cc:	ldr	r0, [sp, #4]
   1e8d0:	movw	r1, #0
   1e8d4:	cmp	r0, r1
   1e8d8:	beq	1e944 <ftello64@plt+0xd484>
   1e8dc:	ldr	r0, [sp, #12]
   1e8e0:	ldr	r1, [sp, #4]
   1e8e4:	ldr	r1, [r1]
   1e8e8:	cmp	r0, r1
   1e8ec:	beq	1e920 <ftello64@plt+0xd460>
   1e8f0:	ldr	r0, [fp, #-8]
   1e8f4:	ldr	r0, [r0, #28]
   1e8f8:	ldr	r1, [sp, #12]
   1e8fc:	ldr	r2, [sp, #4]
   1e900:	ldr	r2, [r2]
   1e904:	str	r0, [sp]
   1e908:	mov	r0, r1
   1e90c:	mov	r1, r2
   1e910:	ldr	r2, [sp]
   1e914:	blx	r2
   1e918:	tst	r0, #1
   1e91c:	beq	1e930 <ftello64@plt+0xd470>
   1e920:	ldr	r0, [sp, #4]
   1e924:	ldr	r0, [r0]
   1e928:	str	r0, [fp, #-4]
   1e92c:	b	1e94c <ftello64@plt+0xd48c>
   1e930:	b	1e934 <ftello64@plt+0xd474>
   1e934:	ldr	r0, [sp, #4]
   1e938:	ldr	r0, [r0, #4]
   1e93c:	str	r0, [sp, #4]
   1e940:	b	1e8cc <ftello64@plt+0xd40c>
   1e944:	movw	r0, #0
   1e948:	str	r0, [fp, #-4]
   1e94c:	ldr	r0, [fp, #-4]
   1e950:	mov	sp, fp
   1e954:	pop	{fp, pc}
   1e958:	push	{fp, lr}
   1e95c:	mov	fp, sp
   1e960:	sub	sp, sp, #16
   1e964:	str	r0, [fp, #-4]
   1e968:	str	r1, [sp, #8]
   1e96c:	ldr	r0, [fp, #-4]
   1e970:	ldr	r0, [r0, #24]
   1e974:	ldr	r1, [sp, #8]
   1e978:	ldr	r2, [fp, #-4]
   1e97c:	ldr	r2, [r2, #8]
   1e980:	str	r0, [sp]
   1e984:	mov	r0, r1
   1e988:	mov	r1, r2
   1e98c:	ldr	r2, [sp]
   1e990:	blx	r2
   1e994:	str	r0, [sp, #4]
   1e998:	ldr	r0, [sp, #4]
   1e99c:	ldr	r1, [fp, #-4]
   1e9a0:	ldr	r1, [r1, #8]
   1e9a4:	cmp	r0, r1
   1e9a8:	bcc	1e9b0 <ftello64@plt+0xd4f0>
   1e9ac:	bl	11490 <abort@plt>
   1e9b0:	ldr	r0, [fp, #-4]
   1e9b4:	ldr	r0, [r0]
   1e9b8:	ldr	r1, [sp, #4]
   1e9bc:	add	r0, r0, r1, lsl #3
   1e9c0:	mov	sp, fp
   1e9c4:	pop	{fp, pc}
   1e9c8:	push	{fp, lr}
   1e9cc:	mov	fp, sp
   1e9d0:	sub	sp, sp, #16
   1e9d4:	str	r0, [sp, #8]
   1e9d8:	ldr	r0, [sp, #8]
   1e9dc:	ldr	r0, [r0, #16]
   1e9e0:	cmp	r0, #0
   1e9e4:	bne	1e9f4 <ftello64@plt+0xd534>
   1e9e8:	movw	r0, #0
   1e9ec:	str	r0, [fp, #-4]
   1e9f0:	b	1ea54 <ftello64@plt+0xd594>
   1e9f4:	ldr	r0, [sp, #8]
   1e9f8:	ldr	r0, [r0]
   1e9fc:	str	r0, [sp, #4]
   1ea00:	ldr	r0, [sp, #4]
   1ea04:	ldr	r1, [sp, #8]
   1ea08:	ldr	r1, [r1, #4]
   1ea0c:	cmp	r0, r1
   1ea10:	bcc	1ea18 <ftello64@plt+0xd558>
   1ea14:	bl	11490 <abort@plt>
   1ea18:	ldr	r0, [sp, #4]
   1ea1c:	ldr	r0, [r0]
   1ea20:	movw	r1, #0
   1ea24:	cmp	r0, r1
   1ea28:	beq	1ea3c <ftello64@plt+0xd57c>
   1ea2c:	ldr	r0, [sp, #4]
   1ea30:	ldr	r0, [r0]
   1ea34:	str	r0, [fp, #-4]
   1ea38:	b	1ea54 <ftello64@plt+0xd594>
   1ea3c:	b	1ea40 <ftello64@plt+0xd580>
   1ea40:	b	1ea44 <ftello64@plt+0xd584>
   1ea44:	ldr	r0, [sp, #4]
   1ea48:	add	r0, r0, #8
   1ea4c:	str	r0, [sp, #4]
   1ea50:	b	1ea00 <ftello64@plt+0xd540>
   1ea54:	ldr	r0, [fp, #-4]
   1ea58:	mov	sp, fp
   1ea5c:	pop	{fp, pc}
   1ea60:	push	{fp, lr}
   1ea64:	mov	fp, sp
   1ea68:	sub	sp, sp, #24
   1ea6c:	str	r0, [fp, #-8]
   1ea70:	str	r1, [sp, #12]
   1ea74:	ldr	r0, [fp, #-8]
   1ea78:	ldr	r1, [sp, #12]
   1ea7c:	bl	1e958 <ftello64@plt+0xd498>
   1ea80:	str	r0, [sp, #8]
   1ea84:	ldr	r0, [sp, #8]
   1ea88:	str	r0, [sp, #4]
   1ea8c:	ldr	r0, [sp, #4]
   1ea90:	ldr	r0, [r0]
   1ea94:	ldr	r1, [sp, #12]
   1ea98:	cmp	r0, r1
   1ea9c:	bne	1eac8 <ftello64@plt+0xd608>
   1eaa0:	ldr	r0, [sp, #4]
   1eaa4:	ldr	r0, [r0, #4]
   1eaa8:	movw	r1, #0
   1eaac:	cmp	r0, r1
   1eab0:	beq	1eac8 <ftello64@plt+0xd608>
   1eab4:	ldr	r0, [sp, #4]
   1eab8:	ldr	r0, [r0, #4]
   1eabc:	ldr	r0, [r0]
   1eac0:	str	r0, [fp, #-4]
   1eac4:	b	1eb34 <ftello64@plt+0xd674>
   1eac8:	ldr	r0, [sp, #4]
   1eacc:	ldr	r0, [r0, #4]
   1ead0:	str	r0, [sp, #4]
   1ead4:	ldr	r0, [sp, #4]
   1ead8:	movw	r1, #0
   1eadc:	cmp	r0, r1
   1eae0:	bne	1ea8c <ftello64@plt+0xd5cc>
   1eae4:	b	1eae8 <ftello64@plt+0xd628>
   1eae8:	ldr	r0, [sp, #8]
   1eaec:	add	r0, r0, #8
   1eaf0:	str	r0, [sp, #8]
   1eaf4:	ldr	r1, [fp, #-8]
   1eaf8:	ldr	r1, [r1, #4]
   1eafc:	cmp	r0, r1
   1eb00:	bcs	1eb2c <ftello64@plt+0xd66c>
   1eb04:	ldr	r0, [sp, #8]
   1eb08:	ldr	r0, [r0]
   1eb0c:	movw	r1, #0
   1eb10:	cmp	r0, r1
   1eb14:	beq	1eb28 <ftello64@plt+0xd668>
   1eb18:	ldr	r0, [sp, #8]
   1eb1c:	ldr	r0, [r0]
   1eb20:	str	r0, [fp, #-4]
   1eb24:	b	1eb34 <ftello64@plt+0xd674>
   1eb28:	b	1eae8 <ftello64@plt+0xd628>
   1eb2c:	movw	r0, #0
   1eb30:	str	r0, [fp, #-4]
   1eb34:	ldr	r0, [fp, #-4]
   1eb38:	mov	sp, fp
   1eb3c:	pop	{fp, pc}
   1eb40:	sub	sp, sp, #28
   1eb44:	str	r0, [sp, #20]
   1eb48:	str	r1, [sp, #16]
   1eb4c:	str	r2, [sp, #12]
   1eb50:	movw	r0, #0
   1eb54:	str	r0, [sp, #8]
   1eb58:	ldr	r0, [sp, #20]
   1eb5c:	ldr	r0, [r0]
   1eb60:	str	r0, [sp, #4]
   1eb64:	ldr	r0, [sp, #4]
   1eb68:	ldr	r1, [sp, #20]
   1eb6c:	ldr	r1, [r1, #4]
   1eb70:	cmp	r0, r1
   1eb74:	bcs	1ec08 <ftello64@plt+0xd748>
   1eb78:	ldr	r0, [sp, #4]
   1eb7c:	ldr	r0, [r0]
   1eb80:	movw	r1, #0
   1eb84:	cmp	r0, r1
   1eb88:	beq	1ebf4 <ftello64@plt+0xd734>
   1eb8c:	ldr	r0, [sp, #4]
   1eb90:	str	r0, [sp]
   1eb94:	ldr	r0, [sp]
   1eb98:	movw	r1, #0
   1eb9c:	cmp	r0, r1
   1eba0:	beq	1ebf0 <ftello64@plt+0xd730>
   1eba4:	ldr	r0, [sp, #8]
   1eba8:	ldr	r1, [sp, #12]
   1ebac:	cmp	r0, r1
   1ebb0:	bcc	1ebc0 <ftello64@plt+0xd700>
   1ebb4:	ldr	r0, [sp, #8]
   1ebb8:	str	r0, [sp, #24]
   1ebbc:	b	1ec10 <ftello64@plt+0xd750>
   1ebc0:	ldr	r0, [sp]
   1ebc4:	ldr	r0, [r0]
   1ebc8:	ldr	r1, [sp, #16]
   1ebcc:	ldr	r2, [sp, #8]
   1ebd0:	add	r3, r2, #1
   1ebd4:	str	r3, [sp, #8]
   1ebd8:	add	r1, r1, r2, lsl #2
   1ebdc:	str	r0, [r1]
   1ebe0:	ldr	r0, [sp]
   1ebe4:	ldr	r0, [r0, #4]
   1ebe8:	str	r0, [sp]
   1ebec:	b	1eb94 <ftello64@plt+0xd6d4>
   1ebf0:	b	1ebf4 <ftello64@plt+0xd734>
   1ebf4:	b	1ebf8 <ftello64@plt+0xd738>
   1ebf8:	ldr	r0, [sp, #4]
   1ebfc:	add	r0, r0, #8
   1ec00:	str	r0, [sp, #4]
   1ec04:	b	1eb64 <ftello64@plt+0xd6a4>
   1ec08:	ldr	r0, [sp, #8]
   1ec0c:	str	r0, [sp, #24]
   1ec10:	ldr	r0, [sp, #24]
   1ec14:	add	sp, sp, #28
   1ec18:	bx	lr
   1ec1c:	push	{fp, lr}
   1ec20:	mov	fp, sp
   1ec24:	sub	sp, sp, #32
   1ec28:	str	r0, [fp, #-8]
   1ec2c:	str	r1, [fp, #-12]
   1ec30:	str	r2, [sp, #16]
   1ec34:	movw	r0, #0
   1ec38:	str	r0, [sp, #12]
   1ec3c:	ldr	r0, [fp, #-8]
   1ec40:	ldr	r0, [r0]
   1ec44:	str	r0, [sp, #8]
   1ec48:	ldr	r0, [sp, #8]
   1ec4c:	ldr	r1, [fp, #-8]
   1ec50:	ldr	r1, [r1, #4]
   1ec54:	cmp	r0, r1
   1ec58:	bcs	1ecf4 <ftello64@plt+0xd834>
   1ec5c:	ldr	r0, [sp, #8]
   1ec60:	ldr	r0, [r0]
   1ec64:	movw	r1, #0
   1ec68:	cmp	r0, r1
   1ec6c:	beq	1ece0 <ftello64@plt+0xd820>
   1ec70:	ldr	r0, [sp, #8]
   1ec74:	str	r0, [sp, #4]
   1ec78:	ldr	r0, [sp, #4]
   1ec7c:	movw	r1, #0
   1ec80:	cmp	r0, r1
   1ec84:	beq	1ecdc <ftello64@plt+0xd81c>
   1ec88:	ldr	r0, [fp, #-12]
   1ec8c:	ldr	r1, [sp, #4]
   1ec90:	ldr	r1, [r1]
   1ec94:	ldr	r2, [sp, #16]
   1ec98:	str	r0, [sp]
   1ec9c:	mov	r0, r1
   1eca0:	mov	r1, r2
   1eca4:	ldr	r2, [sp]
   1eca8:	blx	r2
   1ecac:	tst	r0, #1
   1ecb0:	bne	1ecc0 <ftello64@plt+0xd800>
   1ecb4:	ldr	r0, [sp, #12]
   1ecb8:	str	r0, [fp, #-4]
   1ecbc:	b	1ecfc <ftello64@plt+0xd83c>
   1ecc0:	ldr	r0, [sp, #12]
   1ecc4:	add	r0, r0, #1
   1ecc8:	str	r0, [sp, #12]
   1eccc:	ldr	r0, [sp, #4]
   1ecd0:	ldr	r0, [r0, #4]
   1ecd4:	str	r0, [sp, #4]
   1ecd8:	b	1ec78 <ftello64@plt+0xd7b8>
   1ecdc:	b	1ece0 <ftello64@plt+0xd820>
   1ece0:	b	1ece4 <ftello64@plt+0xd824>
   1ece4:	ldr	r0, [sp, #8]
   1ece8:	add	r0, r0, #8
   1ecec:	str	r0, [sp, #8]
   1ecf0:	b	1ec48 <ftello64@plt+0xd788>
   1ecf4:	ldr	r0, [sp, #12]
   1ecf8:	str	r0, [fp, #-4]
   1ecfc:	ldr	r0, [fp, #-4]
   1ed00:	mov	sp, fp
   1ed04:	pop	{fp, pc}
   1ed08:	sub	sp, sp, #16
   1ed0c:	str	r0, [sp, #12]
   1ed10:	str	r1, [sp, #8]
   1ed14:	movw	r0, #0
   1ed18:	str	r0, [sp, #4]
   1ed1c:	ldr	r0, [sp, #12]
   1ed20:	ldrb	r0, [r0]
   1ed24:	strb	r0, [sp, #3]
   1ed28:	sxtb	r0, r0
   1ed2c:	cmp	r0, #0
   1ed30:	beq	1ed64 <ftello64@plt+0xd8a4>
   1ed34:	ldr	r0, [sp, #4]
   1ed38:	rsb	r0, r0, r0, lsl #5
   1ed3c:	ldrb	r1, [sp, #3]
   1ed40:	add	r0, r0, r1
   1ed44:	ldr	r1, [sp, #8]
   1ed48:	udiv	r2, r0, r1
   1ed4c:	mls	r0, r2, r1, r0
   1ed50:	str	r0, [sp, #4]
   1ed54:	ldr	r0, [sp, #12]
   1ed58:	add	r0, r0, #1
   1ed5c:	str	r0, [sp, #12]
   1ed60:	b	1ed1c <ftello64@plt+0xd85c>
   1ed64:	ldr	r0, [sp, #4]
   1ed68:	add	sp, sp, #16
   1ed6c:	bx	lr
   1ed70:	push	{fp, lr}
   1ed74:	mov	fp, sp
   1ed78:	sub	sp, sp, #8
   1ed7c:	movw	r1, #14040	; 0x36d8
   1ed80:	movt	r1, #2
   1ed84:	str	r0, [sp, #4]
   1ed88:	ldr	r0, [sp, #4]
   1ed8c:	movw	r2, #20
   1ed90:	bl	1122c <memcpy@plt>
   1ed94:	mov	sp, fp
   1ed98:	pop	{fp, pc}
   1ed9c:	push	{fp, lr}
   1eda0:	mov	fp, sp
   1eda4:	sub	sp, sp, #32
   1eda8:	ldr	ip, [fp, #8]
   1edac:	str	r0, [fp, #-8]
   1edb0:	str	r1, [fp, #-12]
   1edb4:	str	r2, [sp, #16]
   1edb8:	str	r3, [sp, #12]
   1edbc:	ldr	r0, [sp, #16]
   1edc0:	movw	r1, #0
   1edc4:	cmp	r0, r1
   1edc8:	str	ip, [sp, #4]
   1edcc:	bne	1eddc <ftello64@plt+0xd91c>
   1edd0:	movw	r0, #61236	; 0xef34
   1edd4:	movt	r0, #1
   1edd8:	str	r0, [sp, #16]
   1eddc:	ldr	r0, [sp, #12]
   1ede0:	movw	r1, #0
   1ede4:	cmp	r0, r1
   1ede8:	bne	1edf8 <ftello64@plt+0xd938>
   1edec:	movw	r0, #61296	; 0xef70
   1edf0:	movt	r0, #1
   1edf4:	str	r0, [sp, #12]
   1edf8:	movw	r0, #40	; 0x28
   1edfc:	bl	1e0ac <ftello64@plt+0xcbec>
   1ee00:	str	r0, [sp, #8]
   1ee04:	ldr	r0, [sp, #8]
   1ee08:	movw	lr, #0
   1ee0c:	cmp	r0, lr
   1ee10:	bne	1ee20 <ftello64@plt+0xd960>
   1ee14:	movw	r0, #0
   1ee18:	str	r0, [fp, #-4]
   1ee1c:	b	1ef28 <ftello64@plt+0xda68>
   1ee20:	ldr	r0, [fp, #-12]
   1ee24:	movw	r1, #0
   1ee28:	cmp	r0, r1
   1ee2c:	bne	1ee3c <ftello64@plt+0xd97c>
   1ee30:	movw	r0, #14040	; 0x36d8
   1ee34:	movt	r0, #2
   1ee38:	str	r0, [fp, #-12]
   1ee3c:	ldr	r0, [fp, #-12]
   1ee40:	ldr	r1, [sp, #8]
   1ee44:	str	r0, [r1, #20]
   1ee48:	ldr	r0, [sp, #8]
   1ee4c:	bl	1ef9c <ftello64@plt+0xdadc>
   1ee50:	tst	r0, #1
   1ee54:	bne	1ee5c <ftello64@plt+0xd99c>
   1ee58:	b	1ef18 <ftello64@plt+0xda58>
   1ee5c:	ldr	r0, [fp, #-8]
   1ee60:	ldr	r1, [fp, #-12]
   1ee64:	bl	1f0f0 <ftello64@plt+0xdc30>
   1ee68:	ldr	r1, [sp, #8]
   1ee6c:	str	r0, [r1, #8]
   1ee70:	ldr	r0, [sp, #8]
   1ee74:	ldr	r0, [r0, #8]
   1ee78:	cmp	r0, #0
   1ee7c:	bne	1ee84 <ftello64@plt+0xd9c4>
   1ee80:	b	1ef18 <ftello64@plt+0xda58>
   1ee84:	ldr	r0, [sp, #8]
   1ee88:	ldr	r0, [r0, #8]
   1ee8c:	movw	r1, #8
   1ee90:	bl	1e010 <ftello64@plt+0xcb50>
   1ee94:	ldr	r1, [sp, #8]
   1ee98:	str	r0, [r1]
   1ee9c:	ldr	r0, [sp, #8]
   1eea0:	ldr	r0, [r0]
   1eea4:	movw	r1, #0
   1eea8:	cmp	r0, r1
   1eeac:	bne	1eeb4 <ftello64@plt+0xd9f4>
   1eeb0:	b	1ef18 <ftello64@plt+0xda58>
   1eeb4:	ldr	r0, [sp, #8]
   1eeb8:	ldr	r1, [r0]
   1eebc:	ldr	r0, [r0, #8]
   1eec0:	add	r0, r1, r0, lsl #3
   1eec4:	ldr	r1, [sp, #8]
   1eec8:	str	r0, [r1, #4]
   1eecc:	ldr	r0, [sp, #8]
   1eed0:	movw	r1, #0
   1eed4:	str	r1, [r0, #12]
   1eed8:	ldr	r0, [sp, #8]
   1eedc:	str	r1, [r0, #16]
   1eee0:	ldr	r0, [sp, #16]
   1eee4:	ldr	r2, [sp, #8]
   1eee8:	str	r0, [r2, #24]
   1eeec:	ldr	r0, [sp, #12]
   1eef0:	ldr	r2, [sp, #8]
   1eef4:	str	r0, [r2, #28]
   1eef8:	ldr	r0, [fp, #8]
   1eefc:	ldr	r2, [sp, #8]
   1ef00:	str	r0, [r2, #32]
   1ef04:	ldr	r0, [sp, #8]
   1ef08:	str	r1, [r0, #36]	; 0x24
   1ef0c:	ldr	r0, [sp, #8]
   1ef10:	str	r0, [fp, #-4]
   1ef14:	b	1ef28 <ftello64@plt+0xda68>
   1ef18:	ldr	r0, [sp, #8]
   1ef1c:	bl	1e54c <ftello64@plt+0xd08c>
   1ef20:	movw	r0, #0
   1ef24:	str	r0, [fp, #-4]
   1ef28:	ldr	r0, [fp, #-4]
   1ef2c:	mov	sp, fp
   1ef30:	pop	{fp, pc}
   1ef34:	push	{fp, lr}
   1ef38:	mov	fp, sp
   1ef3c:	sub	sp, sp, #16
   1ef40:	str	r0, [fp, #-4]
   1ef44:	str	r1, [sp, #8]
   1ef48:	ldr	r0, [fp, #-4]
   1ef4c:	mov	r1, #3
   1ef50:	bl	21a34 <ftello64@plt+0x10574>
   1ef54:	str	r0, [sp, #4]
   1ef58:	ldr	r0, [sp, #4]
   1ef5c:	ldr	r1, [sp, #8]
   1ef60:	udiv	lr, r0, r1
   1ef64:	mls	r0, lr, r1, r0
   1ef68:	mov	sp, fp
   1ef6c:	pop	{fp, pc}
   1ef70:	sub	sp, sp, #8
   1ef74:	str	r0, [sp, #4]
   1ef78:	str	r1, [sp]
   1ef7c:	ldr	r0, [sp, #4]
   1ef80:	ldr	r1, [sp]
   1ef84:	cmp	r0, r1
   1ef88:	movw	r0, #0
   1ef8c:	moveq	r0, #1
   1ef90:	and	r0, r0, #1
   1ef94:	add	sp, sp, #8
   1ef98:	bx	lr
   1ef9c:	sub	sp, sp, #16
   1efa0:	str	r0, [sp, #8]
   1efa4:	ldr	r0, [sp, #8]
   1efa8:	ldr	r0, [r0, #20]
   1efac:	str	r0, [sp, #4]
   1efb0:	ldr	r0, [sp, #4]
   1efb4:	movw	r1, #14040	; 0x36d8
   1efb8:	movt	r1, #2
   1efbc:	cmp	r0, r1
   1efc0:	bne	1efd4 <ftello64@plt+0xdb14>
   1efc4:	movw	r0, #1
   1efc8:	and	r0, r0, #1
   1efcc:	strb	r0, [sp, #15]
   1efd0:	b	1f0d8 <ftello64@plt+0xdc18>
   1efd4:	vldr	s0, [pc, #268]	; 1f0e8 <ftello64@plt+0xdc28>
   1efd8:	vstr	s0, [sp]
   1efdc:	vldr	s0, [sp]
   1efe0:	ldr	r0, [sp, #4]
   1efe4:	vldr	s2, [r0, #8]
   1efe8:	vcmpe.f32	s0, s2
   1efec:	vmrs	APSR_nzcv, fpscr
   1eff0:	bpl	1f0bc <ftello64@plt+0xdbfc>
   1eff4:	ldr	r0, [sp, #4]
   1eff8:	vldr	s0, [r0, #8]
   1effc:	vldr	s2, [sp]
   1f000:	vmov.f32	s4, #112	; 0x3f800000  1.0
   1f004:	vsub.f32	s2, s4, s2
   1f008:	vcmpe.f32	s0, s2
   1f00c:	vmrs	APSR_nzcv, fpscr
   1f010:	bpl	1f0bc <ftello64@plt+0xdbfc>
   1f014:	vldr	s0, [sp]
   1f018:	vmov.f32	s2, #112	; 0x3f800000  1.0
   1f01c:	vadd.f32	s0, s2, s0
   1f020:	ldr	r0, [sp, #4]
   1f024:	vldr	s2, [r0, #12]
   1f028:	vcmpe.f32	s0, s2
   1f02c:	vmrs	APSR_nzcv, fpscr
   1f030:	bpl	1f0bc <ftello64@plt+0xdbfc>
   1f034:	vldr	s0, [pc, #176]	; 1f0ec <ftello64@plt+0xdc2c>
   1f038:	ldr	r0, [sp, #4]
   1f03c:	vldr	s2, [r0]
   1f040:	vcmpe.f32	s0, s2
   1f044:	vmrs	APSR_nzcv, fpscr
   1f048:	bhi	1f0bc <ftello64@plt+0xdbfc>
   1f04c:	ldr	r0, [sp, #4]
   1f050:	vldr	s0, [r0]
   1f054:	vldr	s2, [sp]
   1f058:	vadd.f32	s0, s0, s2
   1f05c:	ldr	r0, [sp, #4]
   1f060:	vldr	s2, [r0, #4]
   1f064:	vcmpe.f32	s0, s2
   1f068:	vmrs	APSR_nzcv, fpscr
   1f06c:	bpl	1f0bc <ftello64@plt+0xdbfc>
   1f070:	ldr	r0, [sp, #4]
   1f074:	vldr	s0, [r0, #4]
   1f078:	vmov.f32	s2, #112	; 0x3f800000  1.0
   1f07c:	vcmpe.f32	s0, s2
   1f080:	vmrs	APSR_nzcv, fpscr
   1f084:	bhi	1f0bc <ftello64@plt+0xdbfc>
   1f088:	ldr	r0, [sp, #4]
   1f08c:	vldr	s0, [r0]
   1f090:	vldr	s2, [sp]
   1f094:	vadd.f32	s0, s0, s2
   1f098:	ldr	r0, [sp, #4]
   1f09c:	vldr	s2, [r0, #8]
   1f0a0:	vcmpe.f32	s0, s2
   1f0a4:	vmrs	APSR_nzcv, fpscr
   1f0a8:	bpl	1f0bc <ftello64@plt+0xdbfc>
   1f0ac:	movw	r0, #1
   1f0b0:	and	r0, r0, #1
   1f0b4:	strb	r0, [sp, #15]
   1f0b8:	b	1f0d8 <ftello64@plt+0xdc18>
   1f0bc:	ldr	r0, [sp, #8]
   1f0c0:	movw	r1, #14040	; 0x36d8
   1f0c4:	movt	r1, #2
   1f0c8:	str	r1, [r0, #20]
   1f0cc:	movw	r0, #0
   1f0d0:	and	r0, r0, #1
   1f0d4:	strb	r0, [sp, #15]
   1f0d8:	ldrb	r0, [sp, #15]
   1f0dc:	and	r0, r0, #1
   1f0e0:	add	sp, sp, #16
   1f0e4:	bx	lr
   1f0e8:	stclcc	12, cr12, [ip, #820]	; 0x334
   1f0ec:	andeq	r0, r0, r0
   1f0f0:	push	{fp, lr}
   1f0f4:	mov	fp, sp
   1f0f8:	sub	sp, sp, #16
   1f0fc:	str	r0, [sp, #8]
   1f100:	str	r1, [sp, #4]
   1f104:	ldr	r0, [sp, #4]
   1f108:	ldrb	r0, [r0, #16]
   1f10c:	tst	r0, #1
   1f110:	bne	1f160 <ftello64@plt+0xdca0>
   1f114:	vldr	s0, [pc, #128]	; 1f19c <ftello64@plt+0xdcdc>
   1f118:	ldr	r0, [sp, #8]
   1f11c:	vmov	s2, r0
   1f120:	vcvt.f32.u32	s2, s2
   1f124:	ldr	r0, [sp, #4]
   1f128:	vldr	s4, [r0, #8]
   1f12c:	vdiv.f32	s2, s2, s4
   1f130:	vstr	s2, [sp]
   1f134:	vldr	s2, [sp]
   1f138:	vcmpe.f32	s0, s2
   1f13c:	vmrs	APSR_nzcv, fpscr
   1f140:	bhi	1f150 <ftello64@plt+0xdc90>
   1f144:	movw	r0, #0
   1f148:	str	r0, [fp, #-4]
   1f14c:	b	1f190 <ftello64@plt+0xdcd0>
   1f150:	vldr	s0, [sp]
   1f154:	vcvt.u32.f32	s0, s0
   1f158:	vmov	r0, s0
   1f15c:	str	r0, [sp, #8]
   1f160:	ldr	r0, [sp, #8]
   1f164:	bl	20068 <ftello64@plt+0xeba8>
   1f168:	ldr	lr, [pc, #48]	; 1f1a0 <ftello64@plt+0xdce0>
   1f16c:	str	r0, [sp, #8]
   1f170:	ldr	r0, [sp, #8]
   1f174:	cmp	lr, r0
   1f178:	bcs	1f188 <ftello64@plt+0xdcc8>
   1f17c:	movw	r0, #0
   1f180:	str	r0, [fp, #-4]
   1f184:	b	1f190 <ftello64@plt+0xdcd0>
   1f188:	ldr	r0, [sp, #8]
   1f18c:	str	r0, [fp, #-4]
   1f190:	ldr	r0, [fp, #-4]
   1f194:	mov	sp, fp
   1f198:	pop	{fp, pc}
   1f19c:	svcmi	0x00800000
   1f1a0:	svcne	0x00ffffff
   1f1a4:	push	{fp, lr}
   1f1a8:	mov	fp, sp
   1f1ac:	sub	sp, sp, #24
   1f1b0:	str	r0, [fp, #-4]
   1f1b4:	ldr	r0, [fp, #-4]
   1f1b8:	ldr	r0, [r0]
   1f1bc:	str	r0, [fp, #-8]
   1f1c0:	ldr	r0, [fp, #-8]
   1f1c4:	ldr	r1, [fp, #-4]
   1f1c8:	ldr	r1, [r1, #4]
   1f1cc:	cmp	r0, r1
   1f1d0:	bcs	1f2d4 <ftello64@plt+0xde14>
   1f1d4:	ldr	r0, [fp, #-8]
   1f1d8:	ldr	r0, [r0]
   1f1dc:	movw	r1, #0
   1f1e0:	cmp	r0, r1
   1f1e4:	beq	1f2c0 <ftello64@plt+0xde00>
   1f1e8:	ldr	r0, [fp, #-8]
   1f1ec:	ldr	r0, [r0, #4]
   1f1f0:	str	r0, [sp, #12]
   1f1f4:	ldr	r0, [sp, #12]
   1f1f8:	movw	r1, #0
   1f1fc:	cmp	r0, r1
   1f200:	beq	1f278 <ftello64@plt+0xddb8>
   1f204:	ldr	r0, [fp, #-4]
   1f208:	ldr	r0, [r0, #32]
   1f20c:	movw	r1, #0
   1f210:	cmp	r0, r1
   1f214:	beq	1f238 <ftello64@plt+0xdd78>
   1f218:	ldr	r0, [fp, #-4]
   1f21c:	ldr	r0, [r0, #32]
   1f220:	ldr	r1, [sp, #12]
   1f224:	ldr	r1, [r1]
   1f228:	str	r0, [sp, #4]
   1f22c:	mov	r0, r1
   1f230:	ldr	r1, [sp, #4]
   1f234:	blx	r1
   1f238:	ldr	r0, [sp, #12]
   1f23c:	movw	r1, #0
   1f240:	str	r1, [r0]
   1f244:	ldr	r0, [sp, #12]
   1f248:	ldr	r0, [r0, #4]
   1f24c:	str	r0, [sp, #8]
   1f250:	ldr	r0, [fp, #-4]
   1f254:	ldr	r0, [r0, #36]	; 0x24
   1f258:	ldr	r1, [sp, #12]
   1f25c:	str	r0, [r1, #4]
   1f260:	ldr	r0, [sp, #12]
   1f264:	ldr	r1, [fp, #-4]
   1f268:	str	r0, [r1, #36]	; 0x24
   1f26c:	ldr	r0, [sp, #8]
   1f270:	str	r0, [sp, #12]
   1f274:	b	1f1f4 <ftello64@plt+0xdd34>
   1f278:	ldr	r0, [fp, #-4]
   1f27c:	ldr	r0, [r0, #32]
   1f280:	movw	r1, #0
   1f284:	cmp	r0, r1
   1f288:	beq	1f2ac <ftello64@plt+0xddec>
   1f28c:	ldr	r0, [fp, #-4]
   1f290:	ldr	r0, [r0, #32]
   1f294:	ldr	r1, [fp, #-8]
   1f298:	ldr	r1, [r1]
   1f29c:	str	r0, [sp]
   1f2a0:	mov	r0, r1
   1f2a4:	ldr	r1, [sp]
   1f2a8:	blx	r1
   1f2ac:	ldr	r0, [fp, #-8]
   1f2b0:	movw	r1, #0
   1f2b4:	str	r1, [r0]
   1f2b8:	ldr	r0, [fp, #-8]
   1f2bc:	str	r1, [r0, #4]
   1f2c0:	b	1f2c4 <ftello64@plt+0xde04>
   1f2c4:	ldr	r0, [fp, #-8]
   1f2c8:	add	r0, r0, #8
   1f2cc:	str	r0, [fp, #-8]
   1f2d0:	b	1f1c0 <ftello64@plt+0xdd00>
   1f2d4:	ldr	r0, [fp, #-4]
   1f2d8:	movw	r1, #0
   1f2dc:	str	r1, [r0, #12]
   1f2e0:	ldr	r0, [fp, #-4]
   1f2e4:	str	r1, [r0, #16]
   1f2e8:	mov	sp, fp
   1f2ec:	pop	{fp, pc}
   1f2f0:	push	{fp, lr}
   1f2f4:	mov	fp, sp
   1f2f8:	sub	sp, sp, #24
   1f2fc:	str	r0, [fp, #-4]
   1f300:	ldr	r0, [fp, #-4]
   1f304:	ldr	r0, [r0, #32]
   1f308:	movw	r1, #0
   1f30c:	cmp	r0, r1
   1f310:	beq	1f3bc <ftello64@plt+0xdefc>
   1f314:	ldr	r0, [fp, #-4]
   1f318:	ldr	r0, [r0, #16]
   1f31c:	cmp	r0, #0
   1f320:	beq	1f3bc <ftello64@plt+0xdefc>
   1f324:	ldr	r0, [fp, #-4]
   1f328:	ldr	r0, [r0]
   1f32c:	str	r0, [fp, #-8]
   1f330:	ldr	r0, [fp, #-8]
   1f334:	ldr	r1, [fp, #-4]
   1f338:	ldr	r1, [r1, #4]
   1f33c:	cmp	r0, r1
   1f340:	bcs	1f3b8 <ftello64@plt+0xdef8>
   1f344:	ldr	r0, [fp, #-8]
   1f348:	ldr	r0, [r0]
   1f34c:	movw	r1, #0
   1f350:	cmp	r0, r1
   1f354:	beq	1f3a4 <ftello64@plt+0xdee4>
   1f358:	ldr	r0, [fp, #-8]
   1f35c:	str	r0, [sp, #12]
   1f360:	ldr	r0, [sp, #12]
   1f364:	movw	r1, #0
   1f368:	cmp	r0, r1
   1f36c:	beq	1f3a0 <ftello64@plt+0xdee0>
   1f370:	ldr	r0, [fp, #-4]
   1f374:	ldr	r0, [r0, #32]
   1f378:	ldr	r1, [sp, #12]
   1f37c:	ldr	r1, [r1]
   1f380:	str	r0, [sp, #4]
   1f384:	mov	r0, r1
   1f388:	ldr	r1, [sp, #4]
   1f38c:	blx	r1
   1f390:	ldr	r0, [sp, #12]
   1f394:	ldr	r0, [r0, #4]
   1f398:	str	r0, [sp, #12]
   1f39c:	b	1f360 <ftello64@plt+0xdea0>
   1f3a0:	b	1f3a4 <ftello64@plt+0xdee4>
   1f3a4:	b	1f3a8 <ftello64@plt+0xdee8>
   1f3a8:	ldr	r0, [fp, #-8]
   1f3ac:	add	r0, r0, #8
   1f3b0:	str	r0, [fp, #-8]
   1f3b4:	b	1f330 <ftello64@plt+0xde70>
   1f3b8:	b	1f3bc <ftello64@plt+0xdefc>
   1f3bc:	ldr	r0, [fp, #-4]
   1f3c0:	ldr	r0, [r0]
   1f3c4:	str	r0, [fp, #-8]
   1f3c8:	ldr	r0, [fp, #-8]
   1f3cc:	ldr	r1, [fp, #-4]
   1f3d0:	ldr	r1, [r1, #4]
   1f3d4:	cmp	r0, r1
   1f3d8:	bcs	1f42c <ftello64@plt+0xdf6c>
   1f3dc:	ldr	r0, [fp, #-8]
   1f3e0:	ldr	r0, [r0, #4]
   1f3e4:	str	r0, [sp, #12]
   1f3e8:	ldr	r0, [sp, #12]
   1f3ec:	movw	r1, #0
   1f3f0:	cmp	r0, r1
   1f3f4:	beq	1f418 <ftello64@plt+0xdf58>
   1f3f8:	ldr	r0, [sp, #12]
   1f3fc:	ldr	r0, [r0, #4]
   1f400:	str	r0, [sp, #8]
   1f404:	ldr	r0, [sp, #12]
   1f408:	bl	1e54c <ftello64@plt+0xd08c>
   1f40c:	ldr	r0, [sp, #8]
   1f410:	str	r0, [sp, #12]
   1f414:	b	1f3e8 <ftello64@plt+0xdf28>
   1f418:	b	1f41c <ftello64@plt+0xdf5c>
   1f41c:	ldr	r0, [fp, #-8]
   1f420:	add	r0, r0, #8
   1f424:	str	r0, [fp, #-8]
   1f428:	b	1f3c8 <ftello64@plt+0xdf08>
   1f42c:	ldr	r0, [fp, #-4]
   1f430:	ldr	r0, [r0, #36]	; 0x24
   1f434:	str	r0, [sp, #12]
   1f438:	ldr	r0, [sp, #12]
   1f43c:	movw	r1, #0
   1f440:	cmp	r0, r1
   1f444:	beq	1f468 <ftello64@plt+0xdfa8>
   1f448:	ldr	r0, [sp, #12]
   1f44c:	ldr	r0, [r0, #4]
   1f450:	str	r0, [sp, #8]
   1f454:	ldr	r0, [sp, #12]
   1f458:	bl	1e54c <ftello64@plt+0xd08c>
   1f45c:	ldr	r0, [sp, #8]
   1f460:	str	r0, [sp, #12]
   1f464:	b	1f438 <ftello64@plt+0xdf78>
   1f468:	ldr	r0, [fp, #-4]
   1f46c:	ldr	r0, [r0]
   1f470:	bl	1e54c <ftello64@plt+0xd08c>
   1f474:	ldr	r0, [fp, #-4]
   1f478:	bl	1e54c <ftello64@plt+0xd08c>
   1f47c:	mov	sp, fp
   1f480:	pop	{fp, pc}
   1f484:	push	{fp, lr}
   1f488:	mov	fp, sp
   1f48c:	sub	sp, sp, #64	; 0x40
   1f490:	str	r0, [fp, #-8]
   1f494:	str	r1, [fp, #-12]
   1f498:	ldr	r0, [fp, #-12]
   1f49c:	ldr	r1, [fp, #-8]
   1f4a0:	ldr	r1, [r1, #20]
   1f4a4:	bl	1f0f0 <ftello64@plt+0xdc30>
   1f4a8:	str	r0, [sp, #4]
   1f4ac:	ldr	r0, [sp, #4]
   1f4b0:	cmp	r0, #0
   1f4b4:	bne	1f4c8 <ftello64@plt+0xe008>
   1f4b8:	movw	r0, #0
   1f4bc:	and	r0, r0, #1
   1f4c0:	strb	r0, [fp, #-1]
   1f4c4:	b	1f6a0 <ftello64@plt+0xe1e0>
   1f4c8:	ldr	r0, [sp, #4]
   1f4cc:	ldr	r1, [fp, #-8]
   1f4d0:	ldr	r1, [r1, #8]
   1f4d4:	cmp	r0, r1
   1f4d8:	bne	1f4ec <ftello64@plt+0xe02c>
   1f4dc:	movw	r0, #1
   1f4e0:	and	r0, r0, #1
   1f4e4:	strb	r0, [fp, #-1]
   1f4e8:	b	1f6a0 <ftello64@plt+0xe1e0>
   1f4ec:	add	r0, sp, #12
   1f4f0:	str	r0, [sp, #8]
   1f4f4:	ldr	r0, [sp, #4]
   1f4f8:	movw	r1, #8
   1f4fc:	bl	1e010 <ftello64@plt+0xcb50>
   1f500:	ldr	r1, [sp, #8]
   1f504:	str	r0, [r1]
   1f508:	ldr	r0, [sp, #8]
   1f50c:	ldr	r0, [r0]
   1f510:	movw	r1, #0
   1f514:	cmp	r0, r1
   1f518:	bne	1f52c <ftello64@plt+0xe06c>
   1f51c:	movw	r0, #0
   1f520:	and	r0, r0, #1
   1f524:	strb	r0, [fp, #-1]
   1f528:	b	1f6a0 <ftello64@plt+0xe1e0>
   1f52c:	ldr	r0, [sp, #4]
   1f530:	ldr	r1, [sp, #8]
   1f534:	str	r0, [r1, #8]
   1f538:	ldr	r0, [sp, #8]
   1f53c:	ldr	r0, [r0]
   1f540:	ldr	r1, [sp, #4]
   1f544:	add	r0, r0, r1, lsl #3
   1f548:	ldr	r1, [sp, #8]
   1f54c:	str	r0, [r1, #4]
   1f550:	ldr	r0, [sp, #8]
   1f554:	movw	r1, #0
   1f558:	str	r1, [r0, #12]
   1f55c:	ldr	r0, [sp, #8]
   1f560:	str	r1, [r0, #16]
   1f564:	ldr	r0, [fp, #-8]
   1f568:	ldr	r0, [r0, #20]
   1f56c:	ldr	r1, [sp, #8]
   1f570:	str	r0, [r1, #20]
   1f574:	ldr	r0, [fp, #-8]
   1f578:	ldr	r0, [r0, #24]
   1f57c:	ldr	r1, [sp, #8]
   1f580:	str	r0, [r1, #24]
   1f584:	ldr	r0, [fp, #-8]
   1f588:	ldr	r0, [r0, #28]
   1f58c:	ldr	r1, [sp, #8]
   1f590:	str	r0, [r1, #28]
   1f594:	ldr	r0, [fp, #-8]
   1f598:	ldr	r0, [r0, #32]
   1f59c:	ldr	r1, [sp, #8]
   1f5a0:	str	r0, [r1, #32]
   1f5a4:	ldr	r0, [fp, #-8]
   1f5a8:	ldr	r0, [r0, #36]	; 0x24
   1f5ac:	ldr	r1, [sp, #8]
   1f5b0:	str	r0, [r1, #36]	; 0x24
   1f5b4:	ldr	r0, [sp, #8]
   1f5b8:	ldr	r1, [fp, #-8]
   1f5bc:	movw	r2, #0
   1f5c0:	and	r2, r2, #1
   1f5c4:	bl	1f6b0 <ftello64@plt+0xe1f0>
   1f5c8:	tst	r0, #1
   1f5cc:	beq	1f63c <ftello64@plt+0xe17c>
   1f5d0:	ldr	r0, [fp, #-8]
   1f5d4:	ldr	r0, [r0]
   1f5d8:	bl	1e54c <ftello64@plt+0xd08c>
   1f5dc:	ldr	r0, [sp, #8]
   1f5e0:	ldr	r0, [r0]
   1f5e4:	ldr	lr, [fp, #-8]
   1f5e8:	str	r0, [lr]
   1f5ec:	ldr	r0, [sp, #8]
   1f5f0:	ldr	r0, [r0, #4]
   1f5f4:	ldr	lr, [fp, #-8]
   1f5f8:	str	r0, [lr, #4]
   1f5fc:	ldr	r0, [sp, #8]
   1f600:	ldr	r0, [r0, #8]
   1f604:	ldr	lr, [fp, #-8]
   1f608:	str	r0, [lr, #8]
   1f60c:	ldr	r0, [sp, #8]
   1f610:	ldr	r0, [r0, #12]
   1f614:	ldr	lr, [fp, #-8]
   1f618:	str	r0, [lr, #12]
   1f61c:	ldr	r0, [sp, #8]
   1f620:	ldr	r0, [r0, #36]	; 0x24
   1f624:	ldr	lr, [fp, #-8]
   1f628:	str	r0, [lr, #36]	; 0x24
   1f62c:	movw	r0, #1
   1f630:	and	r0, r0, #1
   1f634:	strb	r0, [fp, #-1]
   1f638:	b	1f6a0 <ftello64@plt+0xe1e0>
   1f63c:	ldr	r0, [sp, #8]
   1f640:	ldr	r0, [r0, #36]	; 0x24
   1f644:	ldr	r1, [fp, #-8]
   1f648:	str	r0, [r1, #36]	; 0x24
   1f64c:	ldr	r0, [fp, #-8]
   1f650:	ldr	r1, [sp, #8]
   1f654:	movw	r2, #1
   1f658:	and	r2, r2, #1
   1f65c:	bl	1f6b0 <ftello64@plt+0xe1f0>
   1f660:	tst	r0, #1
   1f664:	beq	1f684 <ftello64@plt+0xe1c4>
   1f668:	ldr	r0, [fp, #-8]
   1f66c:	ldr	r1, [sp, #8]
   1f670:	movw	r2, #0
   1f674:	and	r2, r2, #1
   1f678:	bl	1f6b0 <ftello64@plt+0xe1f0>
   1f67c:	tst	r0, #1
   1f680:	bne	1f688 <ftello64@plt+0xe1c8>
   1f684:	bl	11490 <abort@plt>
   1f688:	ldr	r0, [sp, #8]
   1f68c:	ldr	r0, [r0]
   1f690:	bl	1e54c <ftello64@plt+0xd08c>
   1f694:	movw	r0, #0
   1f698:	and	r0, r0, #1
   1f69c:	strb	r0, [fp, #-1]
   1f6a0:	ldrb	r0, [fp, #-1]
   1f6a4:	and	r0, r0, #1
   1f6a8:	mov	sp, fp
   1f6ac:	pop	{fp, pc}
   1f6b0:	push	{fp, lr}
   1f6b4:	mov	fp, sp
   1f6b8:	sub	sp, sp, #40	; 0x28
   1f6bc:	str	r0, [fp, #-8]
   1f6c0:	str	r1, [fp, #-12]
   1f6c4:	and	r0, r2, #1
   1f6c8:	strb	r0, [fp, #-13]
   1f6cc:	ldr	r0, [fp, #-12]
   1f6d0:	ldr	r0, [r0]
   1f6d4:	str	r0, [sp, #20]
   1f6d8:	ldr	r0, [sp, #20]
   1f6dc:	ldr	r1, [fp, #-12]
   1f6e0:	ldr	r1, [r1, #4]
   1f6e4:	cmp	r0, r1
   1f6e8:	bcs	1f8a4 <ftello64@plt+0xe3e4>
   1f6ec:	ldr	r0, [sp, #20]
   1f6f0:	ldr	r0, [r0]
   1f6f4:	movw	r1, #0
   1f6f8:	cmp	r0, r1
   1f6fc:	beq	1f890 <ftello64@plt+0xe3d0>
   1f700:	ldr	r0, [sp, #20]
   1f704:	ldr	r0, [r0, #4]
   1f708:	str	r0, [sp, #16]
   1f70c:	ldr	r0, [sp, #16]
   1f710:	movw	r1, #0
   1f714:	cmp	r0, r1
   1f718:	beq	1f7b0 <ftello64@plt+0xe2f0>
   1f71c:	ldr	r0, [sp, #16]
   1f720:	ldr	r0, [r0]
   1f724:	str	r0, [sp, #8]
   1f728:	ldr	r0, [fp, #-8]
   1f72c:	ldr	r1, [sp, #8]
   1f730:	bl	1e958 <ftello64@plt+0xd498>
   1f734:	str	r0, [sp, #4]
   1f738:	ldr	r0, [sp, #16]
   1f73c:	ldr	r0, [r0, #4]
   1f740:	str	r0, [sp, #12]
   1f744:	ldr	r0, [sp, #4]
   1f748:	ldr	r0, [r0]
   1f74c:	movw	r1, #0
   1f750:	cmp	r0, r1
   1f754:	beq	1f778 <ftello64@plt+0xe2b8>
   1f758:	ldr	r0, [sp, #4]
   1f75c:	ldr	r0, [r0, #4]
   1f760:	ldr	r1, [sp, #16]
   1f764:	str	r0, [r1, #4]
   1f768:	ldr	r0, [sp, #16]
   1f76c:	ldr	r1, [sp, #4]
   1f770:	str	r0, [r1, #4]
   1f774:	b	1f7a0 <ftello64@plt+0xe2e0>
   1f778:	ldr	r0, [sp, #8]
   1f77c:	ldr	r1, [sp, #4]
   1f780:	str	r0, [r1]
   1f784:	ldr	r0, [fp, #-8]
   1f788:	ldr	r1, [r0, #12]
   1f78c:	add	r1, r1, #1
   1f790:	str	r1, [r0, #12]
   1f794:	ldr	r0, [fp, #-8]
   1f798:	ldr	r1, [sp, #16]
   1f79c:	bl	201c0 <ftello64@plt+0xed00>
   1f7a0:	b	1f7a4 <ftello64@plt+0xe2e4>
   1f7a4:	ldr	r0, [sp, #12]
   1f7a8:	str	r0, [sp, #16]
   1f7ac:	b	1f70c <ftello64@plt+0xe24c>
   1f7b0:	ldr	r0, [sp, #20]
   1f7b4:	ldr	r0, [r0]
   1f7b8:	str	r0, [sp, #8]
   1f7bc:	ldr	r0, [sp, #20]
   1f7c0:	movw	r1, #0
   1f7c4:	str	r1, [r0, #4]
   1f7c8:	ldrb	r0, [fp, #-13]
   1f7cc:	tst	r0, #1
   1f7d0:	beq	1f7d8 <ftello64@plt+0xe318>
   1f7d4:	b	1f894 <ftello64@plt+0xe3d4>
   1f7d8:	ldr	r0, [fp, #-8]
   1f7dc:	ldr	r1, [sp, #8]
   1f7e0:	bl	1e958 <ftello64@plt+0xd498>
   1f7e4:	str	r0, [sp, #4]
   1f7e8:	ldr	r0, [sp, #4]
   1f7ec:	ldr	r0, [r0]
   1f7f0:	movw	r1, #0
   1f7f4:	cmp	r0, r1
   1f7f8:	beq	1f854 <ftello64@plt+0xe394>
   1f7fc:	ldr	r0, [fp, #-8]
   1f800:	bl	1fd6c <ftello64@plt+0xe8ac>
   1f804:	str	r0, [sp]
   1f808:	ldr	r0, [sp]
   1f80c:	movw	lr, #0
   1f810:	cmp	r0, lr
   1f814:	bne	1f828 <ftello64@plt+0xe368>
   1f818:	movw	r0, #0
   1f81c:	and	r0, r0, #1
   1f820:	strb	r0, [fp, #-1]
   1f824:	b	1f8b0 <ftello64@plt+0xe3f0>
   1f828:	ldr	r0, [sp, #8]
   1f82c:	ldr	r1, [sp]
   1f830:	str	r0, [r1]
   1f834:	ldr	r0, [sp, #4]
   1f838:	ldr	r0, [r0, #4]
   1f83c:	ldr	r1, [sp]
   1f840:	str	r0, [r1, #4]
   1f844:	ldr	r0, [sp]
   1f848:	ldr	r1, [sp, #4]
   1f84c:	str	r0, [r1, #4]
   1f850:	b	1f870 <ftello64@plt+0xe3b0>
   1f854:	ldr	r0, [sp, #8]
   1f858:	ldr	r1, [sp, #4]
   1f85c:	str	r0, [r1]
   1f860:	ldr	r0, [fp, #-8]
   1f864:	ldr	r1, [r0, #12]
   1f868:	add	r1, r1, #1
   1f86c:	str	r1, [r0, #12]
   1f870:	ldr	r0, [sp, #20]
   1f874:	movw	r1, #0
   1f878:	str	r1, [r0]
   1f87c:	ldr	r0, [fp, #-12]
   1f880:	ldr	r1, [r0, #12]
   1f884:	mvn	r2, #0
   1f888:	add	r1, r1, r2
   1f88c:	str	r1, [r0, #12]
   1f890:	b	1f894 <ftello64@plt+0xe3d4>
   1f894:	ldr	r0, [sp, #20]
   1f898:	add	r0, r0, #8
   1f89c:	str	r0, [sp, #20]
   1f8a0:	b	1f6d8 <ftello64@plt+0xe218>
   1f8a4:	movw	r0, #1
   1f8a8:	and	r0, r0, #1
   1f8ac:	strb	r0, [fp, #-1]
   1f8b0:	ldrb	r0, [fp, #-1]
   1f8b4:	and	r0, r0, #1
   1f8b8:	mov	sp, fp
   1f8bc:	pop	{fp, pc}
   1f8c0:	push	{fp, lr}
   1f8c4:	mov	fp, sp
   1f8c8:	sub	sp, sp, #48	; 0x30
   1f8cc:	str	r0, [fp, #-8]
   1f8d0:	str	r1, [fp, #-12]
   1f8d4:	str	r2, [fp, #-16]
   1f8d8:	ldr	r0, [fp, #-12]
   1f8dc:	movw	r1, #0
   1f8e0:	cmp	r0, r1
   1f8e4:	bne	1f8ec <ftello64@plt+0xe42c>
   1f8e8:	bl	11490 <abort@plt>
   1f8ec:	ldr	r0, [fp, #-8]
   1f8f0:	ldr	r1, [fp, #-12]
   1f8f4:	add	r2, sp, #24
   1f8f8:	movw	r3, #0
   1f8fc:	and	r3, r3, #1
   1f900:	bl	1fb70 <ftello64@plt+0xe6b0>
   1f904:	str	r0, [fp, #-20]	; 0xffffffec
   1f908:	movw	r1, #0
   1f90c:	cmp	r0, r1
   1f910:	beq	1f93c <ftello64@plt+0xe47c>
   1f914:	ldr	r0, [fp, #-16]
   1f918:	movw	r1, #0
   1f91c:	cmp	r0, r1
   1f920:	beq	1f930 <ftello64@plt+0xe470>
   1f924:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f928:	ldr	r1, [fp, #-16]
   1f92c:	str	r0, [r1]
   1f930:	movw	r0, #0
   1f934:	str	r0, [fp, #-4]
   1f938:	b	1fb60 <ftello64@plt+0xe6a0>
   1f93c:	ldr	r0, [fp, #-8]
   1f940:	ldr	r0, [r0, #12]
   1f944:	vmov	s0, r0
   1f948:	vcvt.f32.u32	s0, s0
   1f94c:	ldr	r0, [fp, #-8]
   1f950:	ldr	r0, [r0, #20]
   1f954:	vldr	s2, [r0, #8]
   1f958:	ldr	r0, [fp, #-8]
   1f95c:	ldr	r0, [r0, #8]
   1f960:	vmov	s4, r0
   1f964:	vcvt.f32.u32	s4, s4
   1f968:	vmul.f32	s2, s2, s4
   1f96c:	vcmpe.f32	s0, s2
   1f970:	vmrs	APSR_nzcv, fpscr
   1f974:	ble	1faac <ftello64@plt+0xe5ec>
   1f978:	ldr	r0, [fp, #-8]
   1f97c:	bl	1ef9c <ftello64@plt+0xdadc>
   1f980:	ldr	lr, [fp, #-8]
   1f984:	ldr	lr, [lr, #12]
   1f988:	vmov	s0, lr
   1f98c:	vcvt.f32.u32	s0, s0
   1f990:	ldr	lr, [fp, #-8]
   1f994:	ldr	lr, [lr, #20]
   1f998:	vldr	s2, [lr, #8]
   1f99c:	ldr	lr, [fp, #-8]
   1f9a0:	ldr	lr, [lr, #8]
   1f9a4:	vmov	s4, lr
   1f9a8:	vcvt.f32.u32	s4, s4
   1f9ac:	vmul.f32	s2, s2, s4
   1f9b0:	vcmpe.f32	s0, s2
   1f9b4:	vmrs	APSR_nzcv, fpscr
   1f9b8:	str	r0, [sp, #8]
   1f9bc:	ble	1faa8 <ftello64@plt+0xe5e8>
   1f9c0:	ldr	r0, [fp, #-8]
   1f9c4:	ldr	r0, [r0, #20]
   1f9c8:	str	r0, [sp, #20]
   1f9cc:	ldr	r0, [sp, #20]
   1f9d0:	ldrb	r0, [r0, #16]
   1f9d4:	tst	r0, #1
   1f9d8:	beq	1fa00 <ftello64@plt+0xe540>
   1f9dc:	ldr	r0, [fp, #-8]
   1f9e0:	ldr	r0, [r0, #8]
   1f9e4:	vmov	s0, r0
   1f9e8:	vcvt.f32.u32	s0, s0
   1f9ec:	ldr	r0, [sp, #20]
   1f9f0:	vldr	s2, [r0, #12]
   1f9f4:	vmul.f32	s0, s0, s2
   1f9f8:	vstr	s0, [sp, #4]
   1f9fc:	b	1fa2c <ftello64@plt+0xe56c>
   1fa00:	ldr	r0, [fp, #-8]
   1fa04:	ldr	r0, [r0, #8]
   1fa08:	vmov	s0, r0
   1fa0c:	vcvt.f32.u32	s0, s0
   1fa10:	ldr	r0, [sp, #20]
   1fa14:	vldr	s2, [r0, #12]
   1fa18:	vmul.f32	s0, s0, s2
   1fa1c:	ldr	r0, [sp, #20]
   1fa20:	vldr	s2, [r0, #8]
   1fa24:	vmul.f32	s0, s0, s2
   1fa28:	vstr	s0, [sp, #4]
   1fa2c:	vldr	s0, [sp, #4]
   1fa30:	vldr	s2, [pc, #308]	; 1fb6c <ftello64@plt+0xe6ac>
   1fa34:	vstr	s0, [sp, #16]
   1fa38:	vldr	s0, [sp, #16]
   1fa3c:	vcmpe.f32	s2, s0
   1fa40:	vmrs	APSR_nzcv, fpscr
   1fa44:	bhi	1fa54 <ftello64@plt+0xe594>
   1fa48:	mvn	r0, #0
   1fa4c:	str	r0, [fp, #-4]
   1fa50:	b	1fb60 <ftello64@plt+0xe6a0>
   1fa54:	ldr	r0, [fp, #-8]
   1fa58:	vldr	s0, [sp, #16]
   1fa5c:	vcvt.u32.f32	s0, s0
   1fa60:	vmov	r1, s0
   1fa64:	bl	1f484 <ftello64@plt+0xdfc4>
   1fa68:	tst	r0, #1
   1fa6c:	bne	1fa7c <ftello64@plt+0xe5bc>
   1fa70:	mvn	r0, #0
   1fa74:	str	r0, [fp, #-4]
   1fa78:	b	1fb60 <ftello64@plt+0xe6a0>
   1fa7c:	ldr	r0, [fp, #-8]
   1fa80:	ldr	r1, [fp, #-12]
   1fa84:	add	r2, sp, #24
   1fa88:	movw	r3, #0
   1fa8c:	and	r3, r3, #1
   1fa90:	bl	1fb70 <ftello64@plt+0xe6b0>
   1fa94:	movw	r1, #0
   1fa98:	cmp	r0, r1
   1fa9c:	beq	1faa4 <ftello64@plt+0xe5e4>
   1faa0:	bl	11490 <abort@plt>
   1faa4:	b	1faa8 <ftello64@plt+0xe5e8>
   1faa8:	b	1faac <ftello64@plt+0xe5ec>
   1faac:	ldr	r0, [sp, #24]
   1fab0:	ldr	r0, [r0]
   1fab4:	movw	r1, #0
   1fab8:	cmp	r0, r1
   1fabc:	beq	1fb2c <ftello64@plt+0xe66c>
   1fac0:	ldr	r0, [fp, #-8]
   1fac4:	bl	1fd6c <ftello64@plt+0xe8ac>
   1fac8:	str	r0, [sp, #12]
   1facc:	ldr	r0, [sp, #12]
   1fad0:	movw	lr, #0
   1fad4:	cmp	r0, lr
   1fad8:	bne	1fae8 <ftello64@plt+0xe628>
   1fadc:	mvn	r0, #0
   1fae0:	str	r0, [fp, #-4]
   1fae4:	b	1fb60 <ftello64@plt+0xe6a0>
   1fae8:	ldr	r0, [fp, #-12]
   1faec:	ldr	r1, [sp, #12]
   1faf0:	str	r0, [r1]
   1faf4:	ldr	r0, [sp, #24]
   1faf8:	ldr	r0, [r0, #4]
   1fafc:	ldr	r1, [sp, #12]
   1fb00:	str	r0, [r1, #4]
   1fb04:	ldr	r0, [sp, #12]
   1fb08:	ldr	r1, [sp, #24]
   1fb0c:	str	r0, [r1, #4]
   1fb10:	ldr	r0, [fp, #-8]
   1fb14:	ldr	r1, [r0, #16]
   1fb18:	add	r1, r1, #1
   1fb1c:	str	r1, [r0, #16]
   1fb20:	movw	r0, #1
   1fb24:	str	r0, [fp, #-4]
   1fb28:	b	1fb60 <ftello64@plt+0xe6a0>
   1fb2c:	ldr	r0, [fp, #-12]
   1fb30:	ldr	r1, [sp, #24]
   1fb34:	str	r0, [r1]
   1fb38:	ldr	r0, [fp, #-8]
   1fb3c:	ldr	r1, [r0, #16]
   1fb40:	add	r1, r1, #1
   1fb44:	str	r1, [r0, #16]
   1fb48:	ldr	r0, [fp, #-8]
   1fb4c:	ldr	r1, [r0, #12]
   1fb50:	add	r1, r1, #1
   1fb54:	str	r1, [r0, #12]
   1fb58:	movw	r0, #1
   1fb5c:	str	r0, [fp, #-4]
   1fb60:	ldr	r0, [fp, #-4]
   1fb64:	mov	sp, fp
   1fb68:	pop	{fp, pc}
   1fb6c:	svcmi	0x00800000
   1fb70:	push	{fp, lr}
   1fb74:	mov	fp, sp
   1fb78:	sub	sp, sp, #56	; 0x38
   1fb7c:	str	r0, [fp, #-8]
   1fb80:	str	r1, [fp, #-12]
   1fb84:	str	r2, [fp, #-16]
   1fb88:	and	r0, r3, #1
   1fb8c:	strb	r0, [fp, #-17]	; 0xffffffef
   1fb90:	ldr	r0, [fp, #-8]
   1fb94:	ldr	r1, [fp, #-12]
   1fb98:	bl	1e958 <ftello64@plt+0xd498>
   1fb9c:	str	r0, [fp, #-24]	; 0xffffffe8
   1fba0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fba4:	ldr	r1, [fp, #-16]
   1fba8:	str	r0, [r1]
   1fbac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fbb0:	ldr	r0, [r0]
   1fbb4:	movw	r1, #0
   1fbb8:	cmp	r0, r1
   1fbbc:	bne	1fbcc <ftello64@plt+0xe70c>
   1fbc0:	movw	r0, #0
   1fbc4:	str	r0, [fp, #-4]
   1fbc8:	b	1fd60 <ftello64@plt+0xe8a0>
   1fbcc:	ldr	r0, [fp, #-12]
   1fbd0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fbd4:	ldr	r1, [r1]
   1fbd8:	cmp	r0, r1
   1fbdc:	beq	1fc10 <ftello64@plt+0xe750>
   1fbe0:	ldr	r0, [fp, #-8]
   1fbe4:	ldr	r0, [r0, #28]
   1fbe8:	ldr	r1, [fp, #-12]
   1fbec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fbf0:	ldr	r2, [r2]
   1fbf4:	str	r0, [sp, #8]
   1fbf8:	mov	r0, r1
   1fbfc:	mov	r1, r2
   1fc00:	ldr	r2, [sp, #8]
   1fc04:	blx	r2
   1fc08:	tst	r0, #1
   1fc0c:	beq	1fc8c <ftello64@plt+0xe7cc>
   1fc10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc14:	ldr	r0, [r0]
   1fc18:	str	r0, [sp, #24]
   1fc1c:	ldrb	r0, [fp, #-17]	; 0xffffffef
   1fc20:	tst	r0, #1
   1fc24:	beq	1fc80 <ftello64@plt+0xe7c0>
   1fc28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc2c:	ldr	r0, [r0, #4]
   1fc30:	movw	r1, #0
   1fc34:	cmp	r0, r1
   1fc38:	beq	1fc70 <ftello64@plt+0xe7b0>
   1fc3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc40:	ldr	r0, [r0, #4]
   1fc44:	str	r0, [sp, #20]
   1fc48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc4c:	ldr	r1, [sp, #20]
   1fc50:	ldr	r2, [r1]
   1fc54:	str	r2, [r0]
   1fc58:	ldr	r1, [r1, #4]
   1fc5c:	str	r1, [r0, #4]
   1fc60:	ldr	r0, [fp, #-8]
   1fc64:	ldr	r1, [sp, #20]
   1fc68:	bl	201c0 <ftello64@plt+0xed00>
   1fc6c:	b	1fc7c <ftello64@plt+0xe7bc>
   1fc70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc74:	movw	r1, #0
   1fc78:	str	r1, [r0]
   1fc7c:	b	1fc80 <ftello64@plt+0xe7c0>
   1fc80:	ldr	r0, [sp, #24]
   1fc84:	str	r0, [fp, #-4]
   1fc88:	b	1fd60 <ftello64@plt+0xe8a0>
   1fc8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc90:	str	r0, [sp, #28]
   1fc94:	ldr	r0, [sp, #28]
   1fc98:	ldr	r0, [r0, #4]
   1fc9c:	movw	r1, #0
   1fca0:	cmp	r0, r1
   1fca4:	beq	1fd58 <ftello64@plt+0xe898>
   1fca8:	ldr	r0, [fp, #-12]
   1fcac:	ldr	r1, [sp, #28]
   1fcb0:	ldr	r1, [r1, #4]
   1fcb4:	ldr	r1, [r1]
   1fcb8:	cmp	r0, r1
   1fcbc:	beq	1fcf4 <ftello64@plt+0xe834>
   1fcc0:	ldr	r0, [fp, #-8]
   1fcc4:	ldr	r0, [r0, #28]
   1fcc8:	ldr	r1, [fp, #-12]
   1fccc:	ldr	r2, [sp, #28]
   1fcd0:	ldr	r2, [r2, #4]
   1fcd4:	ldr	r2, [r2]
   1fcd8:	str	r0, [sp, #4]
   1fcdc:	mov	r0, r1
   1fce0:	mov	r1, r2
   1fce4:	ldr	r2, [sp, #4]
   1fce8:	blx	r2
   1fcec:	tst	r0, #1
   1fcf0:	beq	1fd44 <ftello64@plt+0xe884>
   1fcf4:	ldr	r0, [sp, #28]
   1fcf8:	ldr	r0, [r0, #4]
   1fcfc:	ldr	r0, [r0]
   1fd00:	str	r0, [sp, #16]
   1fd04:	ldrb	r0, [fp, #-17]	; 0xffffffef
   1fd08:	tst	r0, #1
   1fd0c:	beq	1fd38 <ftello64@plt+0xe878>
   1fd10:	ldr	r0, [sp, #28]
   1fd14:	ldr	r0, [r0, #4]
   1fd18:	str	r0, [sp, #12]
   1fd1c:	ldr	r0, [sp, #12]
   1fd20:	ldr	r0, [r0, #4]
   1fd24:	ldr	r1, [sp, #28]
   1fd28:	str	r0, [r1, #4]
   1fd2c:	ldr	r0, [fp, #-8]
   1fd30:	ldr	r1, [sp, #12]
   1fd34:	bl	201c0 <ftello64@plt+0xed00>
   1fd38:	ldr	r0, [sp, #16]
   1fd3c:	str	r0, [fp, #-4]
   1fd40:	b	1fd60 <ftello64@plt+0xe8a0>
   1fd44:	b	1fd48 <ftello64@plt+0xe888>
   1fd48:	ldr	r0, [sp, #28]
   1fd4c:	ldr	r0, [r0, #4]
   1fd50:	str	r0, [sp, #28]
   1fd54:	b	1fc94 <ftello64@plt+0xe7d4>
   1fd58:	movw	r0, #0
   1fd5c:	str	r0, [fp, #-4]
   1fd60:	ldr	r0, [fp, #-4]
   1fd64:	mov	sp, fp
   1fd68:	pop	{fp, pc}
   1fd6c:	push	{fp, lr}
   1fd70:	mov	fp, sp
   1fd74:	sub	sp, sp, #8
   1fd78:	str	r0, [sp, #4]
   1fd7c:	ldr	r0, [sp, #4]
   1fd80:	ldr	r0, [r0, #36]	; 0x24
   1fd84:	movw	r1, #0
   1fd88:	cmp	r0, r1
   1fd8c:	beq	1fdb0 <ftello64@plt+0xe8f0>
   1fd90:	ldr	r0, [sp, #4]
   1fd94:	ldr	r0, [r0, #36]	; 0x24
   1fd98:	str	r0, [sp]
   1fd9c:	ldr	r0, [sp]
   1fda0:	ldr	r0, [r0, #4]
   1fda4:	ldr	r1, [sp, #4]
   1fda8:	str	r0, [r1, #36]	; 0x24
   1fdac:	b	1fdbc <ftello64@plt+0xe8fc>
   1fdb0:	movw	r0, #8
   1fdb4:	bl	1e0ac <ftello64@plt+0xcbec>
   1fdb8:	str	r0, [sp]
   1fdbc:	ldr	r0, [sp]
   1fdc0:	mov	sp, fp
   1fdc4:	pop	{fp, pc}
   1fdc8:	push	{fp, lr}
   1fdcc:	mov	fp, sp
   1fdd0:	sub	sp, sp, #24
   1fdd4:	str	r0, [fp, #-4]
   1fdd8:	str	r1, [fp, #-8]
   1fddc:	ldr	r0, [fp, #-4]
   1fde0:	ldr	r1, [fp, #-8]
   1fde4:	add	r2, sp, #12
   1fde8:	bl	1f8c0 <ftello64@plt+0xe400>
   1fdec:	str	r0, [sp, #8]
   1fdf0:	ldr	r0, [sp, #8]
   1fdf4:	cmn	r0, #1
   1fdf8:	bne	1fe08 <ftello64@plt+0xe948>
   1fdfc:	movw	r0, #0
   1fe00:	str	r0, [sp, #4]
   1fe04:	b	1fe30 <ftello64@plt+0xe970>
   1fe08:	ldr	r0, [sp, #8]
   1fe0c:	cmp	r0, #0
   1fe10:	bne	1fe20 <ftello64@plt+0xe960>
   1fe14:	ldr	r0, [sp, #12]
   1fe18:	str	r0, [sp]
   1fe1c:	b	1fe28 <ftello64@plt+0xe968>
   1fe20:	ldr	r0, [fp, #-8]
   1fe24:	str	r0, [sp]
   1fe28:	ldr	r0, [sp]
   1fe2c:	str	r0, [sp, #4]
   1fe30:	ldr	r0, [sp, #4]
   1fe34:	mov	sp, fp
   1fe38:	pop	{fp, pc}
   1fe3c:	push	{fp, lr}
   1fe40:	mov	fp, sp
   1fe44:	sub	sp, sp, #48	; 0x30
   1fe48:	str	r0, [fp, #-8]
   1fe4c:	str	r1, [fp, #-12]
   1fe50:	ldr	r0, [fp, #-8]
   1fe54:	ldr	r1, [fp, #-12]
   1fe58:	sub	r2, fp, #20
   1fe5c:	movw	r3, #1
   1fe60:	and	r3, r3, #1
   1fe64:	bl	1fb70 <ftello64@plt+0xe6b0>
   1fe68:	str	r0, [fp, #-16]
   1fe6c:	ldr	r0, [fp, #-16]
   1fe70:	movw	r1, #0
   1fe74:	cmp	r0, r1
   1fe78:	bne	1fe88 <ftello64@plt+0xe9c8>
   1fe7c:	movw	r0, #0
   1fe80:	str	r0, [fp, #-4]
   1fe84:	b	20034 <ftello64@plt+0xeb74>
   1fe88:	ldr	r0, [fp, #-8]
   1fe8c:	ldr	r1, [r0, #16]
   1fe90:	mvn	r2, #0
   1fe94:	add	r1, r1, r2
   1fe98:	str	r1, [r0, #16]
   1fe9c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1fea0:	ldr	r0, [r0]
   1fea4:	movw	r1, #0
   1fea8:	cmp	r0, r1
   1feac:	bne	2002c <ftello64@plt+0xeb6c>
   1feb0:	ldr	r0, [fp, #-8]
   1feb4:	ldr	r1, [r0, #12]
   1feb8:	mvn	r2, #0
   1febc:	add	r1, r1, r2
   1fec0:	str	r1, [r0, #12]
   1fec4:	ldr	r0, [fp, #-8]
   1fec8:	ldr	r0, [r0, #12]
   1fecc:	vmov	s0, r0
   1fed0:	vcvt.f32.u32	s0, s0
   1fed4:	ldr	r0, [fp, #-8]
   1fed8:	ldr	r0, [r0, #20]
   1fedc:	vldr	s2, [r0]
   1fee0:	ldr	r0, [fp, #-8]
   1fee4:	ldr	r0, [r0, #8]
   1fee8:	vmov	s4, r0
   1feec:	vcvt.f32.u32	s4, s4
   1fef0:	vmul.f32	s2, s2, s4
   1fef4:	vcmpe.f32	s0, s2
   1fef8:	vmrs	APSR_nzcv, fpscr
   1fefc:	bpl	20028 <ftello64@plt+0xeb68>
   1ff00:	ldr	r0, [fp, #-8]
   1ff04:	bl	1ef9c <ftello64@plt+0xdadc>
   1ff08:	ldr	lr, [fp, #-8]
   1ff0c:	ldr	lr, [lr, #12]
   1ff10:	vmov	s0, lr
   1ff14:	vcvt.f32.u32	s0, s0
   1ff18:	ldr	lr, [fp, #-8]
   1ff1c:	ldr	lr, [lr, #20]
   1ff20:	vldr	s2, [lr]
   1ff24:	ldr	lr, [fp, #-8]
   1ff28:	ldr	lr, [lr, #8]
   1ff2c:	vmov	s4, lr
   1ff30:	vcvt.f32.u32	s4, s4
   1ff34:	vmul.f32	s2, s2, s4
   1ff38:	vcmpe.f32	s0, s2
   1ff3c:	vmrs	APSR_nzcv, fpscr
   1ff40:	str	r0, [sp, #8]
   1ff44:	bpl	20024 <ftello64@plt+0xeb64>
   1ff48:	ldr	r0, [fp, #-8]
   1ff4c:	ldr	r0, [r0, #20]
   1ff50:	str	r0, [sp, #24]
   1ff54:	ldr	r0, [sp, #24]
   1ff58:	ldrb	r0, [r0, #16]
   1ff5c:	tst	r0, #1
   1ff60:	beq	1ff88 <ftello64@plt+0xeac8>
   1ff64:	ldr	r0, [fp, #-8]
   1ff68:	ldr	r0, [r0, #8]
   1ff6c:	vmov	s0, r0
   1ff70:	vcvt.f32.u32	s0, s0
   1ff74:	ldr	r0, [sp, #24]
   1ff78:	vldr	s2, [r0, #4]
   1ff7c:	vmul.f32	s0, s0, s2
   1ff80:	vstr	s0, [sp, #4]
   1ff84:	b	1ffb4 <ftello64@plt+0xeaf4>
   1ff88:	ldr	r0, [fp, #-8]
   1ff8c:	ldr	r0, [r0, #8]
   1ff90:	vmov	s0, r0
   1ff94:	vcvt.f32.u32	s0, s0
   1ff98:	ldr	r0, [sp, #24]
   1ff9c:	vldr	s2, [r0, #4]
   1ffa0:	vmul.f32	s0, s0, s2
   1ffa4:	ldr	r0, [sp, #24]
   1ffa8:	vldr	s2, [r0, #8]
   1ffac:	vmul.f32	s0, s0, s2
   1ffb0:	vstr	s0, [sp, #4]
   1ffb4:	vldr	s0, [sp, #4]
   1ffb8:	vcvt.u32.f32	s0, s0
   1ffbc:	vmov	r0, s0
   1ffc0:	str	r0, [sp, #20]
   1ffc4:	ldr	r0, [fp, #-8]
   1ffc8:	ldr	r1, [sp, #20]
   1ffcc:	bl	1f484 <ftello64@plt+0xdfc4>
   1ffd0:	tst	r0, #1
   1ffd4:	bne	20020 <ftello64@plt+0xeb60>
   1ffd8:	ldr	r0, [fp, #-8]
   1ffdc:	ldr	r0, [r0, #36]	; 0x24
   1ffe0:	str	r0, [sp, #16]
   1ffe4:	ldr	r0, [sp, #16]
   1ffe8:	movw	r1, #0
   1ffec:	cmp	r0, r1
   1fff0:	beq	20014 <ftello64@plt+0xeb54>
   1fff4:	ldr	r0, [sp, #16]
   1fff8:	ldr	r0, [r0, #4]
   1fffc:	str	r0, [sp, #12]
   20000:	ldr	r0, [sp, #16]
   20004:	bl	1e54c <ftello64@plt+0xd08c>
   20008:	ldr	r0, [sp, #12]
   2000c:	str	r0, [sp, #16]
   20010:	b	1ffe4 <ftello64@plt+0xeb24>
   20014:	ldr	r0, [fp, #-8]
   20018:	movw	r1, #0
   2001c:	str	r1, [r0, #36]	; 0x24
   20020:	b	20024 <ftello64@plt+0xeb64>
   20024:	b	20028 <ftello64@plt+0xeb68>
   20028:	b	2002c <ftello64@plt+0xeb6c>
   2002c:	ldr	r0, [fp, #-16]
   20030:	str	r0, [fp, #-4]
   20034:	ldr	r0, [fp, #-4]
   20038:	mov	sp, fp
   2003c:	pop	{fp, pc}
   20040:	push	{fp, lr}
   20044:	mov	fp, sp
   20048:	sub	sp, sp, #8
   2004c:	str	r0, [sp, #4]
   20050:	str	r1, [sp]
   20054:	ldr	r0, [sp, #4]
   20058:	ldr	r1, [sp]
   2005c:	bl	1fe3c <ftello64@plt+0xe97c>
   20060:	mov	sp, fp
   20064:	pop	{fp, pc}
   20068:	push	{fp, lr}
   2006c:	mov	fp, sp
   20070:	sub	sp, sp, #8
   20074:	str	r0, [sp, #4]
   20078:	ldr	r0, [sp, #4]
   2007c:	cmp	r0, #10
   20080:	bcs	2008c <ftello64@plt+0xebcc>
   20084:	movw	r0, #10
   20088:	str	r0, [sp, #4]
   2008c:	ldr	r0, [sp, #4]
   20090:	orr	r0, r0, #1
   20094:	str	r0, [sp, #4]
   20098:	ldr	r0, [sp, #4]
   2009c:	mvn	r1, #0
   200a0:	cmp	r1, r0
   200a4:	movw	r0, #0
   200a8:	str	r0, [sp]
   200ac:	beq	200c4 <ftello64@plt+0xec04>
   200b0:	ldr	r0, [sp, #4]
   200b4:	bl	200ec <ftello64@plt+0xec2c>
   200b8:	mvn	lr, #0
   200bc:	eor	r0, r0, lr
   200c0:	str	r0, [sp]
   200c4:	ldr	r0, [sp]
   200c8:	tst	r0, #1
   200cc:	beq	200e0 <ftello64@plt+0xec20>
   200d0:	ldr	r0, [sp, #4]
   200d4:	add	r0, r0, #2
   200d8:	str	r0, [sp, #4]
   200dc:	b	20098 <ftello64@plt+0xebd8>
   200e0:	ldr	r0, [sp, #4]
   200e4:	mov	sp, fp
   200e8:	pop	{fp, pc}
   200ec:	sub	sp, sp, #16
   200f0:	str	r0, [sp, #12]
   200f4:	movw	r0, #3
   200f8:	str	r0, [sp, #8]
   200fc:	ldr	r0, [sp, #8]
   20100:	ldr	r1, [sp, #8]
   20104:	mul	r0, r0, r1
   20108:	str	r0, [sp, #4]
   2010c:	ldr	r0, [sp, #4]
   20110:	ldr	r1, [sp, #12]
   20114:	cmp	r0, r1
   20118:	movw	r0, #0
   2011c:	str	r0, [sp]
   20120:	bcs	20144 <ftello64@plt+0xec84>
   20124:	ldr	r0, [sp, #12]
   20128:	ldr	r1, [sp, #8]
   2012c:	udiv	r2, r0, r1
   20130:	mls	r0, r2, r1, r0
   20134:	cmp	r0, #0
   20138:	movw	r0, #0
   2013c:	movne	r0, #1
   20140:	str	r0, [sp]
   20144:	ldr	r0, [sp]
   20148:	tst	r0, #1
   2014c:	beq	20180 <ftello64@plt+0xecc0>
   20150:	ldr	r0, [sp, #8]
   20154:	add	r0, r0, #1
   20158:	str	r0, [sp, #8]
   2015c:	ldr	r0, [sp, #8]
   20160:	lsl	r0, r0, #2
   20164:	ldr	r1, [sp, #4]
   20168:	add	r0, r1, r0
   2016c:	str	r0, [sp, #4]
   20170:	ldr	r0, [sp, #8]
   20174:	add	r0, r0, #1
   20178:	str	r0, [sp, #8]
   2017c:	b	2010c <ftello64@plt+0xec4c>
   20180:	ldr	r0, [sp, #12]
   20184:	ldr	r1, [sp, #8]
   20188:	udiv	r2, r0, r1
   2018c:	mls	r0, r2, r1, r0
   20190:	cmp	r0, #0
   20194:	movw	r0, #0
   20198:	movne	r0, #1
   2019c:	tst	r0, #1
   201a0:	movw	r0, #1
   201a4:	moveq	r0, #0
   201a8:	cmp	r0, #0
   201ac:	movw	r0, #0
   201b0:	movne	r0, #1
   201b4:	and	r0, r0, #1
   201b8:	add	sp, sp, #16
   201bc:	bx	lr
   201c0:	sub	sp, sp, #8
   201c4:	str	r0, [sp, #4]
   201c8:	str	r1, [sp]
   201cc:	ldr	r0, [sp]
   201d0:	movw	r1, #0
   201d4:	str	r1, [r0]
   201d8:	ldr	r0, [sp, #4]
   201dc:	ldr	r0, [r0, #36]	; 0x24
   201e0:	ldr	r1, [sp]
   201e4:	str	r0, [r1, #4]
   201e8:	ldr	r0, [sp]
   201ec:	ldr	r1, [sp, #4]
   201f0:	str	r0, [r1, #36]	; 0x24
   201f4:	add	sp, sp, #8
   201f8:	bx	lr
   201fc:	push	{fp, lr}
   20200:	mov	fp, sp
   20204:	bl	113ac <__errno_location@plt>
   20208:	movw	lr, #12
   2020c:	str	lr, [r0]
   20210:	movw	r0, #0
   20214:	pop	{fp, pc}
   20218:	push	{fp, lr}
   2021c:	mov	fp, sp
   20220:	sub	sp, sp, #8
   20224:	str	r0, [sp, #4]
   20228:	ldr	r0, [sp, #4]
   2022c:	cmn	r0, #1
   20230:	bhi	20244 <ftello64@plt+0xed84>
   20234:	ldr	r0, [sp, #4]
   20238:	bl	1e0ac <ftello64@plt+0xcbec>
   2023c:	str	r0, [sp]
   20240:	b	2024c <ftello64@plt+0xed8c>
   20244:	bl	201fc <ftello64@plt+0xed3c>
   20248:	str	r0, [sp]
   2024c:	ldr	r0, [sp]
   20250:	mov	sp, fp
   20254:	pop	{fp, pc}
   20258:	push	{fp, lr}
   2025c:	mov	fp, sp
   20260:	sub	sp, sp, #16
   20264:	str	r0, [fp, #-4]
   20268:	str	r1, [sp, #8]
   2026c:	ldr	r0, [sp, #8]
   20270:	cmn	r0, #1
   20274:	bhi	202ac <ftello64@plt+0xedec>
   20278:	ldr	r0, [fp, #-4]
   2027c:	ldr	r1, [sp, #8]
   20280:	ldr	r2, [sp, #8]
   20284:	cmp	r2, #0
   20288:	movw	r2, #0
   2028c:	movne	r2, #1
   20290:	mvn	r3, #0
   20294:	eor	r2, r2, r3
   20298:	and	r2, r2, #1
   2029c:	orr	r1, r1, r2
   202a0:	bl	1e11c <ftello64@plt+0xcc5c>
   202a4:	str	r0, [sp, #4]
   202a8:	b	202b4 <ftello64@plt+0xedf4>
   202ac:	bl	201fc <ftello64@plt+0xed3c>
   202b0:	str	r0, [sp, #4]
   202b4:	ldr	r0, [sp, #4]
   202b8:	mov	sp, fp
   202bc:	pop	{fp, pc}
   202c0:	push	{fp, lr}
   202c4:	mov	fp, sp
   202c8:	sub	sp, sp, #16
   202cc:	str	r0, [sp, #8]
   202d0:	str	r1, [sp, #4]
   202d4:	ldr	r0, [sp, #8]
   202d8:	mvn	r1, #0
   202dc:	cmp	r1, r0
   202e0:	bcs	20304 <ftello64@plt+0xee44>
   202e4:	ldr	r0, [sp, #4]
   202e8:	cmp	r0, #0
   202ec:	beq	202fc <ftello64@plt+0xee3c>
   202f0:	bl	201fc <ftello64@plt+0xed3c>
   202f4:	str	r0, [fp, #-4]
   202f8:	b	20344 <ftello64@plt+0xee84>
   202fc:	movw	r0, #0
   20300:	str	r0, [sp, #8]
   20304:	ldr	r0, [sp, #4]
   20308:	mvn	r1, #0
   2030c:	cmp	r1, r0
   20310:	bcs	20334 <ftello64@plt+0xee74>
   20314:	ldr	r0, [sp, #8]
   20318:	cmp	r0, #0
   2031c:	beq	2032c <ftello64@plt+0xee6c>
   20320:	bl	201fc <ftello64@plt+0xed3c>
   20324:	str	r0, [fp, #-4]
   20328:	b	20344 <ftello64@plt+0xee84>
   2032c:	movw	r0, #0
   20330:	str	r0, [sp, #4]
   20334:	ldr	r0, [sp, #8]
   20338:	ldr	r1, [sp, #4]
   2033c:	bl	1e010 <ftello64@plt+0xcb50>
   20340:	str	r0, [fp, #-4]
   20344:	ldr	r0, [fp, #-4]
   20348:	mov	sp, fp
   2034c:	pop	{fp, pc}
   20350:	push	{fp, lr}
   20354:	mov	fp, sp
   20358:	sub	sp, sp, #16
   2035c:	str	r0, [fp, #-4]
   20360:	str	r1, [sp, #8]
   20364:	str	r2, [sp, #4]
   20368:	ldr	r0, [sp, #8]
   2036c:	cmp	r0, #0
   20370:	beq	20380 <ftello64@plt+0xeec0>
   20374:	ldr	r0, [sp, #4]
   20378:	cmp	r0, #0
   2037c:	bne	2038c <ftello64@plt+0xeecc>
   20380:	movw	r0, #1
   20384:	str	r0, [sp, #4]
   20388:	str	r0, [sp, #8]
   2038c:	ldr	r0, [sp, #8]
   20390:	cmn	r0, #1
   20394:	bhi	203bc <ftello64@plt+0xeefc>
   20398:	ldr	r0, [sp, #4]
   2039c:	cmn	r0, #1
   203a0:	bhi	203bc <ftello64@plt+0xeefc>
   203a4:	ldr	r0, [fp, #-4]
   203a8:	ldr	r1, [sp, #8]
   203ac:	ldr	r2, [sp, #4]
   203b0:	bl	204dc <ftello64@plt+0xf01c>
   203b4:	str	r0, [sp]
   203b8:	b	203c4 <ftello64@plt+0xef04>
   203bc:	bl	201fc <ftello64@plt+0xed3c>
   203c0:	str	r0, [sp]
   203c4:	ldr	r0, [sp]
   203c8:	mov	sp, fp
   203cc:	pop	{fp, pc}
   203d0:	push	{fp, lr}
   203d4:	mov	fp, sp
   203d8:	sub	sp, sp, #8
   203dc:	movw	r0, #14
   203e0:	bl	11430 <nl_langinfo@plt>
   203e4:	str	r0, [sp, #4]
   203e8:	ldr	r0, [sp, #4]
   203ec:	movw	lr, #0
   203f0:	cmp	r0, lr
   203f4:	bne	20404 <ftello64@plt+0xef44>
   203f8:	movw	r0, #12350	; 0x303e
   203fc:	movt	r0, #2
   20400:	str	r0, [sp, #4]
   20404:	ldr	r0, [sp, #4]
   20408:	ldrb	r0, [r0]
   2040c:	cmp	r0, #0
   20410:	bne	20420 <ftello64@plt+0xef60>
   20414:	movw	r0, #14060	; 0x36ec
   20418:	movt	r0, #2
   2041c:	str	r0, [sp, #4]
   20420:	ldr	r0, [sp, #4]
   20424:	mov	sp, fp
   20428:	pop	{fp, pc}
   2042c:	push	{fp, lr}
   20430:	mov	fp, sp
   20434:	sub	sp, sp, #32
   20438:	str	r0, [fp, #-8]
   2043c:	str	r1, [fp, #-12]
   20440:	str	r2, [sp, #16]
   20444:	str	r3, [sp, #12]
   20448:	ldr	r0, [fp, #-8]
   2044c:	movw	r1, #0
   20450:	cmp	r0, r1
   20454:	bne	20460 <ftello64@plt+0xefa0>
   20458:	add	r0, sp, #4
   2045c:	str	r0, [fp, #-8]
   20460:	ldr	r0, [fp, #-8]
   20464:	ldr	r1, [fp, #-12]
   20468:	ldr	r2, [sp, #16]
   2046c:	ldr	r3, [sp, #12]
   20470:	bl	112f8 <mbrtowc@plt>
   20474:	str	r0, [sp, #8]
   20478:	ldr	r0, [sp, #8]
   2047c:	mvn	r1, #1
   20480:	cmp	r1, r0
   20484:	bhi	204c8 <ftello64@plt+0xf008>
   20488:	ldr	r0, [sp, #16]
   2048c:	cmp	r0, #0
   20490:	beq	204c8 <ftello64@plt+0xf008>
   20494:	movw	r0, #0
   20498:	bl	22594 <ftello64@plt+0x110d4>
   2049c:	tst	r0, #1
   204a0:	bne	204c8 <ftello64@plt+0xf008>
   204a4:	ldr	r0, [fp, #-12]
   204a8:	ldrb	r0, [r0]
   204ac:	strb	r0, [sp, #3]
   204b0:	ldrb	r0, [sp, #3]
   204b4:	ldr	r1, [fp, #-8]
   204b8:	str	r0, [r1]
   204bc:	movw	r0, #1
   204c0:	str	r0, [fp, #-4]
   204c4:	b	204d0 <ftello64@plt+0xf010>
   204c8:	ldr	r0, [sp, #8]
   204cc:	str	r0, [fp, #-4]
   204d0:	ldr	r0, [fp, #-4]
   204d4:	mov	sp, fp
   204d8:	pop	{fp, pc}
   204dc:	push	{fp, lr}
   204e0:	mov	fp, sp
   204e4:	sub	sp, sp, #176	; 0xb0
   204e8:	str	r0, [fp, #-8]
   204ec:	str	r1, [fp, #-12]
   204f0:	str	r2, [fp, #-16]
   204f4:	b	208ac <ftello64@plt+0xf3ec>
   204f8:	b	206cc <ftello64@plt+0xf20c>
   204fc:	ldr	r0, [fp, #-16]
   20500:	cmp	r0, #0
   20504:	bcs	20608 <ftello64@plt+0xf148>
   20508:	ldr	r0, [fp, #-12]
   2050c:	cmp	r0, #0
   20510:	bcs	20598 <ftello64@plt+0xf0d8>
   20514:	b	20534 <ftello64@plt+0xf074>
   20518:	ldr	r0, [fp, #-12]
   2051c:	ldr	r1, [fp, #-16]
   20520:	movw	r2, #127	; 0x7f
   20524:	udiv	r1, r2, r1
   20528:	cmp	r0, r1
   2052c:	bcc	2069c <ftello64@plt+0xf1dc>
   20530:	b	206b4 <ftello64@plt+0xf1f4>
   20534:	b	20548 <ftello64@plt+0xf088>
   20538:	ldr	r0, [fp, #-16]
   2053c:	cmp	r0, #1
   20540:	bcc	20558 <ftello64@plt+0xf098>
   20544:	b	20564 <ftello64@plt+0xf0a4>
   20548:	ldr	r0, [fp, #-16]
   2054c:	movw	r1, #0
   20550:	cmp	r1, r0
   20554:	bcs	20564 <ftello64@plt+0xf0a4>
   20558:	movw	r0, #0
   2055c:	str	r0, [fp, #-24]	; 0xffffffe8
   20560:	b	2057c <ftello64@plt+0xf0bc>
   20564:	ldr	r0, [fp, #-16]
   20568:	movw	r1, #0
   2056c:	sub	r0, r1, r0
   20570:	movw	r1, #127	; 0x7f
   20574:	udiv	r0, r1, r0
   20578:	str	r0, [fp, #-24]	; 0xffffffe8
   2057c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20580:	ldr	r1, [fp, #-12]
   20584:	mvn	r2, #0
   20588:	sub	r1, r2, r1
   2058c:	cmp	r0, r1
   20590:	bls	2069c <ftello64@plt+0xf1dc>
   20594:	b	206b4 <ftello64@plt+0xf1f4>
   20598:	ldr	r0, [fp, #-16]
   2059c:	cmn	r0, #1
   205a0:	bne	205ec <ftello64@plt+0xf12c>
   205a4:	b	205c4 <ftello64@plt+0xf104>
   205a8:	ldr	r0, [fp, #-12]
   205ac:	mvn	r1, #127	; 0x7f
   205b0:	add	r0, r0, r1
   205b4:	movw	r1, #0
   205b8:	cmp	r1, r0
   205bc:	bcc	2069c <ftello64@plt+0xf1dc>
   205c0:	b	206b4 <ftello64@plt+0xf1f4>
   205c4:	ldr	r0, [fp, #-12]
   205c8:	movw	r1, #0
   205cc:	cmp	r1, r0
   205d0:	bcs	206b4 <ftello64@plt+0xf1f4>
   205d4:	ldr	r0, [fp, #-12]
   205d8:	sub	r0, r0, #1
   205dc:	movw	r1, #127	; 0x7f
   205e0:	cmp	r1, r0
   205e4:	bcc	2069c <ftello64@plt+0xf1dc>
   205e8:	b	206b4 <ftello64@plt+0xf1f4>
   205ec:	ldr	r0, [fp, #-16]
   205f0:	mvn	r1, #127	; 0x7f
   205f4:	udiv	r0, r1, r0
   205f8:	ldr	r1, [fp, #-12]
   205fc:	cmp	r0, r1
   20600:	bcc	2069c <ftello64@plt+0xf1dc>
   20604:	b	206b4 <ftello64@plt+0xf1f4>
   20608:	ldr	r0, [fp, #-16]
   2060c:	cmp	r0, #0
   20610:	bne	20618 <ftello64@plt+0xf158>
   20614:	b	206b4 <ftello64@plt+0xf1f4>
   20618:	ldr	r0, [fp, #-12]
   2061c:	cmp	r0, #0
   20620:	bcs	20684 <ftello64@plt+0xf1c4>
   20624:	ldr	r0, [fp, #-12]
   20628:	cmn	r0, #1
   2062c:	bne	20668 <ftello64@plt+0xf1a8>
   20630:	b	20650 <ftello64@plt+0xf190>
   20634:	ldr	r0, [fp, #-16]
   20638:	mvn	r1, #127	; 0x7f
   2063c:	add	r0, r0, r1
   20640:	movw	r1, #0
   20644:	cmp	r1, r0
   20648:	bcc	2069c <ftello64@plt+0xf1dc>
   2064c:	b	206b4 <ftello64@plt+0xf1f4>
   20650:	ldr	r0, [fp, #-16]
   20654:	sub	r0, r0, #1
   20658:	movw	r1, #127	; 0x7f
   2065c:	cmp	r1, r0
   20660:	bcc	2069c <ftello64@plt+0xf1dc>
   20664:	b	206b4 <ftello64@plt+0xf1f4>
   20668:	ldr	r0, [fp, #-12]
   2066c:	mvn	r1, #127	; 0x7f
   20670:	udiv	r0, r1, r0
   20674:	ldr	r1, [fp, #-16]
   20678:	cmp	r0, r1
   2067c:	bcc	2069c <ftello64@plt+0xf1dc>
   20680:	b	206b4 <ftello64@plt+0xf1f4>
   20684:	ldr	r0, [fp, #-16]
   20688:	movw	r1, #127	; 0x7f
   2068c:	udiv	r0, r1, r0
   20690:	ldr	r1, [fp, #-12]
   20694:	cmp	r0, r1
   20698:	bcs	206b4 <ftello64@plt+0xf1f4>
   2069c:	ldr	r0, [fp, #-12]
   206a0:	ldr	r1, [fp, #-16]
   206a4:	mul	r0, r0, r1
   206a8:	sxtb	r0, r0
   206ac:	str	r0, [fp, #-20]	; 0xffffffec
   206b0:	b	2182c <ftello64@plt+0x1036c>
   206b4:	ldr	r0, [fp, #-12]
   206b8:	ldr	r1, [fp, #-16]
   206bc:	mul	r0, r0, r1
   206c0:	sxtb	r0, r0
   206c4:	str	r0, [fp, #-20]	; 0xffffffec
   206c8:	b	21844 <ftello64@plt+0x10384>
   206cc:	ldr	r0, [fp, #-16]
   206d0:	cmp	r0, #0
   206d4:	bcs	207e0 <ftello64@plt+0xf320>
   206d8:	ldr	r0, [fp, #-12]
   206dc:	cmp	r0, #0
   206e0:	bcs	20768 <ftello64@plt+0xf2a8>
   206e4:	b	20704 <ftello64@plt+0xf244>
   206e8:	ldr	r0, [fp, #-12]
   206ec:	ldr	r1, [fp, #-16]
   206f0:	movw	r2, #255	; 0xff
   206f4:	udiv	r1, r2, r1
   206f8:	cmp	r0, r1
   206fc:	bcc	2087c <ftello64@plt+0xf3bc>
   20700:	b	20894 <ftello64@plt+0xf3d4>
   20704:	b	20718 <ftello64@plt+0xf258>
   20708:	ldr	r0, [fp, #-16]
   2070c:	cmp	r0, #1
   20710:	bcc	20728 <ftello64@plt+0xf268>
   20714:	b	20734 <ftello64@plt+0xf274>
   20718:	ldr	r0, [fp, #-16]
   2071c:	movw	r1, #0
   20720:	cmp	r1, r0
   20724:	bcs	20734 <ftello64@plt+0xf274>
   20728:	movw	r0, #0
   2072c:	str	r0, [fp, #-28]	; 0xffffffe4
   20730:	b	2074c <ftello64@plt+0xf28c>
   20734:	ldr	r0, [fp, #-16]
   20738:	movw	r1, #0
   2073c:	sub	r0, r1, r0
   20740:	movw	r1, #255	; 0xff
   20744:	udiv	r0, r1, r0
   20748:	str	r0, [fp, #-28]	; 0xffffffe4
   2074c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   20750:	ldr	r1, [fp, #-12]
   20754:	mvn	r2, #0
   20758:	sub	r1, r2, r1
   2075c:	cmp	r0, r1
   20760:	bls	2087c <ftello64@plt+0xf3bc>
   20764:	b	20894 <ftello64@plt+0xf3d4>
   20768:	b	20770 <ftello64@plt+0xf2b0>
   2076c:	b	20774 <ftello64@plt+0xf2b4>
   20770:	b	207c4 <ftello64@plt+0xf304>
   20774:	ldr	r0, [fp, #-16]
   20778:	cmn	r0, #1
   2077c:	bne	207c4 <ftello64@plt+0xf304>
   20780:	b	2079c <ftello64@plt+0xf2dc>
   20784:	ldr	r0, [fp, #-12]
   20788:	add	r0, r0, #0
   2078c:	movw	r1, #0
   20790:	cmp	r1, r0
   20794:	bcc	2087c <ftello64@plt+0xf3bc>
   20798:	b	20894 <ftello64@plt+0xf3d4>
   2079c:	ldr	r0, [fp, #-12]
   207a0:	movw	r1, #0
   207a4:	cmp	r1, r0
   207a8:	bcs	20894 <ftello64@plt+0xf3d4>
   207ac:	ldr	r0, [fp, #-12]
   207b0:	sub	r0, r0, #1
   207b4:	mvn	r1, #0
   207b8:	cmp	r1, r0
   207bc:	bcc	2087c <ftello64@plt+0xf3bc>
   207c0:	b	20894 <ftello64@plt+0xf3d4>
   207c4:	ldr	r0, [fp, #-16]
   207c8:	movw	r1, #0
   207cc:	udiv	r0, r1, r0
   207d0:	ldr	r1, [fp, #-12]
   207d4:	cmp	r0, r1
   207d8:	bcc	2087c <ftello64@plt+0xf3bc>
   207dc:	b	20894 <ftello64@plt+0xf3d4>
   207e0:	ldr	r0, [fp, #-16]
   207e4:	cmp	r0, #0
   207e8:	bne	207f0 <ftello64@plt+0xf330>
   207ec:	b	20894 <ftello64@plt+0xf3d4>
   207f0:	ldr	r0, [fp, #-12]
   207f4:	cmp	r0, #0
   207f8:	bcs	20864 <ftello64@plt+0xf3a4>
   207fc:	b	20804 <ftello64@plt+0xf344>
   20800:	b	20808 <ftello64@plt+0xf348>
   20804:	b	20848 <ftello64@plt+0xf388>
   20808:	ldr	r0, [fp, #-12]
   2080c:	cmn	r0, #1
   20810:	bne	20848 <ftello64@plt+0xf388>
   20814:	b	20830 <ftello64@plt+0xf370>
   20818:	ldr	r0, [fp, #-16]
   2081c:	add	r0, r0, #0
   20820:	movw	r1, #0
   20824:	cmp	r1, r0
   20828:	bcc	2087c <ftello64@plt+0xf3bc>
   2082c:	b	20894 <ftello64@plt+0xf3d4>
   20830:	ldr	r0, [fp, #-16]
   20834:	sub	r0, r0, #1
   20838:	mvn	r1, #0
   2083c:	cmp	r1, r0
   20840:	bcc	2087c <ftello64@plt+0xf3bc>
   20844:	b	20894 <ftello64@plt+0xf3d4>
   20848:	ldr	r0, [fp, #-12]
   2084c:	movw	r1, #0
   20850:	udiv	r0, r1, r0
   20854:	ldr	r1, [fp, #-16]
   20858:	cmp	r0, r1
   2085c:	bcc	2087c <ftello64@plt+0xf3bc>
   20860:	b	20894 <ftello64@plt+0xf3d4>
   20864:	ldr	r0, [fp, #-16]
   20868:	movw	r1, #255	; 0xff
   2086c:	udiv	r0, r1, r0
   20870:	ldr	r1, [fp, #-12]
   20874:	cmp	r0, r1
   20878:	bcs	20894 <ftello64@plt+0xf3d4>
   2087c:	ldr	r0, [fp, #-12]
   20880:	ldr	r1, [fp, #-16]
   20884:	mul	r0, r0, r1
   20888:	and	r0, r0, #255	; 0xff
   2088c:	str	r0, [fp, #-20]	; 0xffffffec
   20890:	b	2182c <ftello64@plt+0x1036c>
   20894:	ldr	r0, [fp, #-12]
   20898:	ldr	r1, [fp, #-16]
   2089c:	mul	r0, r0, r1
   208a0:	and	r0, r0, #255	; 0xff
   208a4:	str	r0, [fp, #-20]	; 0xffffffec
   208a8:	b	21844 <ftello64@plt+0x10384>
   208ac:	b	20c64 <ftello64@plt+0xf7a4>
   208b0:	b	20a84 <ftello64@plt+0xf5c4>
   208b4:	ldr	r0, [fp, #-16]
   208b8:	cmp	r0, #0
   208bc:	bcs	209c0 <ftello64@plt+0xf500>
   208c0:	ldr	r0, [fp, #-12]
   208c4:	cmp	r0, #0
   208c8:	bcs	20950 <ftello64@plt+0xf490>
   208cc:	b	208ec <ftello64@plt+0xf42c>
   208d0:	ldr	r0, [fp, #-12]
   208d4:	ldr	r1, [fp, #-16]
   208d8:	movw	r2, #32767	; 0x7fff
   208dc:	udiv	r1, r2, r1
   208e0:	cmp	r0, r1
   208e4:	bcc	20a54 <ftello64@plt+0xf594>
   208e8:	b	20a6c <ftello64@plt+0xf5ac>
   208ec:	b	20900 <ftello64@plt+0xf440>
   208f0:	ldr	r0, [fp, #-16]
   208f4:	cmp	r0, #1
   208f8:	bcc	20910 <ftello64@plt+0xf450>
   208fc:	b	2091c <ftello64@plt+0xf45c>
   20900:	ldr	r0, [fp, #-16]
   20904:	movw	r1, #0
   20908:	cmp	r1, r0
   2090c:	bcs	2091c <ftello64@plt+0xf45c>
   20910:	movw	r0, #0
   20914:	str	r0, [fp, #-32]	; 0xffffffe0
   20918:	b	20934 <ftello64@plt+0xf474>
   2091c:	ldr	r0, [fp, #-16]
   20920:	movw	r1, #0
   20924:	sub	r0, r1, r0
   20928:	movw	r1, #32767	; 0x7fff
   2092c:	udiv	r0, r1, r0
   20930:	str	r0, [fp, #-32]	; 0xffffffe0
   20934:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20938:	ldr	r1, [fp, #-12]
   2093c:	mvn	r2, #0
   20940:	sub	r1, r2, r1
   20944:	cmp	r0, r1
   20948:	bls	20a54 <ftello64@plt+0xf594>
   2094c:	b	20a6c <ftello64@plt+0xf5ac>
   20950:	ldr	r0, [fp, #-16]
   20954:	cmn	r0, #1
   20958:	bne	209a4 <ftello64@plt+0xf4e4>
   2095c:	b	2097c <ftello64@plt+0xf4bc>
   20960:	ldr	r0, [pc, #3840]	; 21868 <ftello64@plt+0x103a8>
   20964:	ldr	r1, [fp, #-12]
   20968:	add	r0, r1, r0
   2096c:	movw	r1, #0
   20970:	cmp	r1, r0
   20974:	bcc	20a54 <ftello64@plt+0xf594>
   20978:	b	20a6c <ftello64@plt+0xf5ac>
   2097c:	ldr	r0, [fp, #-12]
   20980:	movw	r1, #0
   20984:	cmp	r1, r0
   20988:	bcs	20a6c <ftello64@plt+0xf5ac>
   2098c:	ldr	r0, [fp, #-12]
   20990:	sub	r0, r0, #1
   20994:	movw	r1, #32767	; 0x7fff
   20998:	cmp	r1, r0
   2099c:	bcc	20a54 <ftello64@plt+0xf594>
   209a0:	b	20a6c <ftello64@plt+0xf5ac>
   209a4:	ldr	r0, [pc, #3772]	; 21868 <ftello64@plt+0x103a8>
   209a8:	ldr	r1, [fp, #-16]
   209ac:	udiv	r0, r0, r1
   209b0:	ldr	r1, [fp, #-12]
   209b4:	cmp	r0, r1
   209b8:	bcc	20a54 <ftello64@plt+0xf594>
   209bc:	b	20a6c <ftello64@plt+0xf5ac>
   209c0:	ldr	r0, [fp, #-16]
   209c4:	cmp	r0, #0
   209c8:	bne	209d0 <ftello64@plt+0xf510>
   209cc:	b	20a6c <ftello64@plt+0xf5ac>
   209d0:	ldr	r0, [fp, #-12]
   209d4:	cmp	r0, #0
   209d8:	bcs	20a3c <ftello64@plt+0xf57c>
   209dc:	ldr	r0, [fp, #-12]
   209e0:	cmn	r0, #1
   209e4:	bne	20a20 <ftello64@plt+0xf560>
   209e8:	b	20a08 <ftello64@plt+0xf548>
   209ec:	ldr	r0, [pc, #3700]	; 21868 <ftello64@plt+0x103a8>
   209f0:	ldr	r1, [fp, #-16]
   209f4:	add	r0, r1, r0
   209f8:	movw	r1, #0
   209fc:	cmp	r1, r0
   20a00:	bcc	20a54 <ftello64@plt+0xf594>
   20a04:	b	20a6c <ftello64@plt+0xf5ac>
   20a08:	ldr	r0, [fp, #-16]
   20a0c:	sub	r0, r0, #1
   20a10:	movw	r1, #32767	; 0x7fff
   20a14:	cmp	r1, r0
   20a18:	bcc	20a54 <ftello64@plt+0xf594>
   20a1c:	b	20a6c <ftello64@plt+0xf5ac>
   20a20:	ldr	r0, [pc, #3648]	; 21868 <ftello64@plt+0x103a8>
   20a24:	ldr	r1, [fp, #-12]
   20a28:	udiv	r0, r0, r1
   20a2c:	ldr	r1, [fp, #-16]
   20a30:	cmp	r0, r1
   20a34:	bcc	20a54 <ftello64@plt+0xf594>
   20a38:	b	20a6c <ftello64@plt+0xf5ac>
   20a3c:	ldr	r0, [fp, #-16]
   20a40:	movw	r1, #32767	; 0x7fff
   20a44:	udiv	r0, r1, r0
   20a48:	ldr	r1, [fp, #-12]
   20a4c:	cmp	r0, r1
   20a50:	bcs	20a6c <ftello64@plt+0xf5ac>
   20a54:	ldr	r0, [fp, #-12]
   20a58:	ldr	r1, [fp, #-16]
   20a5c:	mul	r0, r0, r1
   20a60:	sxth	r0, r0
   20a64:	str	r0, [fp, #-20]	; 0xffffffec
   20a68:	b	2182c <ftello64@plt+0x1036c>
   20a6c:	ldr	r0, [fp, #-12]
   20a70:	ldr	r1, [fp, #-16]
   20a74:	mul	r0, r0, r1
   20a78:	sxth	r0, r0
   20a7c:	str	r0, [fp, #-20]	; 0xffffffec
   20a80:	b	21844 <ftello64@plt+0x10384>
   20a84:	ldr	r0, [fp, #-16]
   20a88:	cmp	r0, #0
   20a8c:	bcs	20b98 <ftello64@plt+0xf6d8>
   20a90:	ldr	r0, [fp, #-12]
   20a94:	cmp	r0, #0
   20a98:	bcs	20b20 <ftello64@plt+0xf660>
   20a9c:	b	20abc <ftello64@plt+0xf5fc>
   20aa0:	ldr	r0, [fp, #-12]
   20aa4:	ldr	r1, [fp, #-16]
   20aa8:	movw	r2, #65535	; 0xffff
   20aac:	udiv	r1, r2, r1
   20ab0:	cmp	r0, r1
   20ab4:	bcc	20c34 <ftello64@plt+0xf774>
   20ab8:	b	20c4c <ftello64@plt+0xf78c>
   20abc:	b	20ad0 <ftello64@plt+0xf610>
   20ac0:	ldr	r0, [fp, #-16]
   20ac4:	cmp	r0, #1
   20ac8:	bcc	20ae0 <ftello64@plt+0xf620>
   20acc:	b	20aec <ftello64@plt+0xf62c>
   20ad0:	ldr	r0, [fp, #-16]
   20ad4:	movw	r1, #0
   20ad8:	cmp	r1, r0
   20adc:	bcs	20aec <ftello64@plt+0xf62c>
   20ae0:	movw	r0, #0
   20ae4:	str	r0, [fp, #-36]	; 0xffffffdc
   20ae8:	b	20b04 <ftello64@plt+0xf644>
   20aec:	ldr	r0, [fp, #-16]
   20af0:	movw	r1, #0
   20af4:	sub	r0, r1, r0
   20af8:	movw	r1, #65535	; 0xffff
   20afc:	udiv	r0, r1, r0
   20b00:	str	r0, [fp, #-36]	; 0xffffffdc
   20b04:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20b08:	ldr	r1, [fp, #-12]
   20b0c:	mvn	r2, #0
   20b10:	sub	r1, r2, r1
   20b14:	cmp	r0, r1
   20b18:	bls	20c34 <ftello64@plt+0xf774>
   20b1c:	b	20c4c <ftello64@plt+0xf78c>
   20b20:	b	20b28 <ftello64@plt+0xf668>
   20b24:	b	20b2c <ftello64@plt+0xf66c>
   20b28:	b	20b7c <ftello64@plt+0xf6bc>
   20b2c:	ldr	r0, [fp, #-16]
   20b30:	cmn	r0, #1
   20b34:	bne	20b7c <ftello64@plt+0xf6bc>
   20b38:	b	20b54 <ftello64@plt+0xf694>
   20b3c:	ldr	r0, [fp, #-12]
   20b40:	add	r0, r0, #0
   20b44:	movw	r1, #0
   20b48:	cmp	r1, r0
   20b4c:	bcc	20c34 <ftello64@plt+0xf774>
   20b50:	b	20c4c <ftello64@plt+0xf78c>
   20b54:	ldr	r0, [fp, #-12]
   20b58:	movw	r1, #0
   20b5c:	cmp	r1, r0
   20b60:	bcs	20c4c <ftello64@plt+0xf78c>
   20b64:	ldr	r0, [fp, #-12]
   20b68:	sub	r0, r0, #1
   20b6c:	mvn	r1, #0
   20b70:	cmp	r1, r0
   20b74:	bcc	20c34 <ftello64@plt+0xf774>
   20b78:	b	20c4c <ftello64@plt+0xf78c>
   20b7c:	ldr	r0, [fp, #-16]
   20b80:	movw	r1, #0
   20b84:	udiv	r0, r1, r0
   20b88:	ldr	r1, [fp, #-12]
   20b8c:	cmp	r0, r1
   20b90:	bcc	20c34 <ftello64@plt+0xf774>
   20b94:	b	20c4c <ftello64@plt+0xf78c>
   20b98:	ldr	r0, [fp, #-16]
   20b9c:	cmp	r0, #0
   20ba0:	bne	20ba8 <ftello64@plt+0xf6e8>
   20ba4:	b	20c4c <ftello64@plt+0xf78c>
   20ba8:	ldr	r0, [fp, #-12]
   20bac:	cmp	r0, #0
   20bb0:	bcs	20c1c <ftello64@plt+0xf75c>
   20bb4:	b	20bbc <ftello64@plt+0xf6fc>
   20bb8:	b	20bc0 <ftello64@plt+0xf700>
   20bbc:	b	20c00 <ftello64@plt+0xf740>
   20bc0:	ldr	r0, [fp, #-12]
   20bc4:	cmn	r0, #1
   20bc8:	bne	20c00 <ftello64@plt+0xf740>
   20bcc:	b	20be8 <ftello64@plt+0xf728>
   20bd0:	ldr	r0, [fp, #-16]
   20bd4:	add	r0, r0, #0
   20bd8:	movw	r1, #0
   20bdc:	cmp	r1, r0
   20be0:	bcc	20c34 <ftello64@plt+0xf774>
   20be4:	b	20c4c <ftello64@plt+0xf78c>
   20be8:	ldr	r0, [fp, #-16]
   20bec:	sub	r0, r0, #1
   20bf0:	mvn	r1, #0
   20bf4:	cmp	r1, r0
   20bf8:	bcc	20c34 <ftello64@plt+0xf774>
   20bfc:	b	20c4c <ftello64@plt+0xf78c>
   20c00:	ldr	r0, [fp, #-12]
   20c04:	movw	r1, #0
   20c08:	udiv	r0, r1, r0
   20c0c:	ldr	r1, [fp, #-16]
   20c10:	cmp	r0, r1
   20c14:	bcc	20c34 <ftello64@plt+0xf774>
   20c18:	b	20c4c <ftello64@plt+0xf78c>
   20c1c:	ldr	r0, [fp, #-16]
   20c20:	movw	r1, #65535	; 0xffff
   20c24:	udiv	r0, r1, r0
   20c28:	ldr	r1, [fp, #-12]
   20c2c:	cmp	r0, r1
   20c30:	bcs	20c4c <ftello64@plt+0xf78c>
   20c34:	ldr	r0, [fp, #-12]
   20c38:	ldr	r1, [fp, #-16]
   20c3c:	mul	r0, r0, r1
   20c40:	uxth	r0, r0
   20c44:	str	r0, [fp, #-20]	; 0xffffffec
   20c48:	b	2182c <ftello64@plt+0x1036c>
   20c4c:	ldr	r0, [fp, #-12]
   20c50:	ldr	r1, [fp, #-16]
   20c54:	mul	r0, r0, r1
   20c58:	uxth	r0, r0
   20c5c:	str	r0, [fp, #-20]	; 0xffffffec
   20c60:	b	21844 <ftello64@plt+0x10384>
   20c64:	b	20c68 <ftello64@plt+0xf7a8>
   20c68:	b	20e2c <ftello64@plt+0xf96c>
   20c6c:	ldr	r0, [fp, #-16]
   20c70:	cmp	r0, #0
   20c74:	bcs	20d74 <ftello64@plt+0xf8b4>
   20c78:	ldr	r0, [fp, #-12]
   20c7c:	cmp	r0, #0
   20c80:	bcs	20d08 <ftello64@plt+0xf848>
   20c84:	b	20ca4 <ftello64@plt+0xf7e4>
   20c88:	ldr	r0, [pc, #3024]	; 21860 <ftello64@plt+0x103a0>
   20c8c:	ldr	r1, [fp, #-12]
   20c90:	ldr	r2, [fp, #-16]
   20c94:	udiv	r0, r0, r2
   20c98:	cmp	r1, r0
   20c9c:	bcc	20e04 <ftello64@plt+0xf944>
   20ca0:	b	20e18 <ftello64@plt+0xf958>
   20ca4:	b	20cb8 <ftello64@plt+0xf7f8>
   20ca8:	ldr	r0, [fp, #-16]
   20cac:	cmp	r0, #1
   20cb0:	bcc	20cc8 <ftello64@plt+0xf808>
   20cb4:	b	20cd4 <ftello64@plt+0xf814>
   20cb8:	ldr	r0, [fp, #-16]
   20cbc:	movw	r1, #0
   20cc0:	cmp	r1, r0
   20cc4:	bcs	20cd4 <ftello64@plt+0xf814>
   20cc8:	movw	r0, #0
   20ccc:	str	r0, [fp, #-40]	; 0xffffffd8
   20cd0:	b	20cec <ftello64@plt+0xf82c>
   20cd4:	ldr	r0, [pc, #2948]	; 21860 <ftello64@plt+0x103a0>
   20cd8:	ldr	r1, [fp, #-16]
   20cdc:	movw	r2, #0
   20ce0:	sub	r1, r2, r1
   20ce4:	udiv	r0, r0, r1
   20ce8:	str	r0, [fp, #-40]	; 0xffffffd8
   20cec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20cf0:	ldr	r1, [fp, #-12]
   20cf4:	mvn	r2, #0
   20cf8:	sub	r1, r2, r1
   20cfc:	cmp	r0, r1
   20d00:	bls	20e04 <ftello64@plt+0xf944>
   20d04:	b	20e18 <ftello64@plt+0xf958>
   20d08:	ldr	r0, [fp, #-16]
   20d0c:	cmn	r0, #1
   20d10:	bne	20d58 <ftello64@plt+0xf898>
   20d14:	b	20d30 <ftello64@plt+0xf870>
   20d18:	ldr	r0, [fp, #-12]
   20d1c:	add	r0, r0, #-2147483648	; 0x80000000
   20d20:	movw	r1, #0
   20d24:	cmp	r1, r0
   20d28:	bcc	20e04 <ftello64@plt+0xf944>
   20d2c:	b	20e18 <ftello64@plt+0xf958>
   20d30:	ldr	r0, [fp, #-12]
   20d34:	movw	r1, #0
   20d38:	cmp	r1, r0
   20d3c:	bcs	20e18 <ftello64@plt+0xf958>
   20d40:	ldr	r0, [pc, #2840]	; 21860 <ftello64@plt+0x103a0>
   20d44:	ldr	r1, [fp, #-12]
   20d48:	sub	r1, r1, #1
   20d4c:	cmp	r0, r1
   20d50:	bcc	20e04 <ftello64@plt+0xf944>
   20d54:	b	20e18 <ftello64@plt+0xf958>
   20d58:	ldr	r0, [pc, #2820]	; 21864 <ftello64@plt+0x103a4>
   20d5c:	ldr	r1, [fp, #-16]
   20d60:	udiv	r0, r0, r1
   20d64:	ldr	r1, [fp, #-12]
   20d68:	cmp	r0, r1
   20d6c:	bcc	20e04 <ftello64@plt+0xf944>
   20d70:	b	20e18 <ftello64@plt+0xf958>
   20d74:	ldr	r0, [fp, #-16]
   20d78:	cmp	r0, #0
   20d7c:	bne	20d84 <ftello64@plt+0xf8c4>
   20d80:	b	20e18 <ftello64@plt+0xf958>
   20d84:	ldr	r0, [fp, #-12]
   20d88:	cmp	r0, #0
   20d8c:	bcs	20dec <ftello64@plt+0xf92c>
   20d90:	ldr	r0, [fp, #-12]
   20d94:	cmn	r0, #1
   20d98:	bne	20dd0 <ftello64@plt+0xf910>
   20d9c:	b	20db8 <ftello64@plt+0xf8f8>
   20da0:	ldr	r0, [fp, #-16]
   20da4:	add	r0, r0, #-2147483648	; 0x80000000
   20da8:	movw	r1, #0
   20dac:	cmp	r1, r0
   20db0:	bcc	20e04 <ftello64@plt+0xf944>
   20db4:	b	20e18 <ftello64@plt+0xf958>
   20db8:	ldr	r0, [pc, #2720]	; 21860 <ftello64@plt+0x103a0>
   20dbc:	ldr	r1, [fp, #-16]
   20dc0:	sub	r1, r1, #1
   20dc4:	cmp	r0, r1
   20dc8:	bcc	20e04 <ftello64@plt+0xf944>
   20dcc:	b	20e18 <ftello64@plt+0xf958>
   20dd0:	ldr	r0, [pc, #2700]	; 21864 <ftello64@plt+0x103a4>
   20dd4:	ldr	r1, [fp, #-12]
   20dd8:	udiv	r0, r0, r1
   20ddc:	ldr	r1, [fp, #-16]
   20de0:	cmp	r0, r1
   20de4:	bcc	20e04 <ftello64@plt+0xf944>
   20de8:	b	20e18 <ftello64@plt+0xf958>
   20dec:	ldr	r0, [pc, #2668]	; 21860 <ftello64@plt+0x103a0>
   20df0:	ldr	r1, [fp, #-16]
   20df4:	udiv	r0, r0, r1
   20df8:	ldr	r1, [fp, #-12]
   20dfc:	cmp	r0, r1
   20e00:	bcs	20e18 <ftello64@plt+0xf958>
   20e04:	ldr	r0, [fp, #-12]
   20e08:	ldr	r1, [fp, #-16]
   20e0c:	mul	r0, r0, r1
   20e10:	str	r0, [fp, #-20]	; 0xffffffec
   20e14:	b	2182c <ftello64@plt+0x1036c>
   20e18:	ldr	r0, [fp, #-12]
   20e1c:	ldr	r1, [fp, #-16]
   20e20:	mul	r0, r0, r1
   20e24:	str	r0, [fp, #-20]	; 0xffffffec
   20e28:	b	21844 <ftello64@plt+0x10384>
   20e2c:	ldr	r0, [fp, #-16]
   20e30:	cmp	r0, #0
   20e34:	bcs	20f40 <ftello64@plt+0xfa80>
   20e38:	ldr	r0, [fp, #-12]
   20e3c:	cmp	r0, #0
   20e40:	bcs	20ec8 <ftello64@plt+0xfa08>
   20e44:	b	20e64 <ftello64@plt+0xf9a4>
   20e48:	ldr	r0, [fp, #-12]
   20e4c:	ldr	r1, [fp, #-16]
   20e50:	mvn	r2, #0
   20e54:	udiv	r1, r2, r1
   20e58:	cmp	r0, r1
   20e5c:	bcc	20fdc <ftello64@plt+0xfb1c>
   20e60:	b	20ff0 <ftello64@plt+0xfb30>
   20e64:	b	20e78 <ftello64@plt+0xf9b8>
   20e68:	ldr	r0, [fp, #-16]
   20e6c:	cmp	r0, #1
   20e70:	bcc	20e88 <ftello64@plt+0xf9c8>
   20e74:	b	20e94 <ftello64@plt+0xf9d4>
   20e78:	ldr	r0, [fp, #-16]
   20e7c:	movw	r1, #0
   20e80:	cmp	r1, r0
   20e84:	bcs	20e94 <ftello64@plt+0xf9d4>
   20e88:	movw	r0, #1
   20e8c:	str	r0, [fp, #-44]	; 0xffffffd4
   20e90:	b	20eac <ftello64@plt+0xf9ec>
   20e94:	ldr	r0, [fp, #-16]
   20e98:	movw	r1, #0
   20e9c:	sub	r0, r1, r0
   20ea0:	mvn	r1, #0
   20ea4:	udiv	r0, r1, r0
   20ea8:	str	r0, [fp, #-44]	; 0xffffffd4
   20eac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20eb0:	ldr	r1, [fp, #-12]
   20eb4:	mvn	r2, #0
   20eb8:	sub	r1, r2, r1
   20ebc:	cmp	r0, r1
   20ec0:	bls	20fdc <ftello64@plt+0xfb1c>
   20ec4:	b	20ff0 <ftello64@plt+0xfb30>
   20ec8:	b	20ed0 <ftello64@plt+0xfa10>
   20ecc:	b	20ed4 <ftello64@plt+0xfa14>
   20ed0:	b	20f24 <ftello64@plt+0xfa64>
   20ed4:	ldr	r0, [fp, #-16]
   20ed8:	cmn	r0, #1
   20edc:	bne	20f24 <ftello64@plt+0xfa64>
   20ee0:	b	20efc <ftello64@plt+0xfa3c>
   20ee4:	ldr	r0, [fp, #-12]
   20ee8:	add	r0, r0, #0
   20eec:	movw	r1, #0
   20ef0:	cmp	r1, r0
   20ef4:	bcc	20fdc <ftello64@plt+0xfb1c>
   20ef8:	b	20ff0 <ftello64@plt+0xfb30>
   20efc:	ldr	r0, [fp, #-12]
   20f00:	movw	r1, #0
   20f04:	cmp	r1, r0
   20f08:	bcs	20ff0 <ftello64@plt+0xfb30>
   20f0c:	ldr	r0, [fp, #-12]
   20f10:	sub	r0, r0, #1
   20f14:	mvn	r1, #0
   20f18:	cmp	r1, r0
   20f1c:	bcc	20fdc <ftello64@plt+0xfb1c>
   20f20:	b	20ff0 <ftello64@plt+0xfb30>
   20f24:	ldr	r0, [fp, #-16]
   20f28:	movw	r1, #0
   20f2c:	udiv	r0, r1, r0
   20f30:	ldr	r1, [fp, #-12]
   20f34:	cmp	r0, r1
   20f38:	bcc	20fdc <ftello64@plt+0xfb1c>
   20f3c:	b	20ff0 <ftello64@plt+0xfb30>
   20f40:	ldr	r0, [fp, #-16]
   20f44:	cmp	r0, #0
   20f48:	bne	20f50 <ftello64@plt+0xfa90>
   20f4c:	b	20ff0 <ftello64@plt+0xfb30>
   20f50:	ldr	r0, [fp, #-12]
   20f54:	cmp	r0, #0
   20f58:	bcs	20fc4 <ftello64@plt+0xfb04>
   20f5c:	b	20f64 <ftello64@plt+0xfaa4>
   20f60:	b	20f68 <ftello64@plt+0xfaa8>
   20f64:	b	20fa8 <ftello64@plt+0xfae8>
   20f68:	ldr	r0, [fp, #-12]
   20f6c:	cmn	r0, #1
   20f70:	bne	20fa8 <ftello64@plt+0xfae8>
   20f74:	b	20f90 <ftello64@plt+0xfad0>
   20f78:	ldr	r0, [fp, #-16]
   20f7c:	add	r0, r0, #0
   20f80:	movw	r1, #0
   20f84:	cmp	r1, r0
   20f88:	bcc	20fdc <ftello64@plt+0xfb1c>
   20f8c:	b	20ff0 <ftello64@plt+0xfb30>
   20f90:	ldr	r0, [fp, #-16]
   20f94:	sub	r0, r0, #1
   20f98:	mvn	r1, #0
   20f9c:	cmp	r1, r0
   20fa0:	bcc	20fdc <ftello64@plt+0xfb1c>
   20fa4:	b	20ff0 <ftello64@plt+0xfb30>
   20fa8:	ldr	r0, [fp, #-12]
   20fac:	movw	r1, #0
   20fb0:	udiv	r0, r1, r0
   20fb4:	ldr	r1, [fp, #-16]
   20fb8:	cmp	r0, r1
   20fbc:	bcc	20fdc <ftello64@plt+0xfb1c>
   20fc0:	b	20ff0 <ftello64@plt+0xfb30>
   20fc4:	ldr	r0, [fp, #-16]
   20fc8:	mvn	r1, #0
   20fcc:	udiv	r0, r1, r0
   20fd0:	ldr	r1, [fp, #-12]
   20fd4:	cmp	r0, r1
   20fd8:	bcs	20ff0 <ftello64@plt+0xfb30>
   20fdc:	ldr	r0, [fp, #-12]
   20fe0:	ldr	r1, [fp, #-16]
   20fe4:	mul	r0, r0, r1
   20fe8:	str	r0, [fp, #-20]	; 0xffffffec
   20fec:	b	2182c <ftello64@plt+0x1036c>
   20ff0:	ldr	r0, [fp, #-12]
   20ff4:	ldr	r1, [fp, #-16]
   20ff8:	mul	r0, r0, r1
   20ffc:	str	r0, [fp, #-20]	; 0xffffffec
   21000:	b	21844 <ftello64@plt+0x10384>
   21004:	b	21008 <ftello64@plt+0xfb48>
   21008:	b	211cc <ftello64@plt+0xfd0c>
   2100c:	ldr	r0, [fp, #-16]
   21010:	cmp	r0, #0
   21014:	bcs	21114 <ftello64@plt+0xfc54>
   21018:	ldr	r0, [fp, #-12]
   2101c:	cmp	r0, #0
   21020:	bcs	210a8 <ftello64@plt+0xfbe8>
   21024:	b	21044 <ftello64@plt+0xfb84>
   21028:	ldr	r0, [pc, #2096]	; 21860 <ftello64@plt+0x103a0>
   2102c:	ldr	r1, [fp, #-12]
   21030:	ldr	r2, [fp, #-16]
   21034:	udiv	r0, r0, r2
   21038:	cmp	r1, r0
   2103c:	bcc	211a4 <ftello64@plt+0xfce4>
   21040:	b	211b8 <ftello64@plt+0xfcf8>
   21044:	b	21058 <ftello64@plt+0xfb98>
   21048:	ldr	r0, [fp, #-16]
   2104c:	cmp	r0, #1
   21050:	bcc	21068 <ftello64@plt+0xfba8>
   21054:	b	21074 <ftello64@plt+0xfbb4>
   21058:	ldr	r0, [fp, #-16]
   2105c:	movw	r1, #0
   21060:	cmp	r1, r0
   21064:	bcs	21074 <ftello64@plt+0xfbb4>
   21068:	movw	r0, #0
   2106c:	str	r0, [fp, #-48]	; 0xffffffd0
   21070:	b	2108c <ftello64@plt+0xfbcc>
   21074:	ldr	r0, [pc, #2020]	; 21860 <ftello64@plt+0x103a0>
   21078:	ldr	r1, [fp, #-16]
   2107c:	movw	r2, #0
   21080:	sub	r1, r2, r1
   21084:	udiv	r0, r0, r1
   21088:	str	r0, [fp, #-48]	; 0xffffffd0
   2108c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   21090:	ldr	r1, [fp, #-12]
   21094:	mvn	r2, #0
   21098:	sub	r1, r2, r1
   2109c:	cmp	r0, r1
   210a0:	bls	211a4 <ftello64@plt+0xfce4>
   210a4:	b	211b8 <ftello64@plt+0xfcf8>
   210a8:	ldr	r0, [fp, #-16]
   210ac:	cmn	r0, #1
   210b0:	bne	210f8 <ftello64@plt+0xfc38>
   210b4:	b	210d0 <ftello64@plt+0xfc10>
   210b8:	ldr	r0, [fp, #-12]
   210bc:	add	r0, r0, #-2147483648	; 0x80000000
   210c0:	movw	r1, #0
   210c4:	cmp	r1, r0
   210c8:	bcc	211a4 <ftello64@plt+0xfce4>
   210cc:	b	211b8 <ftello64@plt+0xfcf8>
   210d0:	ldr	r0, [fp, #-12]
   210d4:	movw	r1, #0
   210d8:	cmp	r1, r0
   210dc:	bcs	211b8 <ftello64@plt+0xfcf8>
   210e0:	ldr	r0, [pc, #1912]	; 21860 <ftello64@plt+0x103a0>
   210e4:	ldr	r1, [fp, #-12]
   210e8:	sub	r1, r1, #1
   210ec:	cmp	r0, r1
   210f0:	bcc	211a4 <ftello64@plt+0xfce4>
   210f4:	b	211b8 <ftello64@plt+0xfcf8>
   210f8:	ldr	r0, [pc, #1892]	; 21864 <ftello64@plt+0x103a4>
   210fc:	ldr	r1, [fp, #-16]
   21100:	udiv	r0, r0, r1
   21104:	ldr	r1, [fp, #-12]
   21108:	cmp	r0, r1
   2110c:	bcc	211a4 <ftello64@plt+0xfce4>
   21110:	b	211b8 <ftello64@plt+0xfcf8>
   21114:	ldr	r0, [fp, #-16]
   21118:	cmp	r0, #0
   2111c:	bne	21124 <ftello64@plt+0xfc64>
   21120:	b	211b8 <ftello64@plt+0xfcf8>
   21124:	ldr	r0, [fp, #-12]
   21128:	cmp	r0, #0
   2112c:	bcs	2118c <ftello64@plt+0xfccc>
   21130:	ldr	r0, [fp, #-12]
   21134:	cmn	r0, #1
   21138:	bne	21170 <ftello64@plt+0xfcb0>
   2113c:	b	21158 <ftello64@plt+0xfc98>
   21140:	ldr	r0, [fp, #-16]
   21144:	add	r0, r0, #-2147483648	; 0x80000000
   21148:	movw	r1, #0
   2114c:	cmp	r1, r0
   21150:	bcc	211a4 <ftello64@plt+0xfce4>
   21154:	b	211b8 <ftello64@plt+0xfcf8>
   21158:	ldr	r0, [pc, #1792]	; 21860 <ftello64@plt+0x103a0>
   2115c:	ldr	r1, [fp, #-16]
   21160:	sub	r1, r1, #1
   21164:	cmp	r0, r1
   21168:	bcc	211a4 <ftello64@plt+0xfce4>
   2116c:	b	211b8 <ftello64@plt+0xfcf8>
   21170:	ldr	r0, [pc, #1772]	; 21864 <ftello64@plt+0x103a4>
   21174:	ldr	r1, [fp, #-12]
   21178:	udiv	r0, r0, r1
   2117c:	ldr	r1, [fp, #-16]
   21180:	cmp	r0, r1
   21184:	bcc	211a4 <ftello64@plt+0xfce4>
   21188:	b	211b8 <ftello64@plt+0xfcf8>
   2118c:	ldr	r0, [pc, #1740]	; 21860 <ftello64@plt+0x103a0>
   21190:	ldr	r1, [fp, #-16]
   21194:	udiv	r0, r0, r1
   21198:	ldr	r1, [fp, #-12]
   2119c:	cmp	r0, r1
   211a0:	bcs	211b8 <ftello64@plt+0xfcf8>
   211a4:	ldr	r0, [fp, #-12]
   211a8:	ldr	r1, [fp, #-16]
   211ac:	mul	r0, r0, r1
   211b0:	str	r0, [fp, #-20]	; 0xffffffec
   211b4:	b	2182c <ftello64@plt+0x1036c>
   211b8:	ldr	r0, [fp, #-12]
   211bc:	ldr	r1, [fp, #-16]
   211c0:	mul	r0, r0, r1
   211c4:	str	r0, [fp, #-20]	; 0xffffffec
   211c8:	b	21844 <ftello64@plt+0x10384>
   211cc:	ldr	r0, [fp, #-16]
   211d0:	cmp	r0, #0
   211d4:	bcs	212e0 <ftello64@plt+0xfe20>
   211d8:	ldr	r0, [fp, #-12]
   211dc:	cmp	r0, #0
   211e0:	bcs	21268 <ftello64@plt+0xfda8>
   211e4:	b	21204 <ftello64@plt+0xfd44>
   211e8:	ldr	r0, [fp, #-12]
   211ec:	ldr	r1, [fp, #-16]
   211f0:	mvn	r2, #0
   211f4:	udiv	r1, r2, r1
   211f8:	cmp	r0, r1
   211fc:	bcc	2137c <ftello64@plt+0xfebc>
   21200:	b	21390 <ftello64@plt+0xfed0>
   21204:	b	21218 <ftello64@plt+0xfd58>
   21208:	ldr	r0, [fp, #-16]
   2120c:	cmp	r0, #1
   21210:	bcc	21228 <ftello64@plt+0xfd68>
   21214:	b	21234 <ftello64@plt+0xfd74>
   21218:	ldr	r0, [fp, #-16]
   2121c:	movw	r1, #0
   21220:	cmp	r1, r0
   21224:	bcs	21234 <ftello64@plt+0xfd74>
   21228:	movw	r0, #1
   2122c:	str	r0, [fp, #-52]	; 0xffffffcc
   21230:	b	2124c <ftello64@plt+0xfd8c>
   21234:	ldr	r0, [fp, #-16]
   21238:	movw	r1, #0
   2123c:	sub	r0, r1, r0
   21240:	mvn	r1, #0
   21244:	udiv	r0, r1, r0
   21248:	str	r0, [fp, #-52]	; 0xffffffcc
   2124c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21250:	ldr	r1, [fp, #-12]
   21254:	mvn	r2, #0
   21258:	sub	r1, r2, r1
   2125c:	cmp	r0, r1
   21260:	bls	2137c <ftello64@plt+0xfebc>
   21264:	b	21390 <ftello64@plt+0xfed0>
   21268:	b	21270 <ftello64@plt+0xfdb0>
   2126c:	b	21274 <ftello64@plt+0xfdb4>
   21270:	b	212c4 <ftello64@plt+0xfe04>
   21274:	ldr	r0, [fp, #-16]
   21278:	cmn	r0, #1
   2127c:	bne	212c4 <ftello64@plt+0xfe04>
   21280:	b	2129c <ftello64@plt+0xfddc>
   21284:	ldr	r0, [fp, #-12]
   21288:	add	r0, r0, #0
   2128c:	movw	r1, #0
   21290:	cmp	r1, r0
   21294:	bcc	2137c <ftello64@plt+0xfebc>
   21298:	b	21390 <ftello64@plt+0xfed0>
   2129c:	ldr	r0, [fp, #-12]
   212a0:	movw	r1, #0
   212a4:	cmp	r1, r0
   212a8:	bcs	21390 <ftello64@plt+0xfed0>
   212ac:	ldr	r0, [fp, #-12]
   212b0:	sub	r0, r0, #1
   212b4:	mvn	r1, #0
   212b8:	cmp	r1, r0
   212bc:	bcc	2137c <ftello64@plt+0xfebc>
   212c0:	b	21390 <ftello64@plt+0xfed0>
   212c4:	ldr	r0, [fp, #-16]
   212c8:	movw	r1, #0
   212cc:	udiv	r0, r1, r0
   212d0:	ldr	r1, [fp, #-12]
   212d4:	cmp	r0, r1
   212d8:	bcc	2137c <ftello64@plt+0xfebc>
   212dc:	b	21390 <ftello64@plt+0xfed0>
   212e0:	ldr	r0, [fp, #-16]
   212e4:	cmp	r0, #0
   212e8:	bne	212f0 <ftello64@plt+0xfe30>
   212ec:	b	21390 <ftello64@plt+0xfed0>
   212f0:	ldr	r0, [fp, #-12]
   212f4:	cmp	r0, #0
   212f8:	bcs	21364 <ftello64@plt+0xfea4>
   212fc:	b	21304 <ftello64@plt+0xfe44>
   21300:	b	21308 <ftello64@plt+0xfe48>
   21304:	b	21348 <ftello64@plt+0xfe88>
   21308:	ldr	r0, [fp, #-12]
   2130c:	cmn	r0, #1
   21310:	bne	21348 <ftello64@plt+0xfe88>
   21314:	b	21330 <ftello64@plt+0xfe70>
   21318:	ldr	r0, [fp, #-16]
   2131c:	add	r0, r0, #0
   21320:	movw	r1, #0
   21324:	cmp	r1, r0
   21328:	bcc	2137c <ftello64@plt+0xfebc>
   2132c:	b	21390 <ftello64@plt+0xfed0>
   21330:	ldr	r0, [fp, #-16]
   21334:	sub	r0, r0, #1
   21338:	mvn	r1, #0
   2133c:	cmp	r1, r0
   21340:	bcc	2137c <ftello64@plt+0xfebc>
   21344:	b	21390 <ftello64@plt+0xfed0>
   21348:	ldr	r0, [fp, #-12]
   2134c:	movw	r1, #0
   21350:	udiv	r0, r1, r0
   21354:	ldr	r1, [fp, #-16]
   21358:	cmp	r0, r1
   2135c:	bcc	2137c <ftello64@plt+0xfebc>
   21360:	b	21390 <ftello64@plt+0xfed0>
   21364:	ldr	r0, [fp, #-16]
   21368:	mvn	r1, #0
   2136c:	udiv	r0, r1, r0
   21370:	ldr	r1, [fp, #-12]
   21374:	cmp	r0, r1
   21378:	bcs	21390 <ftello64@plt+0xfed0>
   2137c:	ldr	r0, [fp, #-12]
   21380:	ldr	r1, [fp, #-16]
   21384:	mul	r0, r0, r1
   21388:	str	r0, [fp, #-20]	; 0xffffffec
   2138c:	b	2182c <ftello64@plt+0x1036c>
   21390:	ldr	r0, [fp, #-12]
   21394:	ldr	r1, [fp, #-16]
   21398:	mul	r0, r0, r1
   2139c:	str	r0, [fp, #-20]	; 0xffffffec
   213a0:	b	21844 <ftello64@plt+0x10384>
   213a4:	b	215f8 <ftello64@plt+0x10138>
   213a8:	ldr	r0, [fp, #-16]
   213ac:	cmp	r0, #0
   213b0:	bcs	21510 <ftello64@plt+0x10050>
   213b4:	ldr	r0, [fp, #-12]
   213b8:	cmp	r0, #0
   213bc:	bcs	2148c <ftello64@plt+0xffcc>
   213c0:	b	213c4 <ftello64@plt+0xff04>
   213c4:	ldr	r0, [fp, #-12]
   213c8:	ldr	r2, [fp, #-16]
   213cc:	mvn	r1, #0
   213d0:	mvn	r3, #-2147483648	; 0x80000000
   213d4:	mov	ip, #0
   213d8:	str	r0, [fp, #-56]	; 0xffffffc8
   213dc:	mov	r0, r1
   213e0:	mov	r1, r3
   213e4:	mov	r3, ip
   213e8:	bl	22860 <ftello64@plt+0x113a0>
   213ec:	ldr	r2, [fp, #-56]	; 0xffffffc8
   213f0:	subs	r0, r2, r0
   213f4:	rscs	r1, r1, #0
   213f8:	str	r0, [fp, #-60]	; 0xffffffc4
   213fc:	str	r1, [fp, #-64]	; 0xffffffc0
   21400:	blt	215d0 <ftello64@plt+0x10110>
   21404:	b	215e4 <ftello64@plt+0x10124>
   21408:	b	2141c <ftello64@plt+0xff5c>
   2140c:	ldr	r0, [fp, #-16]
   21410:	cmp	r0, #1
   21414:	bcc	2142c <ftello64@plt+0xff6c>
   21418:	b	21440 <ftello64@plt+0xff80>
   2141c:	ldr	r0, [fp, #-16]
   21420:	movw	r1, #0
   21424:	cmp	r1, r0
   21428:	bcs	21440 <ftello64@plt+0xff80>
   2142c:	mov	r0, #0
   21430:	mvn	r1, #0
   21434:	str	r1, [fp, #-68]	; 0xffffffbc
   21438:	str	r0, [fp, #-72]	; 0xffffffb8
   2143c:	b	21464 <ftello64@plt+0xffa4>
   21440:	ldr	r0, [fp, #-16]
   21444:	rsb	r2, r0, #0
   21448:	mvn	r0, #0
   2144c:	mvn	r1, #-2147483648	; 0x80000000
   21450:	mov	r3, #0
   21454:	bl	22860 <ftello64@plt+0x113a0>
   21458:	str	r0, [fp, #-68]	; 0xffffffbc
   2145c:	str	r1, [fp, #-72]	; 0xffffffb8
   21460:	b	21464 <ftello64@plt+0xffa4>
   21464:	ldr	r0, [fp, #-72]	; 0xffffffb8
   21468:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2146c:	ldr	r2, [fp, #-12]
   21470:	mvn	r2, r2
   21474:	subs	r1, r2, r1
   21478:	rscs	r0, r0, #0
   2147c:	str	r1, [fp, #-76]	; 0xffffffb4
   21480:	str	r0, [fp, #-80]	; 0xffffffb0
   21484:	bge	215d0 <ftello64@plt+0x10110>
   21488:	b	215e4 <ftello64@plt+0x10124>
   2148c:	ldr	r0, [fp, #-16]
   21490:	cmn	r0, #1
   21494:	bne	214dc <ftello64@plt+0x1001c>
   21498:	b	214bc <ftello64@plt+0xfffc>
   2149c:	ldr	r0, [fp, #-12]
   214a0:	rsbs	r0, r0, #0
   214a4:	mov	r1, #0
   214a8:	sbcs	r1, r1, #-2147483648	; 0x80000000
   214ac:	str	r0, [fp, #-84]	; 0xffffffac
   214b0:	str	r1, [sp, #88]	; 0x58
   214b4:	blt	215d0 <ftello64@plt+0x10110>
   214b8:	b	215e4 <ftello64@plt+0x10124>
   214bc:	ldr	r0, [fp, #-12]
   214c0:	movw	r1, #0
   214c4:	cmp	r1, r0
   214c8:	bcs	215e4 <ftello64@plt+0x10124>
   214cc:	mov	r0, #0
   214d0:	cmp	r0, #0
   214d4:	bne	215d0 <ftello64@plt+0x10110>
   214d8:	b	215e4 <ftello64@plt+0x10124>
   214dc:	ldr	r2, [fp, #-16]
   214e0:	mov	r1, #-2147483648	; 0x80000000
   214e4:	mov	r0, #0
   214e8:	str	r0, [sp, #84]	; 0x54
   214ec:	ldr	r3, [sp, #84]	; 0x54
   214f0:	bl	2278c <ftello64@plt+0x112cc>
   214f4:	ldr	r2, [fp, #-12]
   214f8:	subs	r0, r0, r2
   214fc:	sbcs	r1, r1, #0
   21500:	str	r0, [sp, #80]	; 0x50
   21504:	str	r1, [sp, #76]	; 0x4c
   21508:	blt	215d0 <ftello64@plt+0x10110>
   2150c:	b	215e4 <ftello64@plt+0x10124>
   21510:	ldr	r0, [fp, #-16]
   21514:	cmp	r0, #0
   21518:	bne	21520 <ftello64@plt+0x10060>
   2151c:	b	215e4 <ftello64@plt+0x10124>
   21520:	ldr	r0, [fp, #-12]
   21524:	cmp	r0, #0
   21528:	bcs	215a0 <ftello64@plt+0x100e0>
   2152c:	ldr	r0, [fp, #-12]
   21530:	cmn	r0, #1
   21534:	bne	2156c <ftello64@plt+0x100ac>
   21538:	b	2155c <ftello64@plt+0x1009c>
   2153c:	ldr	r0, [fp, #-16]
   21540:	rsbs	r0, r0, #0
   21544:	mov	r1, #0
   21548:	sbcs	r1, r1, #-2147483648	; 0x80000000
   2154c:	str	r0, [sp, #72]	; 0x48
   21550:	str	r1, [sp, #68]	; 0x44
   21554:	blt	215d0 <ftello64@plt+0x10110>
   21558:	b	215e4 <ftello64@plt+0x10124>
   2155c:	mov	r0, #0
   21560:	cmp	r0, #0
   21564:	bne	215d0 <ftello64@plt+0x10110>
   21568:	b	215e4 <ftello64@plt+0x10124>
   2156c:	ldr	r2, [fp, #-12]
   21570:	mov	r1, #-2147483648	; 0x80000000
   21574:	mov	r0, #0
   21578:	str	r0, [sp, #64]	; 0x40
   2157c:	ldr	r3, [sp, #64]	; 0x40
   21580:	bl	2278c <ftello64@plt+0x112cc>
   21584:	ldr	r2, [fp, #-16]
   21588:	subs	r0, r0, r2
   2158c:	sbcs	r1, r1, #0
   21590:	str	r0, [sp, #60]	; 0x3c
   21594:	str	r1, [sp, #56]	; 0x38
   21598:	blt	215d0 <ftello64@plt+0x10110>
   2159c:	b	215e4 <ftello64@plt+0x10124>
   215a0:	ldr	r2, [fp, #-16]
   215a4:	mvn	r0, #0
   215a8:	mvn	r1, #-2147483648	; 0x80000000
   215ac:	mov	r3, #0
   215b0:	bl	22860 <ftello64@plt+0x113a0>
   215b4:	ldr	r2, [fp, #-12]
   215b8:	subs	r0, r0, r2
   215bc:	sbcs	r1, r1, #0
   215c0:	str	r0, [sp, #52]	; 0x34
   215c4:	str	r1, [sp, #48]	; 0x30
   215c8:	bge	215e4 <ftello64@plt+0x10124>
   215cc:	b	215d0 <ftello64@plt+0x10110>
   215d0:	ldr	r0, [fp, #-12]
   215d4:	ldr	r1, [fp, #-16]
   215d8:	mul	r0, r0, r1
   215dc:	str	r0, [fp, #-20]	; 0xffffffec
   215e0:	b	2182c <ftello64@plt+0x1036c>
   215e4:	ldr	r0, [fp, #-12]
   215e8:	ldr	r1, [fp, #-16]
   215ec:	mul	r0, r0, r1
   215f0:	str	r0, [fp, #-20]	; 0xffffffec
   215f4:	b	21844 <ftello64@plt+0x10384>
   215f8:	ldr	r0, [fp, #-16]
   215fc:	cmp	r0, #0
   21600:	bcs	2174c <ftello64@plt+0x1028c>
   21604:	ldr	r0, [fp, #-12]
   21608:	cmp	r0, #0
   2160c:	bcs	216d4 <ftello64@plt+0x10214>
   21610:	b	2164c <ftello64@plt+0x1018c>
   21614:	ldr	r0, [fp, #-12]
   21618:	ldr	r2, [fp, #-16]
   2161c:	mvn	r1, #0
   21620:	mov	r3, #0
   21624:	str	r0, [sp, #44]	; 0x2c
   21628:	mov	r0, r1
   2162c:	bl	22860 <ftello64@plt+0x113a0>
   21630:	ldr	r2, [sp, #44]	; 0x2c
   21634:	subs	r0, r2, r0
   21638:	rscs	r1, r1, #0
   2163c:	str	r0, [sp, #40]	; 0x28
   21640:	str	r1, [sp, #36]	; 0x24
   21644:	bcc	21804 <ftello64@plt+0x10344>
   21648:	b	21818 <ftello64@plt+0x10358>
   2164c:	b	21660 <ftello64@plt+0x101a0>
   21650:	ldr	r0, [fp, #-16]
   21654:	cmp	r0, #1
   21658:	bcc	21670 <ftello64@plt+0x101b0>
   2165c:	b	21684 <ftello64@plt+0x101c4>
   21660:	ldr	r0, [fp, #-16]
   21664:	movw	r1, #0
   21668:	cmp	r1, r0
   2166c:	bcs	21684 <ftello64@plt+0x101c4>
   21670:	mov	r0, #1
   21674:	mvn	r1, #0
   21678:	str	r1, [sp, #32]
   2167c:	str	r0, [sp, #28]
   21680:	b	216ac <ftello64@plt+0x101ec>
   21684:	ldr	r0, [fp, #-16]
   21688:	rsb	r2, r0, #0
   2168c:	mvn	r0, #0
   21690:	mov	r3, #0
   21694:	str	r0, [sp, #24]
   21698:	ldr	r1, [sp, #24]
   2169c:	bl	22860 <ftello64@plt+0x113a0>
   216a0:	str	r0, [sp, #32]
   216a4:	str	r1, [sp, #28]
   216a8:	b	216ac <ftello64@plt+0x101ec>
   216ac:	ldr	r0, [sp, #28]
   216b0:	ldr	r1, [sp, #32]
   216b4:	ldr	r2, [fp, #-12]
   216b8:	mvn	r2, r2
   216bc:	subs	r1, r2, r1
   216c0:	rscs	r0, r0, #0
   216c4:	str	r1, [sp, #20]
   216c8:	str	r0, [sp, #16]
   216cc:	bcs	21804 <ftello64@plt+0x10344>
   216d0:	b	21818 <ftello64@plt+0x10358>
   216d4:	b	216dc <ftello64@plt+0x1021c>
   216d8:	b	216e0 <ftello64@plt+0x10220>
   216dc:	b	21730 <ftello64@plt+0x10270>
   216e0:	ldr	r0, [fp, #-16]
   216e4:	cmn	r0, #1
   216e8:	bne	21730 <ftello64@plt+0x10270>
   216ec:	b	21708 <ftello64@plt+0x10248>
   216f0:	ldr	r0, [fp, #-12]
   216f4:	add	r0, r0, #0
   216f8:	movw	r1, #0
   216fc:	cmp	r1, r0
   21700:	bcc	21804 <ftello64@plt+0x10344>
   21704:	b	21818 <ftello64@plt+0x10358>
   21708:	ldr	r0, [fp, #-12]
   2170c:	movw	r1, #0
   21710:	cmp	r1, r0
   21714:	bcs	21818 <ftello64@plt+0x10358>
   21718:	ldr	r0, [fp, #-12]
   2171c:	sub	r0, r0, #1
   21720:	mvn	r1, #0
   21724:	cmp	r1, r0
   21728:	bcc	21804 <ftello64@plt+0x10344>
   2172c:	b	21818 <ftello64@plt+0x10358>
   21730:	ldr	r0, [fp, #-16]
   21734:	movw	r1, #0
   21738:	udiv	r0, r1, r0
   2173c:	ldr	r1, [fp, #-12]
   21740:	cmp	r0, r1
   21744:	bcc	21804 <ftello64@plt+0x10344>
   21748:	b	21818 <ftello64@plt+0x10358>
   2174c:	ldr	r0, [fp, #-16]
   21750:	cmp	r0, #0
   21754:	bne	2175c <ftello64@plt+0x1029c>
   21758:	b	21818 <ftello64@plt+0x10358>
   2175c:	ldr	r0, [fp, #-12]
   21760:	cmp	r0, #0
   21764:	bcs	217d0 <ftello64@plt+0x10310>
   21768:	b	21770 <ftello64@plt+0x102b0>
   2176c:	b	21774 <ftello64@plt+0x102b4>
   21770:	b	217b4 <ftello64@plt+0x102f4>
   21774:	ldr	r0, [fp, #-12]
   21778:	cmn	r0, #1
   2177c:	bne	217b4 <ftello64@plt+0x102f4>
   21780:	b	2179c <ftello64@plt+0x102dc>
   21784:	ldr	r0, [fp, #-16]
   21788:	add	r0, r0, #0
   2178c:	movw	r1, #0
   21790:	cmp	r1, r0
   21794:	bcc	21804 <ftello64@plt+0x10344>
   21798:	b	21818 <ftello64@plt+0x10358>
   2179c:	ldr	r0, [fp, #-16]
   217a0:	sub	r0, r0, #1
   217a4:	mvn	r1, #0
   217a8:	cmp	r1, r0
   217ac:	bcc	21804 <ftello64@plt+0x10344>
   217b0:	b	21818 <ftello64@plt+0x10358>
   217b4:	ldr	r0, [fp, #-12]
   217b8:	movw	r1, #0
   217bc:	udiv	r0, r1, r0
   217c0:	ldr	r1, [fp, #-16]
   217c4:	cmp	r0, r1
   217c8:	bcc	21804 <ftello64@plt+0x10344>
   217cc:	b	21818 <ftello64@plt+0x10358>
   217d0:	ldr	r2, [fp, #-16]
   217d4:	mvn	r0, #0
   217d8:	mov	r3, #0
   217dc:	str	r0, [sp, #12]
   217e0:	ldr	r1, [sp, #12]
   217e4:	bl	22860 <ftello64@plt+0x113a0>
   217e8:	ldr	r2, [fp, #-12]
   217ec:	subs	r0, r0, r2
   217f0:	sbcs	r1, r1, #0
   217f4:	str	r0, [sp, #8]
   217f8:	str	r1, [sp, #4]
   217fc:	bcs	21818 <ftello64@plt+0x10358>
   21800:	b	21804 <ftello64@plt+0x10344>
   21804:	ldr	r0, [fp, #-12]
   21808:	ldr	r1, [fp, #-16]
   2180c:	mul	r0, r0, r1
   21810:	str	r0, [fp, #-20]	; 0xffffffec
   21814:	b	2182c <ftello64@plt+0x1036c>
   21818:	ldr	r0, [fp, #-12]
   2181c:	ldr	r1, [fp, #-16]
   21820:	mul	r0, r0, r1
   21824:	str	r0, [fp, #-20]	; 0xffffffec
   21828:	b	21844 <ftello64@plt+0x10384>
   2182c:	bl	113ac <__errno_location@plt>
   21830:	movw	lr, #12
   21834:	str	lr, [r0]
   21838:	movw	r0, #0
   2183c:	str	r0, [fp, #-4]
   21840:	b	21854 <ftello64@plt+0x10394>
   21844:	ldr	r0, [fp, #-8]
   21848:	ldr	r1, [fp, #-20]	; 0xffffffec
   2184c:	bl	1e11c <ftello64@plt+0xcc5c>
   21850:	str	r0, [fp, #-4]
   21854:	ldr	r0, [fp, #-4]
   21858:	mov	sp, fp
   2185c:	pop	{fp, pc}
   21860:	svcvc	0x00ffffff
   21864:	andhi	r0, r0, r0
   21868:			; <UNDEFINED> instruction: 0xffff8000
   2186c:	push	{fp, lr}
   21870:	mov	fp, sp
   21874:	sub	sp, sp, #8
   21878:	str	r0, [sp, #4]
   2187c:	ldr	r0, [sp, #4]
   21880:	movw	r1, #0
   21884:	movw	r2, #3
   21888:	bl	221b4 <ftello64@plt+0x10cf4>
   2188c:	mov	sp, fp
   21890:	pop	{fp, pc}
   21894:	push	{r4, sl, fp, lr}
   21898:	add	fp, sp, #8
   2189c:	sub	sp, sp, #16
   218a0:	str	r0, [sp, #8]
   218a4:	str	r1, [sp, #12]
   218a8:	str	r2, [sp, #4]
   218ac:	ldr	r0, [sp, #8]
   218b0:	ldr	r1, [sp, #12]
   218b4:	ldr	r2, [sp, #4]
   218b8:	rsb	r3, r2, #32
   218bc:	lsr	ip, r0, r3
   218c0:	orr	ip, ip, r1, lsl r2
   218c4:	sub	lr, r2, #32
   218c8:	cmp	lr, #0
   218cc:	lslge	ip, r0, lr
   218d0:	lsl	r4, r0, r2
   218d4:	cmp	lr, #0
   218d8:	movwge	r4, #0
   218dc:	rsb	r2, r2, #64	; 0x40
   218e0:	lsr	lr, r1, r2
   218e4:	cmp	r3, #0
   218e8:	movwge	lr, #0
   218ec:	lsr	r0, r0, r2
   218f0:	rsb	r2, r2, #32
   218f4:	orr	r0, r0, r1, lsl r2
   218f8:	cmp	r3, #0
   218fc:	lsrge	r0, r1, r3
   21900:	orr	r0, r4, r0
   21904:	orr	r1, ip, lr
   21908:	sub	sp, fp, #8
   2190c:	pop	{r4, sl, fp, pc}
   21910:	push	{r4, sl, fp, lr}
   21914:	add	fp, sp, #8
   21918:	sub	sp, sp, #16
   2191c:	str	r0, [sp, #8]
   21920:	str	r1, [sp, #12]
   21924:	str	r2, [sp, #4]
   21928:	ldr	r0, [sp, #8]
   2192c:	ldr	r1, [sp, #12]
   21930:	ldr	r2, [sp, #4]
   21934:	lsr	r3, r1, r2
   21938:	sub	ip, r2, #32
   2193c:	cmp	ip, #0
   21940:	movwge	r3, #0
   21944:	lsr	lr, r0, r2
   21948:	rsb	r4, r2, #32
   2194c:	orr	lr, lr, r1, lsl r4
   21950:	cmp	ip, #0
   21954:	lsrge	lr, r1, ip
   21958:	rsb	r2, r2, #64	; 0x40
   2195c:	rsb	ip, r2, #32
   21960:	lsr	ip, r0, ip
   21964:	orr	r1, ip, r1, lsl r2
   21968:	cmp	r4, #0
   2196c:	lslge	r1, r0, r4
   21970:	lsl	r0, r0, r2
   21974:	cmp	r4, #0
   21978:	movwge	r0, #0
   2197c:	orr	r0, lr, r0
   21980:	orr	r1, r3, r1
   21984:	sub	sp, fp, #8
   21988:	pop	{r4, sl, fp, pc}
   2198c:	sub	sp, sp, #8
   21990:	str	r0, [sp, #4]
   21994:	str	r1, [sp]
   21998:	ldr	r0, [sp, #4]
   2199c:	ldr	r1, [sp]
   219a0:	lsl	r0, r0, r1
   219a4:	ldr	r1, [sp, #4]
   219a8:	ldr	r2, [sp]
   219ac:	movw	r3, #32
   219b0:	sub	r2, r3, r2
   219b4:	lsr	r1, r1, r2
   219b8:	orr	r0, r0, r1
   219bc:	add	sp, sp, #8
   219c0:	bx	lr
   219c4:	sub	sp, sp, #8
   219c8:	str	r0, [sp, #4]
   219cc:	str	r1, [sp]
   219d0:	ldr	r0, [sp, #4]
   219d4:	ldr	r1, [sp]
   219d8:	lsr	r0, r0, r1
   219dc:	ldr	r1, [sp, #4]
   219e0:	ldr	r2, [sp]
   219e4:	movw	r3, #32
   219e8:	sub	r2, r3, r2
   219ec:	lsl	r1, r1, r2
   219f0:	orr	r0, r0, r1
   219f4:	add	sp, sp, #8
   219f8:	bx	lr
   219fc:	sub	sp, sp, #8
   21a00:	str	r0, [sp, #4]
   21a04:	str	r1, [sp]
   21a08:	ldr	r0, [sp, #4]
   21a0c:	ldr	r1, [sp]
   21a10:	lsl	r0, r0, r1
   21a14:	ldr	r1, [sp, #4]
   21a18:	ldr	r2, [sp]
   21a1c:	movw	r3, #32
   21a20:	sub	r2, r3, r2
   21a24:	lsr	r1, r1, r2
   21a28:	orr	r0, r0, r1
   21a2c:	add	sp, sp, #8
   21a30:	bx	lr
   21a34:	sub	sp, sp, #8
   21a38:	str	r0, [sp, #4]
   21a3c:	str	r1, [sp]
   21a40:	ldr	r0, [sp, #4]
   21a44:	ldr	r1, [sp]
   21a48:	lsr	r0, r0, r1
   21a4c:	ldr	r1, [sp, #4]
   21a50:	ldr	r2, [sp]
   21a54:	movw	r3, #32
   21a58:	sub	r2, r3, r2
   21a5c:	lsl	r1, r1, r2
   21a60:	orr	r0, r0, r1
   21a64:	add	sp, sp, #8
   21a68:	bx	lr
   21a6c:	sub	sp, sp, #8
   21a70:	strh	r0, [sp, #6]
   21a74:	str	r1, [sp]
   21a78:	ldrh	r0, [sp, #6]
   21a7c:	ldr	r1, [sp]
   21a80:	lsl	r0, r0, r1
   21a84:	ldrh	r1, [sp, #6]
   21a88:	ldr	r2, [sp]
   21a8c:	movw	r3, #16
   21a90:	sub	r2, r3, r2
   21a94:	lsr	r1, r1, r2
   21a98:	orr	r0, r0, r1
   21a9c:	movw	r1, #65535	; 0xffff
   21aa0:	and	r0, r0, r1
   21aa4:	uxth	r0, r0
   21aa8:	add	sp, sp, #8
   21aac:	bx	lr
   21ab0:	sub	sp, sp, #8
   21ab4:	strh	r0, [sp, #6]
   21ab8:	str	r1, [sp]
   21abc:	ldrh	r0, [sp, #6]
   21ac0:	ldr	r1, [sp]
   21ac4:	lsr	r0, r0, r1
   21ac8:	ldrh	r1, [sp, #6]
   21acc:	ldr	r2, [sp]
   21ad0:	movw	r3, #16
   21ad4:	sub	r2, r3, r2
   21ad8:	lsl	r1, r1, r2
   21adc:	orr	r0, r0, r1
   21ae0:	movw	r1, #65535	; 0xffff
   21ae4:	and	r0, r0, r1
   21ae8:	uxth	r0, r0
   21aec:	add	sp, sp, #8
   21af0:	bx	lr
   21af4:	sub	sp, sp, #8
   21af8:	strb	r0, [sp, #7]
   21afc:	str	r1, [sp]
   21b00:	ldrb	r0, [sp, #7]
   21b04:	ldr	r1, [sp]
   21b08:	lsl	r0, r0, r1
   21b0c:	ldrb	r1, [sp, #7]
   21b10:	ldr	r2, [sp]
   21b14:	movw	r3, #8
   21b18:	sub	r2, r3, r2
   21b1c:	lsr	r1, r1, r2
   21b20:	orr	r0, r0, r1
   21b24:	and	r0, r0, #255	; 0xff
   21b28:	and	r0, r0, #255	; 0xff
   21b2c:	add	sp, sp, #8
   21b30:	bx	lr
   21b34:	sub	sp, sp, #8
   21b38:	strb	r0, [sp, #7]
   21b3c:	str	r1, [sp]
   21b40:	ldrb	r0, [sp, #7]
   21b44:	ldr	r1, [sp]
   21b48:	lsr	r0, r0, r1
   21b4c:	ldrb	r1, [sp, #7]
   21b50:	ldr	r2, [sp]
   21b54:	movw	r3, #8
   21b58:	sub	r2, r3, r2
   21b5c:	lsl	r1, r1, r2
   21b60:	orr	r0, r0, r1
   21b64:	and	r0, r0, #255	; 0xff
   21b68:	and	r0, r0, #255	; 0xff
   21b6c:	add	sp, sp, #8
   21b70:	bx	lr
   21b74:	sub	sp, sp, #12
   21b78:	str	r0, [sp, #4]
   21b7c:	ldr	r0, [sp, #4]
   21b80:	sub	r1, r0, #48	; 0x30
   21b84:	cmp	r1, #10
   21b88:	str	r0, [sp]
   21b8c:	bcc	21bbc <ftello64@plt+0x106fc>
   21b90:	b	21b94 <ftello64@plt+0x106d4>
   21b94:	ldr	r0, [sp]
   21b98:	sub	r1, r0, #65	; 0x41
   21b9c:	cmp	r1, #26
   21ba0:	bcc	21bbc <ftello64@plt+0x106fc>
   21ba4:	b	21ba8 <ftello64@plt+0x106e8>
   21ba8:	ldr	r0, [sp]
   21bac:	sub	r1, r0, #97	; 0x61
   21bb0:	cmp	r1, #25
   21bb4:	bhi	21bcc <ftello64@plt+0x1070c>
   21bb8:	b	21bbc <ftello64@plt+0x106fc>
   21bbc:	movw	r0, #1
   21bc0:	and	r0, r0, #1
   21bc4:	strb	r0, [sp, #11]
   21bc8:	b	21bd8 <ftello64@plt+0x10718>
   21bcc:	movw	r0, #0
   21bd0:	and	r0, r0, #1
   21bd4:	strb	r0, [sp, #11]
   21bd8:	ldrb	r0, [sp, #11]
   21bdc:	and	r0, r0, #1
   21be0:	add	sp, sp, #12
   21be4:	bx	lr
   21be8:	sub	sp, sp, #12
   21bec:	str	r0, [sp, #4]
   21bf0:	ldr	r0, [sp, #4]
   21bf4:	sub	r1, r0, #65	; 0x41
   21bf8:	cmp	r1, #26
   21bfc:	str	r0, [sp]
   21c00:	bcc	21c1c <ftello64@plt+0x1075c>
   21c04:	b	21c08 <ftello64@plt+0x10748>
   21c08:	ldr	r0, [sp]
   21c0c:	sub	r1, r0, #97	; 0x61
   21c10:	cmp	r1, #25
   21c14:	bhi	21c2c <ftello64@plt+0x1076c>
   21c18:	b	21c1c <ftello64@plt+0x1075c>
   21c1c:	movw	r0, #1
   21c20:	and	r0, r0, #1
   21c24:	strb	r0, [sp, #11]
   21c28:	b	21c38 <ftello64@plt+0x10778>
   21c2c:	movw	r0, #0
   21c30:	and	r0, r0, #1
   21c34:	strb	r0, [sp, #11]
   21c38:	ldrb	r0, [sp, #11]
   21c3c:	and	r0, r0, #1
   21c40:	add	sp, sp, #12
   21c44:	bx	lr
   21c48:	sub	sp, sp, #8
   21c4c:	str	r0, [sp]
   21c50:	ldr	r0, [sp]
   21c54:	cmp	r0, #127	; 0x7f
   21c58:	bhi	21c70 <ftello64@plt+0x107b0>
   21c5c:	b	21c60 <ftello64@plt+0x107a0>
   21c60:	movw	r0, #1
   21c64:	and	r0, r0, #1
   21c68:	strb	r0, [sp, #7]
   21c6c:	b	21c7c <ftello64@plt+0x107bc>
   21c70:	movw	r0, #0
   21c74:	and	r0, r0, #1
   21c78:	strb	r0, [sp, #7]
   21c7c:	ldrb	r0, [sp, #7]
   21c80:	and	r0, r0, #1
   21c84:	add	sp, sp, #8
   21c88:	bx	lr
   21c8c:	sub	sp, sp, #8
   21c90:	str	r0, [sp, #4]
   21c94:	ldr	r0, [sp, #4]
   21c98:	cmp	r0, #32
   21c9c:	movw	r0, #1
   21ca0:	str	r0, [sp]
   21ca4:	beq	21cbc <ftello64@plt+0x107fc>
   21ca8:	ldr	r0, [sp, #4]
   21cac:	cmp	r0, #9
   21cb0:	movw	r0, #0
   21cb4:	moveq	r0, #1
   21cb8:	str	r0, [sp]
   21cbc:	ldr	r0, [sp]
   21cc0:	and	r0, r0, #1
   21cc4:	add	sp, sp, #8
   21cc8:	bx	lr
   21ccc:	sub	sp, sp, #12
   21cd0:	str	r0, [sp, #4]
   21cd4:	ldr	r0, [sp, #4]
   21cd8:	cmp	r0, #32
   21cdc:	str	r0, [sp]
   21ce0:	bcc	21cf8 <ftello64@plt+0x10838>
   21ce4:	b	21ce8 <ftello64@plt+0x10828>
   21ce8:	ldr	r0, [sp]
   21cec:	cmp	r0, #127	; 0x7f
   21cf0:	bne	21d08 <ftello64@plt+0x10848>
   21cf4:	b	21cf8 <ftello64@plt+0x10838>
   21cf8:	movw	r0, #1
   21cfc:	and	r0, r0, #1
   21d00:	strb	r0, [sp, #11]
   21d04:	b	21d14 <ftello64@plt+0x10854>
   21d08:	movw	r0, #0
   21d0c:	and	r0, r0, #1
   21d10:	strb	r0, [sp, #11]
   21d14:	ldrb	r0, [sp, #11]
   21d18:	and	r0, r0, #1
   21d1c:	add	sp, sp, #12
   21d20:	bx	lr
   21d24:	sub	sp, sp, #8
   21d28:	str	r0, [sp]
   21d2c:	ldr	r0, [sp]
   21d30:	sub	r0, r0, #48	; 0x30
   21d34:	cmp	r0, #9
   21d38:	bhi	21d50 <ftello64@plt+0x10890>
   21d3c:	b	21d40 <ftello64@plt+0x10880>
   21d40:	movw	r0, #1
   21d44:	and	r0, r0, #1
   21d48:	strb	r0, [sp, #7]
   21d4c:	b	21d5c <ftello64@plt+0x1089c>
   21d50:	movw	r0, #0
   21d54:	and	r0, r0, #1
   21d58:	strb	r0, [sp, #7]
   21d5c:	ldrb	r0, [sp, #7]
   21d60:	and	r0, r0, #1
   21d64:	add	sp, sp, #8
   21d68:	bx	lr
   21d6c:	sub	sp, sp, #8
   21d70:	str	r0, [sp]
   21d74:	ldr	r0, [sp]
   21d78:	sub	r0, r0, #33	; 0x21
   21d7c:	cmp	r0, #93	; 0x5d
   21d80:	bhi	21d98 <ftello64@plt+0x108d8>
   21d84:	b	21d88 <ftello64@plt+0x108c8>
   21d88:	movw	r0, #1
   21d8c:	and	r0, r0, #1
   21d90:	strb	r0, [sp, #7]
   21d94:	b	21da4 <ftello64@plt+0x108e4>
   21d98:	movw	r0, #0
   21d9c:	and	r0, r0, #1
   21da0:	strb	r0, [sp, #7]
   21da4:	ldrb	r0, [sp, #7]
   21da8:	and	r0, r0, #1
   21dac:	add	sp, sp, #8
   21db0:	bx	lr
   21db4:	sub	sp, sp, #8
   21db8:	str	r0, [sp]
   21dbc:	ldr	r0, [sp]
   21dc0:	sub	r0, r0, #97	; 0x61
   21dc4:	cmp	r0, #25
   21dc8:	bhi	21de0 <ftello64@plt+0x10920>
   21dcc:	b	21dd0 <ftello64@plt+0x10910>
   21dd0:	movw	r0, #1
   21dd4:	and	r0, r0, #1
   21dd8:	strb	r0, [sp, #7]
   21ddc:	b	21dec <ftello64@plt+0x1092c>
   21de0:	movw	r0, #0
   21de4:	and	r0, r0, #1
   21de8:	strb	r0, [sp, #7]
   21dec:	ldrb	r0, [sp, #7]
   21df0:	and	r0, r0, #1
   21df4:	add	sp, sp, #8
   21df8:	bx	lr
   21dfc:	sub	sp, sp, #8
   21e00:	str	r0, [sp]
   21e04:	ldr	r0, [sp]
   21e08:	sub	r0, r0, #32
   21e0c:	cmp	r0, #94	; 0x5e
   21e10:	bhi	21e28 <ftello64@plt+0x10968>
   21e14:	b	21e18 <ftello64@plt+0x10958>
   21e18:	movw	r0, #1
   21e1c:	and	r0, r0, #1
   21e20:	strb	r0, [sp, #7]
   21e24:	b	21e34 <ftello64@plt+0x10974>
   21e28:	movw	r0, #0
   21e2c:	and	r0, r0, #1
   21e30:	strb	r0, [sp, #7]
   21e34:	ldrb	r0, [sp, #7]
   21e38:	and	r0, r0, #1
   21e3c:	add	sp, sp, #8
   21e40:	bx	lr
   21e44:	sub	sp, sp, #12
   21e48:	str	r0, [sp, #4]
   21e4c:	ldr	r0, [sp, #4]
   21e50:	sub	r0, r0, #33	; 0x21
   21e54:	cmp	r0, #93	; 0x5d
   21e58:	str	r0, [sp]
   21e5c:	bhi	21ff8 <ftello64@plt+0x10b38>
   21e60:	add	r0, pc, #8
   21e64:	ldr	r1, [sp]
   21e68:	ldr	r0, [r0, r1, lsl #2]
   21e6c:	mov	pc, r0
   21e70:	andeq	r1, r2, r8, ror #31
   21e74:	andeq	r1, r2, r8, ror #31
   21e78:	andeq	r1, r2, r8, ror #31
   21e7c:	andeq	r1, r2, r8, ror #31
   21e80:	andeq	r1, r2, r8, ror #31
   21e84:	andeq	r1, r2, r8, ror #31
   21e88:	andeq	r1, r2, r8, ror #31
   21e8c:	andeq	r1, r2, r8, ror #31
   21e90:	andeq	r1, r2, r8, ror #31
   21e94:	andeq	r1, r2, r8, ror #31
   21e98:	andeq	r1, r2, r8, ror #31
   21e9c:	andeq	r1, r2, r8, ror #31
   21ea0:	andeq	r1, r2, r8, ror #31
   21ea4:	andeq	r1, r2, r8, ror #31
   21ea8:	andeq	r1, r2, r8, ror #31
   21eac:	strdeq	r1, [r2], -r8
   21eb0:	strdeq	r1, [r2], -r8
   21eb4:	strdeq	r1, [r2], -r8
   21eb8:	strdeq	r1, [r2], -r8
   21ebc:	strdeq	r1, [r2], -r8
   21ec0:	strdeq	r1, [r2], -r8
   21ec4:	strdeq	r1, [r2], -r8
   21ec8:	strdeq	r1, [r2], -r8
   21ecc:	strdeq	r1, [r2], -r8
   21ed0:	strdeq	r1, [r2], -r8
   21ed4:	andeq	r1, r2, r8, ror #31
   21ed8:	andeq	r1, r2, r8, ror #31
   21edc:	andeq	r1, r2, r8, ror #31
   21ee0:	andeq	r1, r2, r8, ror #31
   21ee4:	andeq	r1, r2, r8, ror #31
   21ee8:	andeq	r1, r2, r8, ror #31
   21eec:	andeq	r1, r2, r8, ror #31
   21ef0:	strdeq	r1, [r2], -r8
   21ef4:	strdeq	r1, [r2], -r8
   21ef8:	strdeq	r1, [r2], -r8
   21efc:	strdeq	r1, [r2], -r8
   21f00:	strdeq	r1, [r2], -r8
   21f04:	strdeq	r1, [r2], -r8
   21f08:	strdeq	r1, [r2], -r8
   21f0c:	strdeq	r1, [r2], -r8
   21f10:	strdeq	r1, [r2], -r8
   21f14:	strdeq	r1, [r2], -r8
   21f18:	strdeq	r1, [r2], -r8
   21f1c:	strdeq	r1, [r2], -r8
   21f20:	strdeq	r1, [r2], -r8
   21f24:	strdeq	r1, [r2], -r8
   21f28:	strdeq	r1, [r2], -r8
   21f2c:	strdeq	r1, [r2], -r8
   21f30:	strdeq	r1, [r2], -r8
   21f34:	strdeq	r1, [r2], -r8
   21f38:	strdeq	r1, [r2], -r8
   21f3c:	strdeq	r1, [r2], -r8
   21f40:	strdeq	r1, [r2], -r8
   21f44:	strdeq	r1, [r2], -r8
   21f48:	strdeq	r1, [r2], -r8
   21f4c:	strdeq	r1, [r2], -r8
   21f50:	strdeq	r1, [r2], -r8
   21f54:	strdeq	r1, [r2], -r8
   21f58:	andeq	r1, r2, r8, ror #31
   21f5c:	andeq	r1, r2, r8, ror #31
   21f60:	andeq	r1, r2, r8, ror #31
   21f64:	andeq	r1, r2, r8, ror #31
   21f68:	andeq	r1, r2, r8, ror #31
   21f6c:	andeq	r1, r2, r8, ror #31
   21f70:	strdeq	r1, [r2], -r8
   21f74:	strdeq	r1, [r2], -r8
   21f78:	strdeq	r1, [r2], -r8
   21f7c:	strdeq	r1, [r2], -r8
   21f80:	strdeq	r1, [r2], -r8
   21f84:	strdeq	r1, [r2], -r8
   21f88:	strdeq	r1, [r2], -r8
   21f8c:	strdeq	r1, [r2], -r8
   21f90:	strdeq	r1, [r2], -r8
   21f94:	strdeq	r1, [r2], -r8
   21f98:	strdeq	r1, [r2], -r8
   21f9c:	strdeq	r1, [r2], -r8
   21fa0:	strdeq	r1, [r2], -r8
   21fa4:	strdeq	r1, [r2], -r8
   21fa8:	strdeq	r1, [r2], -r8
   21fac:	strdeq	r1, [r2], -r8
   21fb0:	strdeq	r1, [r2], -r8
   21fb4:	strdeq	r1, [r2], -r8
   21fb8:	strdeq	r1, [r2], -r8
   21fbc:	strdeq	r1, [r2], -r8
   21fc0:	strdeq	r1, [r2], -r8
   21fc4:	strdeq	r1, [r2], -r8
   21fc8:	strdeq	r1, [r2], -r8
   21fcc:	strdeq	r1, [r2], -r8
   21fd0:	strdeq	r1, [r2], -r8
   21fd4:	strdeq	r1, [r2], -r8
   21fd8:	andeq	r1, r2, r8, ror #31
   21fdc:	andeq	r1, r2, r8, ror #31
   21fe0:	andeq	r1, r2, r8, ror #31
   21fe4:	andeq	r1, r2, r8, ror #31
   21fe8:	movw	r0, #1
   21fec:	and	r0, r0, #1
   21ff0:	strb	r0, [sp, #11]
   21ff4:	b	22004 <ftello64@plt+0x10b44>
   21ff8:	movw	r0, #0
   21ffc:	and	r0, r0, #1
   22000:	strb	r0, [sp, #11]
   22004:	ldrb	r0, [sp, #11]
   22008:	and	r0, r0, #1
   2200c:	add	sp, sp, #12
   22010:	bx	lr
   22014:	sub	sp, sp, #12
   22018:	str	r0, [sp, #4]
   2201c:	ldr	r0, [sp, #4]
   22020:	sub	r1, r0, #9
   22024:	cmp	r1, #5
   22028:	str	r0, [sp]
   2202c:	bcc	22044 <ftello64@plt+0x10b84>
   22030:	b	22034 <ftello64@plt+0x10b74>
   22034:	ldr	r0, [sp]
   22038:	cmp	r0, #32
   2203c:	bne	22054 <ftello64@plt+0x10b94>
   22040:	b	22044 <ftello64@plt+0x10b84>
   22044:	movw	r0, #1
   22048:	and	r0, r0, #1
   2204c:	strb	r0, [sp, #11]
   22050:	b	22060 <ftello64@plt+0x10ba0>
   22054:	movw	r0, #0
   22058:	and	r0, r0, #1
   2205c:	strb	r0, [sp, #11]
   22060:	ldrb	r0, [sp, #11]
   22064:	and	r0, r0, #1
   22068:	add	sp, sp, #12
   2206c:	bx	lr
   22070:	sub	sp, sp, #8
   22074:	str	r0, [sp]
   22078:	ldr	r0, [sp]
   2207c:	sub	r0, r0, #65	; 0x41
   22080:	cmp	r0, #25
   22084:	bhi	2209c <ftello64@plt+0x10bdc>
   22088:	b	2208c <ftello64@plt+0x10bcc>
   2208c:	movw	r0, #1
   22090:	and	r0, r0, #1
   22094:	strb	r0, [sp, #7]
   22098:	b	220a8 <ftello64@plt+0x10be8>
   2209c:	movw	r0, #0
   220a0:	and	r0, r0, #1
   220a4:	strb	r0, [sp, #7]
   220a8:	ldrb	r0, [sp, #7]
   220ac:	and	r0, r0, #1
   220b0:	add	sp, sp, #8
   220b4:	bx	lr
   220b8:	sub	sp, sp, #12
   220bc:	str	r0, [sp, #4]
   220c0:	ldr	r0, [sp, #4]
   220c4:	sub	r1, r0, #48	; 0x30
   220c8:	cmp	r1, #10
   220cc:	str	r0, [sp]
   220d0:	bcc	22100 <ftello64@plt+0x10c40>
   220d4:	b	220d8 <ftello64@plt+0x10c18>
   220d8:	ldr	r0, [sp]
   220dc:	sub	r1, r0, #65	; 0x41
   220e0:	cmp	r1, #6
   220e4:	bcc	22100 <ftello64@plt+0x10c40>
   220e8:	b	220ec <ftello64@plt+0x10c2c>
   220ec:	ldr	r0, [sp]
   220f0:	sub	r1, r0, #97	; 0x61
   220f4:	cmp	r1, #5
   220f8:	bhi	22110 <ftello64@plt+0x10c50>
   220fc:	b	22100 <ftello64@plt+0x10c40>
   22100:	movw	r0, #1
   22104:	and	r0, r0, #1
   22108:	strb	r0, [sp, #11]
   2210c:	b	2211c <ftello64@plt+0x10c5c>
   22110:	movw	r0, #0
   22114:	and	r0, r0, #1
   22118:	strb	r0, [sp, #11]
   2211c:	ldrb	r0, [sp, #11]
   22120:	and	r0, r0, #1
   22124:	add	sp, sp, #12
   22128:	bx	lr
   2212c:	sub	sp, sp, #8
   22130:	str	r0, [sp]
   22134:	ldr	r0, [sp]
   22138:	sub	r0, r0, #65	; 0x41
   2213c:	cmp	r0, #25
   22140:	bhi	2215c <ftello64@plt+0x10c9c>
   22144:	b	22148 <ftello64@plt+0x10c88>
   22148:	ldr	r0, [sp]
   2214c:	sub	r0, r0, #65	; 0x41
   22150:	add	r0, r0, #97	; 0x61
   22154:	str	r0, [sp, #4]
   22158:	b	22164 <ftello64@plt+0x10ca4>
   2215c:	ldr	r0, [sp]
   22160:	str	r0, [sp, #4]
   22164:	ldr	r0, [sp, #4]
   22168:	add	sp, sp, #8
   2216c:	bx	lr
   22170:	sub	sp, sp, #8
   22174:	str	r0, [sp]
   22178:	ldr	r0, [sp]
   2217c:	sub	r0, r0, #97	; 0x61
   22180:	cmp	r0, #25
   22184:	bhi	221a0 <ftello64@plt+0x10ce0>
   22188:	b	2218c <ftello64@plt+0x10ccc>
   2218c:	ldr	r0, [sp]
   22190:	sub	r0, r0, #97	; 0x61
   22194:	add	r0, r0, #65	; 0x41
   22198:	str	r0, [sp, #4]
   2219c:	b	221a8 <ftello64@plt+0x10ce8>
   221a0:	ldr	r0, [sp]
   221a4:	str	r0, [sp, #4]
   221a8:	ldr	r0, [sp, #4]
   221ac:	add	sp, sp, #8
   221b0:	bx	lr
   221b4:	sub	sp, sp, #8
   221b8:	push	{fp, lr}
   221bc:	mov	fp, sp
   221c0:	sub	sp, sp, #48	; 0x30
   221c4:	str	r3, [fp, #12]
   221c8:	str	r2, [fp, #8]
   221cc:	str	r0, [fp, #-4]
   221d0:	str	r1, [fp, #-8]
   221d4:	mvn	r0, #0
   221d8:	str	r0, [fp, #-16]
   221dc:	add	r0, fp, #8
   221e0:	str	r0, [fp, #-12]
   221e4:	ldr	r0, [fp, #-8]
   221e8:	cmp	r0, #0
   221ec:	str	r0, [sp, #12]
   221f0:	beq	2220c <ftello64@plt+0x10d4c>
   221f4:	b	221f8 <ftello64@plt+0x10d38>
   221f8:	movw	r0, #1030	; 0x406
   221fc:	ldr	r1, [sp, #12]
   22200:	cmp	r1, r0
   22204:	beq	22234 <ftello64@plt+0x10d74>
   22208:	b	2225c <ftello64@plt+0x10d9c>
   2220c:	ldr	r0, [fp, #-12]
   22210:	add	r1, r0, #4
   22214:	str	r1, [fp, #-12]
   22218:	ldr	r0, [r0]
   2221c:	str	r0, [fp, #-20]	; 0xffffffec
   22220:	ldr	r0, [fp, #-4]
   22224:	ldr	r1, [fp, #-20]	; 0xffffffec
   22228:	bl	22408 <ftello64@plt+0x10f48>
   2222c:	str	r0, [fp, #-16]
   22230:	b	223e8 <ftello64@plt+0x10f28>
   22234:	ldr	r0, [fp, #-12]
   22238:	add	r1, r0, #4
   2223c:	str	r1, [fp, #-12]
   22240:	ldr	r0, [r0]
   22244:	str	r0, [sp, #24]
   22248:	ldr	r0, [fp, #-4]
   2224c:	ldr	r1, [sp, #24]
   22250:	bl	2243c <ftello64@plt+0x10f7c>
   22254:	str	r0, [fp, #-16]
   22258:	b	223e8 <ftello64@plt+0x10f28>
   2225c:	ldr	r0, [fp, #-8]
   22260:	cmp	r0, #0
   22264:	str	r0, [sp, #8]
   22268:	beq	22390 <ftello64@plt+0x10ed0>
   2226c:	b	22270 <ftello64@plt+0x10db0>
   22270:	ldr	r0, [sp, #8]
   22274:	cmp	r0, #1
   22278:	beq	2237c <ftello64@plt+0x10ebc>
   2227c:	b	22280 <ftello64@plt+0x10dc0>
   22280:	ldr	r0, [sp, #8]
   22284:	cmp	r0, #2
   22288:	beq	22390 <ftello64@plt+0x10ed0>
   2228c:	b	22290 <ftello64@plt+0x10dd0>
   22290:	ldr	r0, [sp, #8]
   22294:	cmp	r0, #3
   22298:	beq	2237c <ftello64@plt+0x10ebc>
   2229c:	b	222a0 <ftello64@plt+0x10de0>
   222a0:	ldr	r0, [sp, #8]
   222a4:	cmp	r0, #4
   222a8:	beq	22390 <ftello64@plt+0x10ed0>
   222ac:	b	222b0 <ftello64@plt+0x10df0>
   222b0:	ldr	r0, [sp, #8]
   222b4:	cmp	r0, #8
   222b8:	beq	22390 <ftello64@plt+0x10ed0>
   222bc:	b	222c0 <ftello64@plt+0x10e00>
   222c0:	ldr	r0, [sp, #8]
   222c4:	cmp	r0, #9
   222c8:	beq	2237c <ftello64@plt+0x10ebc>
   222cc:	b	222d0 <ftello64@plt+0x10e10>
   222d0:	ldr	r0, [sp, #8]
   222d4:	cmp	r0, #10
   222d8:	beq	22390 <ftello64@plt+0x10ed0>
   222dc:	b	222e0 <ftello64@plt+0x10e20>
   222e0:	ldr	r0, [sp, #8]
   222e4:	cmp	r0, #11
   222e8:	beq	2237c <ftello64@plt+0x10ebc>
   222ec:	b	222f0 <ftello64@plt+0x10e30>
   222f0:	ldr	r0, [sp, #8]
   222f4:	cmp	r0, #1024	; 0x400
   222f8:	beq	22390 <ftello64@plt+0x10ed0>
   222fc:	b	22300 <ftello64@plt+0x10e40>
   22300:	movw	r0, #1025	; 0x401
   22304:	ldr	r1, [sp, #8]
   22308:	cmp	r1, r0
   2230c:	beq	2237c <ftello64@plt+0x10ebc>
   22310:	b	22314 <ftello64@plt+0x10e54>
   22314:	movw	r0, #1026	; 0x402
   22318:	ldr	r1, [sp, #8]
   2231c:	cmp	r1, r0
   22320:	beq	22390 <ftello64@plt+0x10ed0>
   22324:	b	22328 <ftello64@plt+0x10e68>
   22328:	movw	r0, #1030	; 0x406
   2232c:	ldr	r1, [sp, #8]
   22330:	sub	r0, r1, r0
   22334:	cmp	r0, #2
   22338:	bcc	22390 <ftello64@plt+0x10ed0>
   2233c:	b	22340 <ftello64@plt+0x10e80>
   22340:	movw	r0, #1032	; 0x408
   22344:	ldr	r1, [sp, #8]
   22348:	cmp	r1, r0
   2234c:	beq	2237c <ftello64@plt+0x10ebc>
   22350:	b	22354 <ftello64@plt+0x10e94>
   22354:	movw	r0, #1033	; 0x409
   22358:	ldr	r1, [sp, #8]
   2235c:	cmp	r1, r0
   22360:	beq	22390 <ftello64@plt+0x10ed0>
   22364:	b	22368 <ftello64@plt+0x10ea8>
   22368:	movw	r0, #1034	; 0x40a
   2236c:	ldr	r1, [sp, #8]
   22370:	cmp	r1, r0
   22374:	bne	223bc <ftello64@plt+0x10efc>
   22378:	b	2237c <ftello64@plt+0x10ebc>
   2237c:	ldr	r0, [fp, #-4]
   22380:	ldr	r1, [fp, #-8]
   22384:	bl	1140c <fcntl64@plt>
   22388:	str	r0, [fp, #-16]
   2238c:	b	223e4 <ftello64@plt+0x10f24>
   22390:	ldr	r0, [fp, #-12]
   22394:	add	r1, r0, #4
   22398:	str	r1, [fp, #-12]
   2239c:	ldr	r0, [r0]
   223a0:	str	r0, [sp, #20]
   223a4:	ldr	r0, [fp, #-4]
   223a8:	ldr	r1, [fp, #-8]
   223ac:	ldr	r2, [sp, #20]
   223b0:	bl	1140c <fcntl64@plt>
   223b4:	str	r0, [fp, #-16]
   223b8:	b	223e4 <ftello64@plt+0x10f24>
   223bc:	ldr	r0, [fp, #-12]
   223c0:	add	r1, r0, #4
   223c4:	str	r1, [fp, #-12]
   223c8:	ldr	r0, [r0]
   223cc:	str	r0, [sp, #16]
   223d0:	ldr	r0, [fp, #-4]
   223d4:	ldr	r1, [fp, #-8]
   223d8:	ldr	r2, [sp, #16]
   223dc:	bl	1140c <fcntl64@plt>
   223e0:	str	r0, [fp, #-16]
   223e4:	b	223e8 <ftello64@plt+0x10f28>
   223e8:	sub	r0, fp, #12
   223ec:	ldr	r1, [fp, #-16]
   223f0:	str	r0, [sp, #4]
   223f4:	mov	r0, r1
   223f8:	mov	sp, fp
   223fc:	pop	{fp, lr}
   22400:	add	sp, sp, #8
   22404:	bx	lr
   22408:	push	{fp, lr}
   2240c:	mov	fp, sp
   22410:	sub	sp, sp, #16
   22414:	str	r0, [fp, #-4]
   22418:	str	r1, [sp, #8]
   2241c:	ldr	r0, [fp, #-4]
   22420:	ldr	r2, [sp, #8]
   22424:	movw	r1, #0
   22428:	bl	1140c <fcntl64@plt>
   2242c:	str	r0, [sp, #4]
   22430:	ldr	r0, [sp, #4]
   22434:	mov	sp, fp
   22438:	pop	{fp, pc}
   2243c:	push	{fp, lr}
   22440:	mov	fp, sp
   22444:	sub	sp, sp, #32
   22448:	str	r0, [fp, #-4]
   2244c:	str	r1, [fp, #-8]
   22450:	movw	r0, #17108	; 0x42d4
   22454:	movt	r0, #3
   22458:	ldr	r0, [r0]
   2245c:	movw	r1, #0
   22460:	cmp	r1, r0
   22464:	bgt	224e4 <ftello64@plt+0x11024>
   22468:	ldr	r0, [fp, #-4]
   2246c:	ldr	r2, [fp, #-8]
   22470:	movw	r1, #1030	; 0x406
   22474:	bl	1140c <fcntl64@plt>
   22478:	str	r0, [fp, #-12]
   2247c:	ldr	r0, [fp, #-12]
   22480:	movw	r1, #0
   22484:	cmp	r1, r0
   22488:	ble	2249c <ftello64@plt+0x10fdc>
   2248c:	bl	113ac <__errno_location@plt>
   22490:	ldr	r0, [r0]
   22494:	cmp	r0, #22
   22498:	beq	224b0 <ftello64@plt+0x10ff0>
   2249c:	movw	r0, #17108	; 0x42d4
   224a0:	movt	r0, #3
   224a4:	movw	r1, #1
   224a8:	str	r1, [r0]
   224ac:	b	224e0 <ftello64@plt+0x11020>
   224b0:	ldr	r0, [fp, #-4]
   224b4:	ldr	r1, [fp, #-8]
   224b8:	bl	22408 <ftello64@plt+0x10f48>
   224bc:	str	r0, [fp, #-12]
   224c0:	ldr	r0, [fp, #-12]
   224c4:	cmp	r0, #0
   224c8:	blt	224dc <ftello64@plt+0x1101c>
   224cc:	movw	r0, #17108	; 0x42d4
   224d0:	movt	r0, #3
   224d4:	mvn	r1, #0
   224d8:	str	r1, [r0]
   224dc:	b	224e0 <ftello64@plt+0x11020>
   224e0:	b	224f4 <ftello64@plt+0x11034>
   224e4:	ldr	r0, [fp, #-4]
   224e8:	ldr	r1, [fp, #-8]
   224ec:	bl	22408 <ftello64@plt+0x10f48>
   224f0:	str	r0, [fp, #-12]
   224f4:	ldr	r0, [fp, #-12]
   224f8:	movw	r1, #0
   224fc:	cmp	r1, r0
   22500:	bgt	22588 <ftello64@plt+0x110c8>
   22504:	movw	r0, #17108	; 0x42d4
   22508:	movt	r0, #3
   2250c:	ldr	r0, [r0]
   22510:	cmn	r0, #1
   22514:	bne	22588 <ftello64@plt+0x110c8>
   22518:	ldr	r0, [fp, #-12]
   2251c:	movw	r1, #1
   22520:	bl	1140c <fcntl64@plt>
   22524:	str	r0, [sp, #16]
   22528:	ldr	r0, [sp, #16]
   2252c:	cmp	r0, #0
   22530:	blt	22550 <ftello64@plt+0x11090>
   22534:	ldr	r0, [fp, #-12]
   22538:	ldr	r1, [sp, #16]
   2253c:	orr	r2, r1, #1
   22540:	movw	r1, #2
   22544:	bl	1140c <fcntl64@plt>
   22548:	cmn	r0, #1
   2254c:	bne	22584 <ftello64@plt+0x110c4>
   22550:	bl	113ac <__errno_location@plt>
   22554:	ldr	r0, [r0]
   22558:	str	r0, [sp, #12]
   2255c:	ldr	r0, [fp, #-12]
   22560:	bl	114a8 <close@plt>
   22564:	ldr	lr, [sp, #12]
   22568:	str	r0, [sp, #8]
   2256c:	str	lr, [sp, #4]
   22570:	bl	113ac <__errno_location@plt>
   22574:	ldr	lr, [sp, #4]
   22578:	str	lr, [r0]
   2257c:	mvn	r0, #0
   22580:	str	r0, [fp, #-12]
   22584:	b	22588 <ftello64@plt+0x110c8>
   22588:	ldr	r0, [fp, #-12]
   2258c:	mov	sp, fp
   22590:	pop	{fp, pc}
   22594:	push	{r4, r5, fp, lr}
   22598:	add	fp, sp, #8
   2259c:	sub	sp, sp, #272	; 0x110
   225a0:	add	r1, sp, #7
   225a4:	str	r0, [fp, #-16]
   225a8:	ldr	r0, [fp, #-16]
   225ac:	movw	r2, #257	; 0x101
   225b0:	bl	22630 <ftello64@plt+0x11170>
   225b4:	cmp	r0, #0
   225b8:	beq	225cc <ftello64@plt+0x1110c>
   225bc:	movw	r0, #0
   225c0:	and	r0, r0, #1
   225c4:	strb	r0, [fp, #-9]
   225c8:	b	22620 <ftello64@plt+0x11160>
   225cc:	add	r0, sp, #7
   225d0:	movw	r1, #14066	; 0x36f2
   225d4:	movt	r1, #2
   225d8:	bl	111d8 <strcmp@plt>
   225dc:	cmp	r0, #0
   225e0:	movw	r0, #1
   225e4:	str	r0, [sp]
   225e8:	beq	2260c <ftello64@plt+0x1114c>
   225ec:	add	r0, sp, #7
   225f0:	movw	r1, #14068	; 0x36f4
   225f4:	movt	r1, #2
   225f8:	bl	111d8 <strcmp@plt>
   225fc:	cmp	r0, #0
   22600:	movw	r0, #0
   22604:	moveq	r0, #1
   22608:	str	r0, [sp]
   2260c:	ldr	r0, [sp]
   22610:	mvn	r1, #0
   22614:	eor	r0, r0, r1
   22618:	and	r0, r0, #1
   2261c:	strb	r0, [fp, #-9]
   22620:	ldrb	r0, [fp, #-9]
   22624:	and	r0, r0, #1
   22628:	sub	sp, fp, #8
   2262c:	pop	{r4, r5, fp, pc}
   22630:	push	{fp, lr}
   22634:	mov	fp, sp
   22638:	sub	sp, sp, #16
   2263c:	str	r0, [fp, #-4]
   22640:	str	r1, [sp, #8]
   22644:	str	r2, [sp, #4]
   22648:	ldr	r0, [fp, #-4]
   2264c:	ldr	r1, [sp, #8]
   22650:	ldr	r2, [sp, #4]
   22654:	bl	22660 <ftello64@plt+0x111a0>
   22658:	mov	sp, fp
   2265c:	pop	{fp, pc}
   22660:	push	{fp, lr}
   22664:	mov	fp, sp
   22668:	sub	sp, sp, #24
   2266c:	str	r0, [fp, #-8]
   22670:	str	r1, [sp, #12]
   22674:	str	r2, [sp, #8]
   22678:	ldr	r0, [fp, #-8]
   2267c:	bl	22760 <ftello64@plt+0x112a0>
   22680:	str	r0, [sp, #4]
   22684:	ldr	r0, [sp, #4]
   22688:	movw	r1, #0
   2268c:	cmp	r0, r1
   22690:	bne	226b8 <ftello64@plt+0x111f8>
   22694:	ldr	r0, [sp, #8]
   22698:	cmp	r0, #0
   2269c:	bls	226ac <ftello64@plt+0x111ec>
   226a0:	ldr	r0, [sp, #12]
   226a4:	movw	r1, #0
   226a8:	strb	r1, [r0]
   226ac:	movw	r0, #22
   226b0:	str	r0, [fp, #-4]
   226b4:	b	22734 <ftello64@plt+0x11274>
   226b8:	ldr	r0, [sp, #4]
   226bc:	bl	11388 <strlen@plt>
   226c0:	str	r0, [sp]
   226c4:	ldr	r0, [sp]
   226c8:	ldr	lr, [sp, #8]
   226cc:	cmp	r0, lr
   226d0:	bcs	226f4 <ftello64@plt+0x11234>
   226d4:	ldr	r0, [sp, #12]
   226d8:	ldr	r1, [sp, #4]
   226dc:	ldr	r2, [sp]
   226e0:	add	r2, r2, #1
   226e4:	bl	1122c <memcpy@plt>
   226e8:	movw	r0, #0
   226ec:	str	r0, [fp, #-4]
   226f0:	b	22734 <ftello64@plt+0x11274>
   226f4:	ldr	r0, [sp, #8]
   226f8:	cmp	r0, #0
   226fc:	bls	2272c <ftello64@plt+0x1126c>
   22700:	ldr	r0, [sp, #12]
   22704:	ldr	r1, [sp, #4]
   22708:	ldr	r2, [sp, #8]
   2270c:	sub	r2, r2, #1
   22710:	bl	1122c <memcpy@plt>
   22714:	ldr	r0, [sp, #12]
   22718:	ldr	r1, [sp, #8]
   2271c:	sub	r1, r1, #1
   22720:	add	r0, r0, r1
   22724:	movw	r1, #0
   22728:	strb	r1, [r0]
   2272c:	movw	r0, #34	; 0x22
   22730:	str	r0, [fp, #-4]
   22734:	ldr	r0, [fp, #-4]
   22738:	mov	sp, fp
   2273c:	pop	{fp, pc}
   22740:	push	{fp, lr}
   22744:	mov	fp, sp
   22748:	sub	sp, sp, #8
   2274c:	str	r0, [sp, #4]
   22750:	ldr	r0, [sp, #4]
   22754:	bl	22760 <ftello64@plt+0x112a0>
   22758:	mov	sp, fp
   2275c:	pop	{fp, pc}
   22760:	push	{fp, lr}
   22764:	mov	fp, sp
   22768:	sub	sp, sp, #8
   2276c:	str	r0, [sp, #4]
   22770:	ldr	r0, [sp, #4]
   22774:	movw	r1, #0
   22778:	bl	11418 <setlocale@plt>
   2277c:	str	r0, [sp]
   22780:	ldr	r0, [sp]
   22784:	mov	sp, fp
   22788:	pop	{fp, pc}
   2278c:	cmp	r3, #0
   22790:	cmpeq	r2, #0
   22794:	bne	227b8 <ftello64@plt+0x112f8>
   22798:	cmp	r1, #0
   2279c:	movlt	r1, #-2147483648	; 0x80000000
   227a0:	movlt	r0, #0
   227a4:	blt	227b4 <ftello64@plt+0x112f4>
   227a8:	cmpeq	r0, #0
   227ac:	mvnne	r1, #-2147483648	; 0x80000000
   227b0:	mvnne	r0, #0
   227b4:	b	2289c <ftello64@plt+0x113dc>
   227b8:	sub	sp, sp, #8
   227bc:	push	{sp, lr}
   227c0:	cmp	r1, #0
   227c4:	blt	227e4 <ftello64@plt+0x11324>
   227c8:	cmp	r3, #0
   227cc:	blt	22818 <ftello64@plt+0x11358>
   227d0:	bl	228ac <ftello64@plt+0x113ec>
   227d4:	ldr	lr, [sp, #4]
   227d8:	add	sp, sp, #8
   227dc:	pop	{r2, r3}
   227e0:	bx	lr
   227e4:	rsbs	r0, r0, #0
   227e8:	sbc	r1, r1, r1, lsl #1
   227ec:	cmp	r3, #0
   227f0:	blt	2283c <ftello64@plt+0x1137c>
   227f4:	bl	228ac <ftello64@plt+0x113ec>
   227f8:	ldr	lr, [sp, #4]
   227fc:	add	sp, sp, #8
   22800:	pop	{r2, r3}
   22804:	rsbs	r0, r0, #0
   22808:	sbc	r1, r1, r1, lsl #1
   2280c:	rsbs	r2, r2, #0
   22810:	sbc	r3, r3, r3, lsl #1
   22814:	bx	lr
   22818:	rsbs	r2, r2, #0
   2281c:	sbc	r3, r3, r3, lsl #1
   22820:	bl	228ac <ftello64@plt+0x113ec>
   22824:	ldr	lr, [sp, #4]
   22828:	add	sp, sp, #8
   2282c:	pop	{r2, r3}
   22830:	rsbs	r0, r0, #0
   22834:	sbc	r1, r1, r1, lsl #1
   22838:	bx	lr
   2283c:	rsbs	r2, r2, #0
   22840:	sbc	r3, r3, r3, lsl #1
   22844:	bl	228ac <ftello64@plt+0x113ec>
   22848:	ldr	lr, [sp, #4]
   2284c:	add	sp, sp, #8
   22850:	pop	{r2, r3}
   22854:	rsbs	r2, r2, #0
   22858:	sbc	r3, r3, r3, lsl #1
   2285c:	bx	lr
   22860:	cmp	r3, #0
   22864:	cmpeq	r2, #0
   22868:	bne	22880 <ftello64@plt+0x113c0>
   2286c:	cmp	r1, #0
   22870:	cmpeq	r0, #0
   22874:	mvnne	r1, #0
   22878:	mvnne	r0, #0
   2287c:	b	2289c <ftello64@plt+0x113dc>
   22880:	sub	sp, sp, #8
   22884:	push	{sp, lr}
   22888:	bl	228ac <ftello64@plt+0x113ec>
   2288c:	ldr	lr, [sp, #4]
   22890:	add	sp, sp, #8
   22894:	pop	{r2, r3}
   22898:	bx	lr
   2289c:	push	{r1, lr}
   228a0:	mov	r0, #8
   228a4:	bl	111cc <raise@plt>
   228a8:	pop	{r1, pc}
   228ac:	cmp	r1, r3
   228b0:	cmpeq	r0, r2
   228b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   228b8:	mov	r4, r0
   228bc:	movcc	r0, #0
   228c0:	mov	r5, r1
   228c4:	ldr	lr, [sp, #36]	; 0x24
   228c8:	movcc	r1, r0
   228cc:	bcc	229c8 <ftello64@plt+0x11508>
   228d0:	cmp	r3, #0
   228d4:	clzeq	ip, r2
   228d8:	clzne	ip, r3
   228dc:	addeq	ip, ip, #32
   228e0:	cmp	r5, #0
   228e4:	clzeq	r1, r4
   228e8:	addeq	r1, r1, #32
   228ec:	clzne	r1, r5
   228f0:	sub	ip, ip, r1
   228f4:	sub	sl, ip, #32
   228f8:	lsl	r9, r3, ip
   228fc:	rsb	fp, ip, #32
   22900:	orr	r9, r9, r2, lsl sl
   22904:	orr	r9, r9, r2, lsr fp
   22908:	lsl	r8, r2, ip
   2290c:	cmp	r5, r9
   22910:	cmpeq	r4, r8
   22914:	movcc	r0, #0
   22918:	movcc	r1, r0
   2291c:	bcc	22938 <ftello64@plt+0x11478>
   22920:	mov	r0, #1
   22924:	subs	r4, r4, r8
   22928:	lsl	r1, r0, sl
   2292c:	orr	r1, r1, r0, lsr fp
   22930:	lsl	r0, r0, ip
   22934:	sbc	r5, r5, r9
   22938:	cmp	ip, #0
   2293c:	beq	229c8 <ftello64@plt+0x11508>
   22940:	lsr	r6, r8, #1
   22944:	orr	r6, r6, r9, lsl #31
   22948:	lsr	r7, r9, #1
   2294c:	mov	r2, ip
   22950:	b	22974 <ftello64@plt+0x114b4>
   22954:	subs	r3, r4, r6
   22958:	sbc	r8, r5, r7
   2295c:	adds	r3, r3, r3
   22960:	adc	r8, r8, r8
   22964:	adds	r4, r3, #1
   22968:	adc	r5, r8, #0
   2296c:	subs	r2, r2, #1
   22970:	beq	22990 <ftello64@plt+0x114d0>
   22974:	cmp	r5, r7
   22978:	cmpeq	r4, r6
   2297c:	bcs	22954 <ftello64@plt+0x11494>
   22980:	adds	r4, r4, r4
   22984:	adc	r5, r5, r5
   22988:	subs	r2, r2, #1
   2298c:	bne	22974 <ftello64@plt+0x114b4>
   22990:	lsr	r3, r4, ip
   22994:	orr	r3, r3, r5, lsl fp
   22998:	lsr	r2, r5, ip
   2299c:	orr	r3, r3, r5, lsr sl
   229a0:	adds	r0, r0, r4
   229a4:	mov	r4, r3
   229a8:	lsl	r3, r2, ip
   229ac:	orr	r3, r3, r4, lsl sl
   229b0:	lsl	ip, r4, ip
   229b4:	orr	r3, r3, r4, lsr fp
   229b8:	adc	r1, r1, r5
   229bc:	subs	r0, r0, ip
   229c0:	mov	r5, r2
   229c4:	sbc	r1, r1, r3
   229c8:	cmp	lr, #0
   229cc:	strdne	r4, [lr]
   229d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   229d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   229d8:	mov	r7, r0
   229dc:	ldr	r6, [pc, #72]	; 22a2c <ftello64@plt+0x1156c>
   229e0:	ldr	r5, [pc, #72]	; 22a30 <ftello64@plt+0x11570>
   229e4:	add	r6, pc, r6
   229e8:	add	r5, pc, r5
   229ec:	sub	r6, r6, r5
   229f0:	mov	r8, r1
   229f4:	mov	r9, r2
   229f8:	bl	11188 <fdopen@plt-0x20>
   229fc:	asrs	r6, r6, #2
   22a00:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   22a04:	mov	r4, #0
   22a08:	add	r4, r4, #1
   22a0c:	ldr	r3, [r5], #4
   22a10:	mov	r2, r9
   22a14:	mov	r1, r8
   22a18:	mov	r0, r7
   22a1c:	blx	r3
   22a20:	cmp	r6, r4
   22a24:	bne	22a08 <ftello64@plt+0x11548>
   22a28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22a2c:	andeq	r1, r1, r0, lsr #10
   22a30:	andeq	r1, r1, r8, lsl r5
   22a34:	bx	lr
   22a38:	ldr	r3, [pc, #12]	; 22a4c <ftello64@plt+0x1158c>
   22a3c:	mov	r1, #0
   22a40:	add	r3, pc, r3
   22a44:	ldr	r2, [r3]
   22a48:	b	113b8 <__cxa_atexit@plt>
   22a4c:	ldrdeq	r1, [r1], -r8
   22a50:	mov	r2, r1
   22a54:	mov	r1, r0
   22a58:	mov	r0, #3
   22a5c:	b	112b0 <__fxstat64@plt>

Disassembly of section .fini:

00022a60 <.fini>:
   22a60:	push	{r3, lr}
   22a64:	pop	{r3, pc}
