--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml videomem.twx videomem.ncd -o videomem.twr videomem.pcf

Design file:              videomem.ncd
Physical constraint file: videomem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MemDB<0>    |    2.081(R)|    0.105(R)|clk_BUFGP         |   0.000|
MemDB<1>    |    2.437(R)|   -0.293(R)|clk_BUFGP         |   0.000|
MemDB<2>    |    2.153(R)|   -0.197(R)|clk_BUFGP         |   0.000|
MemDB<3>    |    2.631(R)|   -0.303(R)|clk_BUFGP         |   0.000|
MemDB<4>    |    3.174(R)|   -0.742(R)|clk_BUFGP         |   0.000|
MemDB<5>    |    3.043(R)|   -1.018(R)|clk_BUFGP         |   0.000|
MemDB<6>    |    3.193(R)|   -1.185(R)|clk_BUFGP         |   0.000|
MemDB<7>    |    3.557(R)|   -0.570(R)|clk_BUFGP         |   0.000|
MemDB<8>    |    2.503(R)|    0.502(R)|clk_BUFGP         |   0.000|
MemDB<9>    |    3.127(R)|    0.076(R)|clk_BUFGP         |   0.000|
MemDB<10>   |    4.205(R)|   -0.150(R)|clk_BUFGP         |   0.000|
MemDB<11>   |    3.270(R)|    0.010(R)|clk_BUFGP         |   0.000|
MemDB<12>   |    2.345(R)|    0.121(R)|clk_BUFGP         |   0.000|
MemDB<13>   |    2.544(R)|   -0.507(R)|clk_BUFGP         |   0.000|
MemDB<14>   |    2.999(R)|   -0.357(R)|clk_BUFGP         |   0.000|
MemDB<15>   |    3.093(R)|   -0.164(R)|clk_BUFGP         |   0.000|
btn<0>      |    3.464(R)|   -0.378(R)|clk_BUFGP         |   0.000|
btn<3>      |    6.493(R)|    0.315(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ps2c
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<3>      |    4.202(F)|    0.083(F)|ps2c_BUFGP        |   0.000|
ps2d        |    3.094(F)|    1.278(F)|ps2c_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MemAdr<1>   |   12.876(R)|clk_BUFGP         |   0.000|
MemAdr<2>   |   25.588(R)|clk_BUFGP         |   0.000|
MemAdr<3>   |   26.715(R)|clk_BUFGP         |   0.000|
MemAdr<4>   |   27.048(R)|clk_BUFGP         |   0.000|
MemAdr<5>   |   27.572(R)|clk_BUFGP         |   0.000|
MemAdr<6>   |   27.262(R)|clk_BUFGP         |   0.000|
MemAdr<7>   |   27.706(R)|clk_BUFGP         |   0.000|
MemAdr<8>   |   28.441(R)|clk_BUFGP         |   0.000|
MemAdr<9>   |   29.015(R)|clk_BUFGP         |   0.000|
MemAdr<10>  |   28.840(R)|clk_BUFGP         |   0.000|
MemAdr<11>  |   29.543(R)|clk_BUFGP         |   0.000|
MemAdr<12>  |   28.705(R)|clk_BUFGP         |   0.000|
MemAdr<13>  |   29.670(R)|clk_BUFGP         |   0.000|
MemAdr<14>  |   29.913(R)|clk_BUFGP         |   0.000|
MemAdr<15>  |   30.035(R)|clk_BUFGP         |   0.000|
MemAdr<16>  |   29.420(R)|clk_BUFGP         |   0.000|
MemAdr<17>  |   30.112(R)|clk_BUFGP         |   0.000|
MemAdr<18>  |   13.662(R)|clk_BUFGP         |   0.000|
MemAdr<19>  |   14.373(R)|clk_BUFGP         |   0.000|
MemAdr<20>  |   14.518(R)|clk_BUFGP         |   0.000|
MemAdr<21>  |   12.883(R)|clk_BUFGP         |   0.000|
MemAdr<22>  |   13.944(R)|clk_BUFGP         |   0.000|
MemAdr<23>  |   13.202(R)|clk_BUFGP         |   0.000|
MemDB<0>    |   11.284(R)|clk_BUFGP         |   0.000|
MemDB<1>    |   15.910(R)|clk_BUFGP         |   0.000|
MemDB<2>    |   16.748(R)|clk_BUFGP         |   0.000|
MemDB<3>    |   16.499(R)|clk_BUFGP         |   0.000|
MemDB<4>    |   12.825(R)|clk_BUFGP         |   0.000|
MemDB<5>    |   15.947(R)|clk_BUFGP         |   0.000|
MemDB<6>    |   16.484(R)|clk_BUFGP         |   0.000|
MemDB<7>    |   16.445(R)|clk_BUFGP         |   0.000|
MemDB<8>    |   11.782(R)|clk_BUFGP         |   0.000|
MemDB<9>    |   16.147(R)|clk_BUFGP         |   0.000|
MemDB<10>   |   16.452(R)|clk_BUFGP         |   0.000|
MemDB<11>   |   16.452(R)|clk_BUFGP         |   0.000|
MemDB<12>   |   12.097(R)|clk_BUFGP         |   0.000|
MemDB<13>   |   16.503(R)|clk_BUFGP         |   0.000|
MemDB<14>   |   17.259(R)|clk_BUFGP         |   0.000|
MemDB<15>   |   17.507(R)|clk_BUFGP         |   0.000|
MemWR       |   16.352(R)|clk_BUFGP         |   0.000|
RamCS       |   17.115(R)|clk_BUFGP         |   0.000|
vgaBlue<3>  |   15.520(R)|clk_BUFGP         |   0.000|
vgaGreen<3> |   15.833(R)|clk_BUFGP         |   0.000|
vgaRed<2>   |   16.073(R)|clk_BUFGP         |   0.000|
vgaRed<3>   |   15.467(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.403|         |         |         |
ps2c           |         |   13.608|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2c
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ps2c           |         |         |         |    4.452|
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 06 22:09:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



