SAM+GAM
.p 32
.i 5
.o 3
i0*~i1*~i2+~i0*i1*~i2+~i0*~i1*i2+i0*i1*i2
~i1*~i2*i3*~i4+~i0*~i2*i3*~i4+~i0*~i1*i3*~i4+~i1*~i2*~i3*i4+~i0*~i2*~i3*i4+~i0*~i1*~i3*i4+i1*i2*~i3*~i4+i0*i2*~i3*~i4+i0*i1*~i3*~i4+i1*i2*i3*i4+i0*i2*i3*i4+i0*i1*i3*i4
i1*i2*i4+i0*i2*i4+i0*i1*i4+i1*i2*i3+i0*i2*i3+i0*i1*i3+i3*i4
--------------------------
SAT COUNT: 40 INDIVIDUAL: 4 GENERATION: 0
SAT COUNT: 0 INDIVIDUAL: 1 GENERATION: 865
--------------------------
Circuit max depth: 9
AND: 5
OR: 4
NOT: 5
NAND: 2
NOR: 1
XOR: 4
XNOR: 4
TOTAL GATES: 25
Num transistors: 56
(NOT (NOT ((((i4 XNOR i3) XOR i1) XOR (i0 XNOR i2)) XNOR ((i4 XNOR i3) AND (i4 XNOR i3)))))

((((((NOT i4) OR (i4 XNOR i3)) AND (i0 NAND i1)) AND (((((i4 XNOR i3) XOR i1) XOR (i0 XNOR i2)) XNOR ((i4 XNOR i3) AND (i4 XNOR i3))) OR (i2 NOR i0))) XOR (i4 NAND ((i4 XNOR i3) OR ((((i4 XNOR i3) XOR i1) OR (i0 XNOR i2)) AND (NOT (i2 NOR i0)))))) XOR i3)

(((i4 NAND ((i4 XNOR i3) OR ((((i4 XNOR i3) XOR i1) OR (i0 XNOR i2)) AND (NOT (i2 NOR i0))))) AND (i4 XNOR i3)) XNOR (NOT ((i4 XNOR i3) OR ((((i4 XNOR i3) XOR i1) OR (i0 XNOR i2)) AND (NOT (i2 NOR i0))))))

--------------------------
NUM TRANSISTORS: 56 INDIVIDUAL: 0 GENERATION: 0
NUM TRANSISTORS: 31 INDIVIDUAL: 0 GENERATION: 50000
NUM TRANSISTORS: 23 INDIVIDUAL: 0 GENERATION: 100000
NUM TRANSISTORS: 23 INDIVIDUAL: 3 GENERATION: 150000
NUM TRANSISTORS: 23 INDIVIDUAL: 0 GENERATION: 200000
NUM TRANSISTORS: 23 INDIVIDUAL: 0 GENERATION: 250000
NUM TRANSISTORS: 23 INDIVIDUAL: 1 GENERATION: 300000
NUM TRANSISTORS: 23 INDIVIDUAL: 0 GENERATION: 350000
NUM TRANSISTORS: 23 INDIVIDUAL: 0 GENERATION: 400000
NUM TRANSISTORS: 23 INDIVIDUAL: 2 GENERATION: 450000
NUM TRANSISTORS: 23 INDIVIDUAL: 0 GENERATION: 500000
NUM TRANSISTORS: 20 INDIVIDUAL: 0 GENERATION: 550000
NUM TRANSISTORS: 20 INDIVIDUAL: 0 GENERATION: 600000
NUM TRANSISTORS: 20 INDIVIDUAL: 1 GENERATION: 650000
NUM TRANSISTORS: 20 INDIVIDUAL: 1 GENERATION: 700000
NUM TRANSISTORS: 20 INDIVIDUAL: 0 GENERATION: 750000
NUM TRANSISTORS: 20 INDIVIDUAL: 0 GENERATION: 800000
NUM TRANSISTORS: 20 INDIVIDUAL: 0 GENERATION: 850000
NUM TRANSISTORS: 20 INDIVIDUAL: 0 GENERATION: 900000
NUM TRANSISTORS: 20 INDIVIDUAL: 0 GENERATION: 950000
NUM TRANSISTORS: 20 INDIVIDUAL: 4 GENERATION: 1000000
NUM TRANSISTORS: 20 INDIVIDUAL: 0 GENERATION: 1050000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1100000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1150000
NUM TRANSISTORS: 18 INDIVIDUAL: 3 GENERATION: 1200000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1250000
NUM TRANSISTORS: 18 INDIVIDUAL: 2 GENERATION: 1300000
NUM TRANSISTORS: 18 INDIVIDUAL: 3 GENERATION: 1350000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1400000
NUM TRANSISTORS: 18 INDIVIDUAL: 1 GENERATION: 1450000
NUM TRANSISTORS: 18 INDIVIDUAL: 4 GENERATION: 1500000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1550000
NUM TRANSISTORS: 18 INDIVIDUAL: 4 GENERATION: 1600000
NUM TRANSISTORS: 18 INDIVIDUAL: 2 GENERATION: 1650000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1700000
NUM TRANSISTORS: 18 INDIVIDUAL: 2 GENERATION: 1750000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1800000
NUM TRANSISTORS: 18 INDIVIDUAL: 3 GENERATION: 1850000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1900000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1950000
NUM TRANSISTORS: 18 INDIVIDUAL: 0 GENERATION: 1999135
--------------------------
Circuit max depth: 6
AND: 2
OR: 0
NOT: 0
NAND: 0
NOR: 8
XOR: 2
XNOR: 0
TOTAL GATES: 12
Num transistors: 18
(((i2 AND i0) NOR (i2 NOR i0)) XOR i1)

(((i2 NOR i0) NOR ((i2 AND i0) NOR i1)) XOR ((i4 AND i3) NOR (i4 NOR i3)))

((i4 NOR i3) NOR (((i2 NOR i0) NOR ((i2 AND i0) NOR i1)) NOR (i4 AND i3)))

TOTAL TIME: 27.780243 seconds
