// Seed: 863965938
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    input tri id_3
    , id_11,
    input tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9
);
  always @(negedge id_0) begin
    id_6 = 1;
  end
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input wand id_2,
    output wand id_3,
    input uwire id_4,
    input supply1 id_5,
    inout tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    output tri id_12,
    input wor id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri id_16,
    input tri id_17,
    input uwire id_18,
    input wand id_19,
    input tri id_20,
    input tri1 id_21,
    input supply1 id_22,
    output wire id_23,
    output tri0 id_24,
    input supply0 id_25,
    input wire id_26,
    input wand id_27,
    input tri0 id_28
    , id_41,
    input wor id_29
    , id_42,
    output supply0 id_30,
    output supply1 id_31,
    input wor id_32,
    input tri id_33,
    input tri0 id_34,
    input wand id_35,
    input tri id_36,
    output wor id_37,
    input uwire id_38,
    output tri0 id_39
);
  module_0(
      id_4, id_7, id_2, id_18, id_10, id_39, id_30, id_32, id_34, id_26
  );
endmodule
