<def f='tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.h' l='132' ll='136' type='int64 xla::cpu::DotOpEmitter::GetGemvTilingFactor() const'/>
<doc f='tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.h' l='130'>// When doing a tiled GEMV in LLVM IR, a &quot;tile&quot; consists of this many vector
  // registers.</doc>
<use f='tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.cc' l='617' u='c' c='_ZN3xla3cpu12DotOpEmitter25EmitLlvmIrDotIfProfitableEv'/>
