{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621057605469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621057605469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 02:46:45 2021 " "Processing started: Sat May 15 02:46:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621057605469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057605469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab08 -c Lab08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab08 -c Lab08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057605469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621057605950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621057605950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicadorlib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file multiplicadorlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplicadorLib " "Found design unit 1: MultiplicadorLib" {  } { { "MultiplicadorLib.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorLib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057618634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicadorsuperior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicadorsuperior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplicadorSuperior-q1 " "Found design unit 1: MultiplicadorSuperior-q1" {  } { { "MultiplicadorSuperior.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorSuperior.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618636 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplicadorSuperior " "Found entity 1: MultiplicadorSuperior" {  } { { "MultiplicadorSuperior.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorSuperior.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057618636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicadorinferior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicadorinferior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplicadorInferior-q1 " "Found design unit 1: MultiplicadorInferior-q1" {  } { { "MultiplicadorInferior.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorInferior.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618638 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplicadorInferior " "Found entity 1: MultiplicadorInferior" {  } { { "MultiplicadorInferior.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorInferior.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057618638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab08_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab08_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab08_tb-q1 " "Found design unit 1: Lab08_tb-q1" {  } { { "Lab08_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/Lab08_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab08_tb " "Found entity 1: Lab08_tb" {  } { { "Lab08_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/Lab08_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057618640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-q1 " "Found design unit 1: Somador-q1" {  } { { "Somador.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/Somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/Somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057618642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab08.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab08.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab08-q1 " "Found design unit 1: Lab08-q1" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab08 " "Found entity 1: Lab08" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057618644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057618644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab08 " "Elaborating entity \"Lab08\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621057618677 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p2 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057618678 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p3 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057618678 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p4 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057618678 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p5 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057618678 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p6 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057618678 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p7 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057618678 "|Lab08"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cinSup1 LAB08.vhd(11) " "Verilog HDL or VHDL warning at LAB08.vhd(11): object \"cinSup1\" assigned a value but never read" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621057618678 "|Lab08"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplicadorSuperior MultiplicadorSuperior:MultiplicadorSuperior1 " "Elaborating entity \"MultiplicadorSuperior\" for hierarchy \"MultiplicadorSuperior:MultiplicadorSuperior1\"" {  } { { "LAB08.vhd" "MultiplicadorSuperior1" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621057618683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador MultiplicadorSuperior:MultiplicadorSuperior1\|Somador:SomadorOutput " "Elaborating entity \"Somador\" for hierarchy \"MultiplicadorSuperior:MultiplicadorSuperior1\|Somador:SomadorOutput\"" {  } { { "MultiplicadorSuperior.vhd" "SomadorOutput" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorSuperior.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621057618689 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "p2 GND " "Pin \"p2\" is stuck at GND" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621057619088 "|Lab08|p2"} { "Warning" "WMLS_MLS_STUCK_PIN" "p3 GND " "Pin \"p3\" is stuck at GND" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621057619088 "|Lab08|p3"} { "Warning" "WMLS_MLS_STUCK_PIN" "p4 GND " "Pin \"p4\" is stuck at GND" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621057619088 "|Lab08|p4"} { "Warning" "WMLS_MLS_STUCK_PIN" "p5 GND " "Pin \"p5\" is stuck at GND" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621057619088 "|Lab08|p5"} { "Warning" "WMLS_MLS_STUCK_PIN" "p6 GND " "Pin \"p6\" is stuck at GND" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621057619088 "|Lab08|p6"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7 GND " "Pin \"p7\" is stuck at GND" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621057619088 "|Lab08|p7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621057619088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621057619168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621057619658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621057619658 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m2 " "No output dependent on input pin \"m2\"" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621057619726 "|Lab08|m2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m3 " "No output dependent on input pin \"m3\"" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621057619726 "|Lab08|m3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "q2 " "No output dependent on input pin \"q2\"" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621057619726 "|Lab08|q2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "q3 " "No output dependent on input pin \"q3\"" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621057619726 "|Lab08|q3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621057619726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621057619727 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621057619727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621057619727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621057619727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621057619762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 15 02:46:59 2021 " "Processing ended: Sat May 15 02:46:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621057619762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621057619762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621057619762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057619762 ""}
