// Seed: 2356541594
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output tri0 id_2
);
  tri0 id_4;
  assign id_4 = -1 || 1;
  parameter id_5 = 1;
  assign module_1.id_4 = 0;
  logic id_6;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    output uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    output wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input wor id_10,
    output tri id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_6
  );
endmodule
