# RISC-V 5-Stage Pipelined Simulator

This is a 5-stage pipelined RISC-V Simulator written in Python.

This is a project for the NYU MSCE Computing Systems Architecture (CSA) course.

## Reference

All references came from:
Computer Organization and Design RISC-V Edition 2nd ED 2021 by **David A. Patterson & John L. Hennessy** 

## License

This repo is licensed under the MIT License