<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Arion: arion_arm64 Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="icon.png"/></td>
  <td id="projectalign">
   <div id="projectname">Arion<span id="projectnumber">&#160;1.0.2-alpha</span>
   </div>
   <div id="projectbrief">A high-performance C++ framework for emulating executable binaries.</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('namespacearion__arm64.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">arion_arm64 Namespace Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classarion__arm64_1_1ArchManagerARM64.html">ArchManagerARM64</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A class responsible for performing architecture specific operations in case of an ARM64 chip emulation.  <a href="classarion__arm64_1_1ArchManagerARM64.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ae7d02df389721b910eaf00a31b1716ee" id="r_ae7d02df389721b910eaf00a31b1716ee"><td class="memItemLeft" align="right" valign="top">std::map&lt; uint64_t, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#ae7d02df389721b910eaf00a31b1716ee">NAME_BY_SYSCALL_NO</a></td></tr>
<tr class="memdesc:ae7d02df389721b910eaf00a31b1716ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map identifying an ARM64 syscall name given its number.  <br /></td></tr>
<tr class="separator:ae7d02df389721b910eaf00a31b1716ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01174331213558af077a5ac2d83c9534" id="r_a01174331213558af077a5ac2d83c9534"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, <a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a01174331213558af077a5ac2d83c9534">ARCH_REGS</a></td></tr>
<tr class="memdesc:a01174331213558af077a5ac2d83c9534"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map identifying a Unicorn ARM64 register given its name.  <br /></td></tr>
<tr class="separator:a01174331213558af077a5ac2d83c9534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826bef65ed0d7b2d766e0eaaae7c2066" id="r_a826bef65ed0d7b2d766e0eaaae7c2066"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a>, uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a826bef65ed0d7b2d766e0eaaae7c2066">ARCH_REGS_SZ</a></td></tr>
<tr class="memdesc:a826bef65ed0d7b2d766e0eaaae7c2066"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map identifying a Unicorn ARM64 register size given the register.  <br /></td></tr>
<tr class="separator:a826bef65ed0d7b2d766e0eaaae7c2066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec426692b61e49c0d49f5cb84363fe6" id="r_a7ec426692b61e49c0d49f5cb84363fe6"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a7ec426692b61e49c0d49f5cb84363fe6">CTXT_REGS</a></td></tr>
<tr class="memdesc:a7ec426692b61e49c0d49f5cb84363fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The list of high-level ARM64 registers that make up the context to be saved and restored.  <br /></td></tr>
<tr class="separator:a7ec426692b61e49c0d49f5cb84363fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d38677653b721c0bdcd0dd3d5626a4a" id="r_a5d38677653b721c0bdcd0dd3d5626a4a"><td class="memItemLeft" align="right" valign="top">std::map&lt; uint64_t, <a class="el" href="namespacearion.html#afadea39b3f3d1396e5a168a0f92d0ead">arion::CPU_INTR</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a5d38677653b721c0bdcd0dd3d5626a4a">IDT</a> = {}</td></tr>
<tr class="memdesc:a5d38677653b721c0bdcd0dd3d5626a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ARM64 Interrupt Descriptor Table.  <br /></td></tr>
<tr class="separator:a5d38677653b721c0bdcd0dd3d5626a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135367bd2f6147229fd5ba516566eab8" id="r_a135367bd2f6147229fd5ba516566eab8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structarion_1_1ABI__REGISTERS.html">arion::ABI_REGISTERS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a135367bd2f6147229fd5ba516566eab8">ABI_REGS</a> = <a class="el" href="structarion_1_1ABI__REGISTERS.html">arion::ABI_REGISTERS</a>(UC_ARM64_REG_PC, UC_ARM64_REG_SP)</td></tr>
<tr class="memdesc:a135367bd2f6147229fd5ba516566eab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unicorn ARM64 PC and SP registers for genericity.  <br /></td></tr>
<tr class="separator:a135367bd2f6147229fd5ba516566eab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b8d8f9bab02c7ebb208a739e3c5842" id="r_a46b8d8f9bab02c7ebb208a739e3c5842"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structarion_1_1ABI__CALLING__CONVENTION.html">arion::ABI_CALLING_CONVENTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a46b8d8f9bab02c7ebb208a739e3c5842">ABI_CALLING_CONV</a></td></tr>
<tr class="memdesc:a46b8d8f9bab02c7ebb208a739e3c5842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unicorn ARM64 registers involved in calling convention.  <br /></td></tr>
<tr class="separator:a46b8d8f9bab02c7ebb208a739e3c5842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072624e369864befa53ed75bf558efb3" id="r_a072624e369864befa53ed75bf558efb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structarion_1_1ABI__SYSCALLING__CONVENTION.html">arion::ABI_SYSCALLING_CONVENTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a072624e369864befa53ed75bf558efb3">ABI_SYSCALLING_CONV</a></td></tr>
<tr class="memdesc:a072624e369864befa53ed75bf558efb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unicorn ARM64 registers involved in syscalling convention.  <br /></td></tr>
<tr class="separator:a072624e369864befa53ed75bf558efb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216c030b3e10cab9e0d02993a5f63217" id="r_a216c030b3e10cab9e0d02993a5f63217"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacearion.html#ad2d5d55f1f58c0cacf42091e3c231353">arion::KERNEL_SEG_FLAGS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a216c030b3e10cab9e0d02993a5f63217">SEG_FLAGS</a> = 0</td></tr>
<tr class="memdesc:a216c030b3e10cab9e0d02993a5f63217"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM64 flags telling the loader which kernel segments should be mapped in memory.  <br /></td></tr>
<tr class="separator:a216c030b3e10cab9e0d02993a5f63217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e806e5d903a48d86235b131fb571ab4" id="r_a0e806e5d903a48d86235b131fb571ab4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a0e806e5d903a48d86235b131fb571ab4">HWCAP2</a> = 0</td></tr>
<tr class="memdesc:a0e806e5d903a48d86235b131fb571ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some well working ARM64 chip HWCAP2 value.  <br /></td></tr>
<tr class="separator:a0e806e5d903a48d86235b131fb571ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40779f3c22ebd59c23d6ef1d60b612d4" id="r_a40779f3c22ebd59c23d6ef1d60b612d4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a40779f3c22ebd59c23d6ef1d60b612d4">HWCAP</a> = 0x78bfafd</td></tr>
<tr class="memdesc:a40779f3c22ebd59c23d6ef1d60b612d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some well working ARM64 chip HWCAP value.  <br /></td></tr>
<tr class="separator:a40779f3c22ebd59c23d6ef1d60b612d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f1105a6d36ea203831b65a1470f083" id="r_a24f1105a6d36ea203831b65a1470f083"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a24f1105a6d36ea203831b65a1470f083">PTR_SZ</a> = 8</td></tr>
<tr class="memdesc:a24f1105a6d36ea203831b65a1470f083"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size in bytes of a pointer in an ARM64 chip.  <br /></td></tr>
<tr class="separator:a24f1105a6d36ea203831b65a1470f083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57e658b9c077a02c37aeae3bb839f99" id="r_aa57e658b9c077a02c37aeae3bb839f99"><td class="memItemLeft" align="right" valign="top">const uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#aa57e658b9c077a02c37aeae3bb839f99">ARCH_SZ</a> = 64</td></tr>
<tr class="memdesc:aa57e658b9c077a02c37aeae3bb839f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size in bits of the ARM64 general-purpose registers.  <br /></td></tr>
<tr class="separator:aa57e658b9c077a02c37aeae3bb839f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d97f6f7317f54bc28747e431886b8e" id="r_ae9d97f6f7317f54bc28747e431886b8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacearion.html#a641ab515f8829f44a3e54918529d57c5">arion::CPU_ARCH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#ae9d97f6f7317f54bc28747e431886b8e">ARCH</a> = <a class="el" href="namespacearion.html#a641ab515f8829f44a3e54918529d57c5ab5c4d5b0eec211fabcb59a849081d2bf">arion::CPU_ARCH::ARM64_ARCH</a></td></tr>
<tr class="memdesc:ae9d97f6f7317f54bc28747e431886b8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arion CPU_ARCH for ARM64.  <br /></td></tr>
<tr class="separator:ae9d97f6f7317f54bc28747e431886b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8ad47057f2e174fa1273f43c6bd5e0" id="r_a6b8ad47057f2e174fa1273f43c6bd5e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structarion_1_1ARCH__ATTRIBUTES.html">arion::ARCH_ATTRIBUTES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm64.html#a6b8ad47057f2e174fa1273f43c6bd5e0">ARCH_ATTRS</a></td></tr>
<tr class="memdesc:a6b8ad47057f2e174fa1273f43c6bd5e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple architecture specific attributes for ARM64, grouped in a structure for genericity purpose.  <br /></td></tr>
<tr class="separator:a6b8ad47057f2e174fa1273f43c6bd5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a46b8d8f9bab02c7ebb208a739e3c5842" name="a46b8d8f9bab02c7ebb208a739e3c5842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b8d8f9bab02c7ebb208a739e3c5842">&#9670;&#160;</a></span>ABI_CALLING_CONV</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structarion_1_1ABI__CALLING__CONVENTION.html">arion::ABI_CALLING_CONVENTION</a> arion_arm64::ABI_CALLING_CONV</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_struct" href="structarion_1_1ABI__CALLING__CONVENTION.html">arion::ABI_CALLING_CONVENTION</a>(</div>
<div class="line">    UC_ARM64_REG_X0, {UC_ARM64_REG_X0, UC_ARM64_REG_X1, UC_ARM64_REG_X2, UC_ARM64_REG_X3, UC_ARM64_REG_X4,</div>
<div class="line">                      UC_ARM64_REG_X5, UC_ARM64_REG_X6, UC_ARM64_REG_X7})</div>
<div class="ttc" id="astructarion_1_1ABI__CALLING__CONVENTION_html"><div class="ttname"><a href="structarion_1_1ABI__CALLING__CONVENTION.html">arion::ABI_CALLING_CONVENTION</a></div><div class="ttdoc">Unicorn registers involved in calling convention.</div><div class="ttdef"><b>Definition</b> arch_manager.hpp:52</div></div>
</div><!-- fragment -->
<p>Unicorn ARM64 registers involved in calling convention. </p>

</div>
</div>
<a id="a135367bd2f6147229fd5ba516566eab8" name="a135367bd2f6147229fd5ba516566eab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135367bd2f6147229fd5ba516566eab8">&#9670;&#160;</a></span>ABI_REGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structarion_1_1ABI__REGISTERS.html">arion::ABI_REGISTERS</a> arion_arm64::ABI_REGS = <a class="el" href="structarion_1_1ABI__REGISTERS.html">arion::ABI_REGISTERS</a>(UC_ARM64_REG_PC, UC_ARM64_REG_SP)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Unicorn ARM64 PC and SP registers for genericity. </p>

</div>
</div>
<a id="a072624e369864befa53ed75bf558efb3" name="a072624e369864befa53ed75bf558efb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072624e369864befa53ed75bf558efb3">&#9670;&#160;</a></span>ABI_SYSCALLING_CONV</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structarion_1_1ABI__SYSCALLING__CONVENTION.html">arion::ABI_SYSCALLING_CONVENTION</a> arion_arm64::ABI_SYSCALLING_CONV</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_struct" href="structarion_1_1ABI__SYSCALLING__CONVENTION.html">arion::ABI_SYSCALLING_CONVENTION</a>(</div>
<div class="line">    UC_ARM64_REG_X8, UC_ARM64_REG_X0,</div>
<div class="line">    {UC_ARM64_REG_X0, UC_ARM64_REG_X1, UC_ARM64_REG_X2, UC_ARM64_REG_X3, UC_ARM64_REG_X4, UC_ARM64_REG_X5})</div>
<div class="ttc" id="astructarion_1_1ABI__SYSCALLING__CONVENTION_html"><div class="ttname"><a href="structarion_1_1ABI__SYSCALLING__CONVENTION.html">arion::ABI_SYSCALLING_CONVENTION</a></div><div class="ttdoc">Unicorn registers involved in syscalling convention.</div><div class="ttdef"><b>Definition</b> arch_manager.hpp:68</div></div>
</div><!-- fragment -->
<p>Unicorn ARM64 registers involved in syscalling convention. </p>

</div>
</div>
<a id="ae9d97f6f7317f54bc28747e431886b8e" name="ae9d97f6f7317f54bc28747e431886b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d97f6f7317f54bc28747e431886b8e">&#9670;&#160;</a></span>ARCH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacearion.html#a641ab515f8829f44a3e54918529d57c5">arion::CPU_ARCH</a> arion_arm64::ARCH = <a class="el" href="namespacearion.html#a641ab515f8829f44a3e54918529d57c5ab5c4d5b0eec211fabcb59a849081d2bf">arion::CPU_ARCH::ARM64_ARCH</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Arion CPU_ARCH for ARM64. </p>

</div>
</div>
<a id="a6b8ad47057f2e174fa1273f43c6bd5e0" name="a6b8ad47057f2e174fa1273f43c6bd5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8ad47057f2e174fa1273f43c6bd5e0">&#9670;&#160;</a></span>ARCH_ATTRS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structarion_1_1ARCH__ATTRIBUTES.html">arion::ARCH_ATTRIBUTES</a> arion_arm64::ARCH_ATTRS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">    <a class="code hl_struct" href="structarion_1_1ARCH__ATTRIBUTES.html">arion::ARCH_ATTRIBUTES</a>(ARCH, ARCH_SZ, PTR_SZ, HWCAP, HWCAP2, SEG_FLAGS, ABI_REGS, ABI_CALLING_CONV,</div>
<div class="line">                           ABI_SYSCALLING_CONV, NAME_BY_SYSCALL_NO)</div>
<div class="ttc" id="astructarion_1_1ARCH__ATTRIBUTES_html"><div class="ttname"><a href="structarion_1_1ARCH__ATTRIBUTES.html">arion::ARCH_ATTRIBUTES</a></div><div class="ttdoc">Multiple architecture specific attributes, grouped in a structure for genericity purpose.</div><div class="ttdef"><b>Definition</b> arch_manager.hpp:87</div></div>
</div><!-- fragment -->
<p>Multiple architecture specific attributes for ARM64, grouped in a structure for genericity purpose. </p>

</div>
</div>
<a id="a01174331213558af077a5ac2d83c9534" name="a01174331213558af077a5ac2d83c9534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01174331213558af077a5ac2d83c9534">&#9670;&#160;</a></span>ARCH_REGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, <a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a>&gt; arion_arm64::ARCH_REGS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A map identifying a Unicorn ARM64 register given its name. </p>

</div>
</div>
<a id="a826bef65ed0d7b2d766e0eaaae7c2066" name="a826bef65ed0d7b2d766e0eaaae7c2066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826bef65ed0d7b2d766e0eaaae7c2066">&#9670;&#160;</a></span>ARCH_REGS_SZ</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a>, uint8_t&gt; arion_arm64::ARCH_REGS_SZ</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A map identifying a Unicorn ARM64 register size given the register. </p>

</div>
</div>
<a id="aa57e658b9c077a02c37aeae3bb839f99" name="aa57e658b9c077a02c37aeae3bb839f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57e658b9c077a02c37aeae3bb839f99">&#9670;&#160;</a></span>ARCH_SZ</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t arion_arm64::ARCH_SZ = 64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Size in bits of the ARM64 general-purpose registers. </p>

</div>
</div>
<a id="a7ec426692b61e49c0d49f5cb84363fe6" name="a7ec426692b61e49c0d49f5cb84363fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec426692b61e49c0d49f5cb84363fe6">&#9670;&#160;</a></span>CTXT_REGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a>&gt; arion_arm64::CTXT_REGS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    UC_ARM64_REG_X0,  UC_ARM64_REG_X1,  UC_ARM64_REG_X2,  UC_ARM64_REG_X3,   UC_ARM64_REG_X4,   UC_ARM64_REG_X5,</div>
<div class="line">    UC_ARM64_REG_X6,  UC_ARM64_REG_X7,  UC_ARM64_REG_X8,  UC_ARM64_REG_X9,   UC_ARM64_REG_X10,  UC_ARM64_REG_X11,</div>
<div class="line">    UC_ARM64_REG_X12, UC_ARM64_REG_X13, UC_ARM64_REG_X14, UC_ARM64_REG_X15,  UC_ARM64_REG_X16,  UC_ARM64_REG_X17,</div>
<div class="line">    UC_ARM64_REG_X18, UC_ARM64_REG_X19, UC_ARM64_REG_X20, UC_ARM64_REG_X21,  UC_ARM64_REG_X22,  UC_ARM64_REG_X23,</div>
<div class="line">    UC_ARM64_REG_X24, UC_ARM64_REG_X25, UC_ARM64_REG_X26, UC_ARM64_REG_X27,  UC_ARM64_REG_X28,  UC_ARM64_REG_X29,</div>
<div class="line">    UC_ARM64_REG_X30, UC_ARM64_REG_SP,  UC_ARM64_REG_PC,  UC_ARM64_REG_NZCV, UC_ARM64_REG_FPCR, UC_ARM64_REG_FPSR,</div>
<div class="line"> </div>
<div class="line">    UC_ARM64_REG_V0,  UC_ARM64_REG_V1,  UC_ARM64_REG_V2,  UC_ARM64_REG_V3,   UC_ARM64_REG_V4,   UC_ARM64_REG_V5,</div>
<div class="line">    UC_ARM64_REG_V6,  UC_ARM64_REG_V7,  UC_ARM64_REG_V8,  UC_ARM64_REG_V9,   UC_ARM64_REG_V10,  UC_ARM64_REG_V11,</div>
<div class="line">    UC_ARM64_REG_V12, UC_ARM64_REG_V13, UC_ARM64_REG_V14, UC_ARM64_REG_V15,  UC_ARM64_REG_V16,  UC_ARM64_REG_V17,</div>
<div class="line">    UC_ARM64_REG_V18, UC_ARM64_REG_V19, UC_ARM64_REG_V20, UC_ARM64_REG_V21,  UC_ARM64_REG_V22,  UC_ARM64_REG_V23,</div>
<div class="line">    UC_ARM64_REG_V24, UC_ARM64_REG_V25, UC_ARM64_REG_V26, UC_ARM64_REG_V27,  UC_ARM64_REG_V28,  UC_ARM64_REG_V29,</div>
<div class="line">    UC_ARM64_REG_V30, UC_ARM64_REG_V31}</div>
</div><!-- fragment -->
<p>The list of high-level ARM64 registers that make up the context to be saved and restored. </p>

</div>
</div>
<a id="a40779f3c22ebd59c23d6ef1d60b612d4" name="a40779f3c22ebd59c23d6ef1d60b612d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40779f3c22ebd59c23d6ef1d60b612d4">&#9670;&#160;</a></span>HWCAP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t arion_arm64::HWCAP = 0x78bfafd</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Some well working ARM64 chip HWCAP value. </p>

</div>
</div>
<a id="a0e806e5d903a48d86235b131fb571ab4" name="a0e806e5d903a48d86235b131fb571ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e806e5d903a48d86235b131fb571ab4">&#9670;&#160;</a></span>HWCAP2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t arion_arm64::HWCAP2 = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Some well working ARM64 chip HWCAP2 value. </p>

</div>
</div>
<a id="a5d38677653b721c0bdcd0dd3d5626a4a" name="a5d38677653b721c0bdcd0dd3d5626a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d38677653b721c0bdcd0dd3d5626a4a">&#9670;&#160;</a></span>IDT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;uint64_t, <a class="el" href="namespacearion.html#afadea39b3f3d1396e5a168a0f92d0ead">arion::CPU_INTR</a>&gt; arion_arm64::IDT = {}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The ARM64 Interrupt Descriptor Table. </p>

</div>
</div>
<a id="ae7d02df389721b910eaf00a31b1716ee" name="ae7d02df389721b910eaf00a31b1716ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d02df389721b910eaf00a31b1716ee">&#9670;&#160;</a></span>NAME_BY_SYSCALL_NO</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;uint64_t, std::string&gt; arion_arm64::NAME_BY_SYSCALL_NO</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A map identifying an ARM64 syscall name given its number. </p>

</div>
</div>
<a id="a24f1105a6d36ea203831b65a1470f083" name="a24f1105a6d36ea203831b65a1470f083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f1105a6d36ea203831b65a1470f083">&#9670;&#160;</a></span>PTR_SZ</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const size_t arion_arm64::PTR_SZ = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Size in bytes of a pointer in an ARM64 chip. </p>

</div>
</div>
<a id="a216c030b3e10cab9e0d02993a5f63217" name="a216c030b3e10cab9e0d02993a5f63217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216c030b3e10cab9e0d02993a5f63217">&#9670;&#160;</a></span>SEG_FLAGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacearion.html#ad2d5d55f1f58c0cacf42091e3c231353">arion::KERNEL_SEG_FLAGS</a> arion_arm64::SEG_FLAGS = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM64 flags telling the loader which kernel segments should be mapped in memory. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacearion__arm64.html">arion_arm64</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
