Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul 25 12:43:49 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               16          
LUTAR-1    Warning           LUT drives async reset alert              16          
TIMING-16  Warning           Large setup violation                     4           
TIMING-20  Warning           Non-clocked latch                         20          
XDCH-2     Warning           Same min and max delay values on IO port  32          
LATCH-1    Advisory          Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed1[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed1[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed1[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed1[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed2[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed2[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed2[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed2[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CDIV/cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SEG7/LED_BCD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SEG7/LED_BCD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SEG7/LED_BCD_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SEG7/LED_BCD_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SEG7/refresh_counter_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SEG7/refresh_counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.496      -12.413                     14                  381        0.171        0.000                      0                  381        4.500        0.000                       0                   199  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.496      -12.413                     14                  364        0.171        0.000                      0                  364        4.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.745        0.000                      0                   17        0.699        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -1.496ns,  Total Violation      -12.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.496ns  (required time - arrival time)
  Source:                 SEG7/refresh_counter_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 4.090ns (64.796%)  route 2.222ns (35.204%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.627     5.148    SEG7/CLK
    SLICE_X63Y31         FDCE                                         r  SEG7/refresh_counter_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  SEG7/refresh_counter_reg[14]_replica/Q
                         net (fo=4, routed)           0.509     6.113    SEG7/LED_activating_counter__0[0]_repN
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  SEG7/Anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.713     7.951    Anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.461 r  Anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.461    Anode[3]
    W4                                                                r  Anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                 -1.496    

Slack (VIOLATED) :        -1.442ns  (required time - arrival time)
  Source:                 SEG7/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 4.103ns (65.547%)  route 2.157ns (34.453%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.626     5.147    SEG7/CLK
    SLICE_X65Y30         FDCE                                         r  SEG7/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  SEG7/refresh_counter_reg[15]/Q
                         net (fo=13, routed)          0.487     6.090    SEG7/LED_activating_counter[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.214 r  SEG7/Anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     7.884    Anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.407 r  Anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.407    Anode[2]
    V4                                                                r  Anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                 -1.442    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 SEG7/refresh_counter_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 4.079ns (65.715%)  route 2.128ns (34.285%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.627     5.148    SEG7/CLK
    SLICE_X63Y31         FDCE                                         r  SEG7/refresh_counter_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  SEG7/refresh_counter_reg[14]_replica/Q
                         net (fo=4, routed)           0.603     6.207    SEG7/LED_activating_counter__0[0]_repN
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.331 r  SEG7/Anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.856    Anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.356 r  Anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.356    Anode[1]
    U4                                                                r  Anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 SEG7/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 4.083ns (67.085%)  route 2.003ns (32.915%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.626     5.147    SEG7/CLK
    SLICE_X65Y30         FDCE                                         r  SEG7/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  SEG7/refresh_counter_reg[15]/Q
                         net (fo=13, routed)          0.478     6.081    SEG7/LED_activating_counter[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.205 r  SEG7/Anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.731    Anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.233 r  Anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.233    Anode[0]
    U2                                                                r  Anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                 -1.269    

Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 sum_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 3.986ns (72.267%)  route 1.530ns (27.733%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  sum_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sum_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.530     7.145    sum_reg[1]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.675 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.675    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                 -0.710    

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 second_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 3.981ns (72.298%)  route 1.526ns (27.702%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  second_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  second_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.526     7.137    second_reg[2]_lopt_replica_1
    W3                   OBUF (Prop_obuf_I_O)         3.525    10.662 r  second_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.662    second[2]
    W3                                                                r  second[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                 -0.698    

Slack (VIOLATED) :        -0.685ns  (required time - arrival time)
  Source:                 second_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 3.960ns (72.137%)  route 1.530ns (27.863%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  second_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  second_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.530     7.146    second_reg[0]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.650 r  second_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.650    second[0]
    V13                                                               r  second[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                 -0.685    

Slack (VIOLATED) :        -0.685ns  (required time - arrival time)
  Source:                 sum_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 3.961ns (72.141%)  route 1.530ns (27.859%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  sum_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sum_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.530     7.145    sum_reg[0]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.650 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.650    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                 -0.685    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 second_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 3.964ns (72.211%)  route 1.526ns (27.789%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  second_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  second_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.526     7.138    second_reg[1]_lopt_replica_1
    V3                   OBUF (Prop_obuf_I_O)         3.508    10.646 r  second_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.646    second[1]
    V3                                                                r  second[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 sum_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 3.965ns (72.160%)  route 1.530ns (27.840%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  sum_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sum_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.530     7.134    sum_reg[4]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.642 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.642    sum[4]
    W18                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 -0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CDIV/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.584     1.467    CDIV/CLK
    SLICE_X60Y27         FDRE                                         r  CDIV/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  CDIV/d_reg/Q
                         net (fo=2, routed)           0.067     1.698    CDIV/d
    SLICE_X60Y27         FDRE                                         r  CDIV/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.851     1.978    CDIV/CLK
    SLICE_X60Y27         FDRE                                         r  CDIV/cout_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.060     1.527    CDIV/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CDIV/count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.806%)  route 0.173ns (48.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.583     1.466    CDIV/CLK
    SLICE_X62Y26         FDRE                                         r  CDIV/count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CDIV/count3_reg[4]/Q
                         net (fo=3, routed)           0.173     1.780    CDIV/count3_reg[4]
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  CDIV/d_i_1/O
                         net (fo=1, routed)           0.000     1.825    CDIV/d_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  CDIV/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.851     1.978    CDIV/CLK
    SLICE_X60Y27         FDRE                                         r  CDIV/d_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.120     1.620    CDIV/d_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FSM_sequential_nstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  FSM_sequential_nstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  FSM_sequential_nstate_reg[1]/Q
                         net (fo=2, routed)           0.120     1.702    nstate[1]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.747 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092     1.532    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_sequential_nstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  FSM_sequential_nstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  FSM_sequential_nstate_reg[2]/Q
                         net (fo=2, routed)           0.155     1.736    nstate[2]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  FSM_sequential_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    FSM_sequential_nstate[2]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  FSM_sequential_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  FSM_sequential_nstate_reg[2]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092     1.532    FSM_sequential_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEG7/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.585     1.468    SEG7/CLK
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SEG7/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    SEG7/refresh_counter_reg_n_0_[3]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  SEG7/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    SEG7/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.853     1.980    SEG7/CLK
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.105     1.573    SEG7/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEG7/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.585     1.468    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SEG7/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    SEG7/refresh_counter_reg_n_0_[7]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  SEG7/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    SEG7/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.854     1.981    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.105     1.573    SEG7/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEG7/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.586     1.469    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SEG7/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.718    SEG7/refresh_counter_reg_n_0_[11]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  SEG7/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    SEG7/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.855     1.982    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDCE (Hold_fdce_C_D)         0.105     1.574    SEG7/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG7/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.585     1.468    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SEG7/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.714    SEG7/refresh_counter_reg_n_0_[4]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  SEG7/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    SEG7/refresh_counter_reg[4]_i_1_n_7
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.854     1.981    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.105     1.573    SEG7/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG7/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.586     1.469    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SEG7/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.715    SEG7/refresh_counter_reg_n_0_[8]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  SEG7/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    SEG7/refresh_counter_reg[8]_i_1_n_7
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.855     1.982    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDCE (Hold_fdce_C_D)         0.105     1.574    SEG7/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG7/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.585     1.468    SEG7/CLK
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SEG7/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.719    SEG7/refresh_counter_reg_n_0_[2]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  SEG7/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    SEG7/refresh_counter_reg[0]_i_1_n_5
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.853     1.980    SEG7/CLK
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.105     1.573    SEG7/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y28   FSM_sequential_nstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   FSM_sequential_nstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   FSM_sequential_nstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y28   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   debounce_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y26   debounce_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y26   debounce_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   FSM_sequential_nstate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   FSM_sequential_nstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_nstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_nstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_nstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_nstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   FSM_sequential_nstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   FSM_sequential_nstate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_nstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_nstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_nstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_nstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[14]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.804%)  route 6.224ns (81.196%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          6.224     7.665    SEG7/rst_IBUF
    SLICE_X63Y31         FDCE                                         f  SEG7/refresh_counter_reg[14]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.509    14.850    SEG7/CLK
    SLICE_X63Y31         FDCE                                         r  SEG7/refresh_counter_reg[14]_replica/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X63Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.410    SEG7/refresh_counter_reg[14]_replica
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 1.441ns (19.158%)  route 6.082ns (80.842%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          6.082     7.523    SEG7/rst_IBUF
    SLICE_X65Y31         FDCE                                         f  SEG7/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.509    14.850    SEG7/CLK
    SLICE_X65Y31         FDCE                                         r  SEG7/refresh_counter_reg[14]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.410    SEG7/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 1.441ns (19.517%)  route 5.944ns (80.483%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.944     7.385    SEG7/rst_IBUF
    SLICE_X65Y30         FDCE                                         f  SEG7/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    SEG7/CLK
    SLICE_X65Y30         FDCE                                         r  SEG7/refresh_counter_reg[12]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.409    SEG7/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 1.441ns (19.517%)  route 5.944ns (80.483%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.944     7.385    SEG7/rst_IBUF
    SLICE_X65Y30         FDCE                                         f  SEG7/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    SEG7/CLK
    SLICE_X65Y30         FDCE                                         r  SEG7/refresh_counter_reg[13]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.409    SEG7/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 1.441ns (19.517%)  route 5.944ns (80.483%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.944     7.385    SEG7/rst_IBUF
    SLICE_X65Y30         FDCE                                         f  SEG7/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    SEG7/CLK
    SLICE_X65Y30         FDCE                                         r  SEG7/refresh_counter_reg[15]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.409    SEG7/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 1.441ns (19.944%)  route 5.785ns (80.056%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.785     7.227    SEG7/rst_IBUF
    SLICE_X65Y29         FDCE                                         f  SEG7/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[10]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.409    SEG7/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 1.441ns (19.944%)  route 5.785ns (80.056%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.785     7.227    SEG7/rst_IBUF
    SLICE_X65Y29         FDCE                                         f  SEG7/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[11]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.409    SEG7/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 1.441ns (19.944%)  route 5.785ns (80.056%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.785     7.227    SEG7/rst_IBUF
    SLICE_X65Y29         FDCE                                         f  SEG7/refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[8]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.409    SEG7/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 1.441ns (19.944%)  route 5.785ns (80.056%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.785     7.227    SEG7/rst_IBUF
    SLICE_X65Y29         FDCE                                         f  SEG7/refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[9]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.409    SEG7/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 1.441ns (20.362%)  route 5.637ns (79.638%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.637     7.078    SEG7/rst_IBUF
    SLICE_X65Y28         FDCE                                         f  SEG7/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.507    14.848    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[4]/C
                         clock pessimism              0.000    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X65Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.408    SEG7/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  7.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.210ns (7.990%)  route 2.413ns (92.010%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.413     2.622    SEG7/rst_IBUF
    SLICE_X65Y27         FDCE                                         f  SEG7/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.853     1.980    SEG7/CLK
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[0]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    SLICE_X65Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.924    SEG7/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.210ns (7.990%)  route 2.413ns (92.010%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.413     2.622    SEG7/rst_IBUF
    SLICE_X65Y27         FDCE                                         f  SEG7/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.853     1.980    SEG7/CLK
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[1]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    SLICE_X65Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.924    SEG7/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.210ns (7.990%)  route 2.413ns (92.010%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.413     2.622    SEG7/rst_IBUF
    SLICE_X65Y27         FDCE                                         f  SEG7/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.853     1.980    SEG7/CLK
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[2]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    SLICE_X65Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.924    SEG7/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.210ns (7.990%)  route 2.413ns (92.010%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.413     2.622    SEG7/rst_IBUF
    SLICE_X65Y27         FDCE                                         f  SEG7/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.853     1.980    SEG7/CLK
    SLICE_X65Y27         FDCE                                         r  SEG7/refresh_counter_reg[3]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    SLICE_X65Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.924    SEG7/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.210ns (7.802%)  route 2.476ns (92.198%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.476     2.686    SEG7/rst_IBUF
    SLICE_X65Y28         FDCE                                         f  SEG7/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.854     1.981    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[4]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    SLICE_X65Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.925    SEG7/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.210ns (7.802%)  route 2.476ns (92.198%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.476     2.686    SEG7/rst_IBUF
    SLICE_X65Y28         FDCE                                         f  SEG7/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.854     1.981    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[5]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    SLICE_X65Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.925    SEG7/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.210ns (7.802%)  route 2.476ns (92.198%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.476     2.686    SEG7/rst_IBUF
    SLICE_X65Y28         FDCE                                         f  SEG7/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.854     1.981    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[6]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    SLICE_X65Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.925    SEG7/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.210ns (7.802%)  route 2.476ns (92.198%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.476     2.686    SEG7/rst_IBUF
    SLICE_X65Y28         FDCE                                         f  SEG7/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.854     1.981    SEG7/CLK
    SLICE_X65Y28         FDCE                                         r  SEG7/refresh_counter_reg[7]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    SLICE_X65Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.925    SEG7/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.210ns (7.622%)  route 2.539ns (92.378%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.539     2.749    SEG7/rst_IBUF
    SLICE_X65Y29         FDCE                                         f  SEG7/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.855     1.982    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[10]/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X65Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.926    SEG7/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.210ns (7.622%)  route 2.539ns (92.378%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=36, routed)          2.539     2.749    SEG7/rst_IBUF
    SLICE_X65Y29         FDCE                                         f  SEG7/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.855     1.982    SEG7/CLK
    SLICE_X65Y29         FDCE                                         r  SEG7/refresh_counter_reg[11]/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X65Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.926    SEG7/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.823    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEG7/LED_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 4.156ns (65.998%)  route 2.141ns (34.002%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         LDCE                         0.000     0.000 r  SEG7/LED_out_reg[0]/G
    SLICE_X64Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEG7/LED_out_reg[0]/Q
                         net (fo=1, routed)           2.141     2.766    LED_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.298 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.298    LED_out[0]
    U7                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.201ns  (logic 4.145ns (66.842%)  route 2.056ns (33.158%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         LDCE                         0.000     0.000 r  SEG7/LED_out_reg[2]/G
    SLICE_X64Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEG7/LED_out_reg[2]/Q
                         net (fo=1, routed)           2.056     2.681    LED_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.201 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.201    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.087ns  (logic 4.129ns (67.844%)  route 1.957ns (32.156%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         LDCE                         0.000     0.000 r  SEG7/LED_out_reg[1]/G
    SLICE_X64Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEG7/LED_out_reg[1]/Q
                         net (fo=1, routed)           1.957     2.582    LED_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.087 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.087    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 4.136ns (68.067%)  route 1.940ns (31.933%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  SEG7/LED_out_reg[6]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEG7/LED_out_reg[6]/Q
                         net (fo=1, routed)           1.940     2.565    LED_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.076 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.076    LED_out[6]
    W7                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 4.161ns (68.666%)  route 1.899ns (31.334%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  SEG7/LED_out_reg[3]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEG7/LED_out_reg[3]/Q
                         net (fo=1, routed)           1.899     2.524    LED_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.059 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.059    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.911ns  (logic 4.160ns (70.385%)  route 1.750ns (29.615%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  SEG7/LED_out_reg[4]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEG7/LED_out_reg[4]/Q
                         net (fo=1, routed)           1.750     2.375    LED_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.911 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.911    LED_out[4]
    U8                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 4.154ns (70.349%)  route 1.751ns (29.651%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  SEG7/LED_out_reg[5]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEG7/LED_out_reg[5]/Q
                         net (fo=1, routed)           1.751     2.376    LED_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.905 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.905    LED_out[5]
    W6                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR1/q_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEG7/LED_BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.616ns  (logic 0.999ns (27.630%)  route 2.617ns (72.370%))
  Logic Levels:           4  (FDPE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE                         0.000     0.000 r  LFSR1/q_reg[2]_P/C
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.627     0.627 r  LFSR1/q_reg[2]_P/Q
                         net (fo=2, routed)           0.811     1.438    LFSR1/q_reg[2]_P_n_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.562 r  LFSR1/q[3]_C_i_1/O
                         net (fo=5, routed)           0.850     2.412    LFSR2/q[2]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.536 r  LFSR2/LED_BCD_reg[2]_i_2/O
                         net (fo=1, routed)           0.413     2.949    SEG7/LED_BCD_reg[2]_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.073 r  SEG7/LED_BCD_reg[2]_i_1/O
                         net (fo=1, routed)           0.543     3.616    SEG7/LED_BCD_reg[2]_i_1_n_0
    SLICE_X63Y25         LDCE                                         r  SEG7/LED_BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR1/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            LFSR1/q_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.443ns  (logic 1.077ns (31.279%)  route 2.366ns (68.721%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         LDCE                         0.000     0.000 r  LFSR1/q_reg[1]_LDC/G
    SLICE_X60Y23         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  LFSR1/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.444     1.273    LFSR1/q_reg[1]_LDC_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     1.397 r  LFSR1/q[2]_C_i_1/O
                         net (fo=6, routed)           1.397     2.794    LFSR1/q[1]
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.918 r  LFSR1/q[0]_C_i_1/O
                         net (fo=2, routed)           0.525     3.443    LFSR1/p_0_out[0]
    SLICE_X60Y29         FDCE                                         r  LFSR1/q_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR2/q_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG7/LED_BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 0.937ns (27.436%)  route 2.478ns (72.564%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  LFSR2/q_reg[0]_C/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  LFSR2/q_reg[0]_C/Q
                         net (fo=4, routed)           0.839     1.528    LFSR2/q_reg[0]_C_0
    SLICE_X61Y29         LUT3 (Prop_lut3_I2_O)        0.124     1.652 r  LFSR2/q[1]_C_i_1__0/O
                         net (fo=4, routed)           1.260     2.912    SEG7/LED_BCD_reg[0]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     3.036 r  SEG7/LED_BCD_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     3.415    SEG7/LED_BCD_reg[0]_i_1_n_0
    SLICE_X63Y26         LDCE                                         r  SEG7/LED_BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR1/q_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR1/q_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.239ns (46.396%)  route 0.276ns (53.604%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE                         0.000     0.000 r  LFSR1/q_reg[3]_P/C
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.194     0.194 r  LFSR1/q_reg[3]_P/Q
                         net (fo=3, routed)           0.148     0.342    LFSR1/q_reg[3]_P_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.387 r  LFSR1/q[0]_C_i_1/O
                         net (fo=2, routed)           0.128     0.515    LFSR1/p_0_out[0]
    SLICE_X61Y28         FDPE                                         r  LFSR1/q_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_BCD_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG7/LED_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.203ns (38.424%)  route 0.325ns (61.576%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  SEG7/LED_BCD_reg[0]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SEG7/LED_BCD_reg[0]/Q
                         net (fo=7, routed)           0.216     0.374    SEG7/LED_BCD[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.419 r  SEG7/g0_b2/O
                         net (fo=1, routed)           0.110     0.528    SEG7/g0_b2_n_0
    SLICE_X64Y26         LDCE                                         r  SEG7/LED_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR2/q_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR2/q_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.239ns (45.126%)  route 0.291ns (54.874%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE                         0.000     0.000 r  LFSR2/q_reg[3]_C/C
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  LFSR2/q_reg[3]_C/Q
                         net (fo=4, routed)           0.163     0.357    LFSR2/q_reg[3]_C_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  LFSR2/q[0]_C_i_1__0/O
                         net (fo=2, routed)           0.128     0.530    LFSR2/q[0]_C_i_1__0_n_0
    SLICE_X61Y29         FDPE                                         r  LFSR2/q_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR1/q_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            LFSR1/q_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.265ns (48.889%)  route 0.277ns (51.111%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         LDCE                         0.000     0.000 r  LFSR1/q_reg[2]_LDC/G
    SLICE_X59Y27         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  LFSR1/q_reg[2]_LDC/Q
                         net (fo=2, routed)           0.130     0.350    LFSR1/q_reg[2]_LDC_n_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.395 r  LFSR1/q[3]_C_i_1/O
                         net (fo=5, routed)           0.147     0.542    LFSR1/q[2]
    SLICE_X61Y27         FDPE                                         r  LFSR1/q_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR1/q_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            LFSR1/q_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.265ns (48.628%)  route 0.280ns (51.372%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         LDCE                         0.000     0.000 r  LFSR1/q_reg[2]_LDC/G
    SLICE_X59Y27         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  LFSR1/q_reg[2]_LDC/Q
                         net (fo=2, routed)           0.130     0.350    LFSR1/q_reg[2]_LDC_n_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.395 r  LFSR1/q[3]_C_i_1/O
                         net (fo=5, routed)           0.150     0.545    LFSR1/q[2]
    SLICE_X63Y27         FDCE                                         r  LFSR1/q_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR1/q_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR1/q_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.239ns (41.123%)  route 0.342ns (58.877%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE                         0.000     0.000 r  LFSR1/q_reg[3]_P/C
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.194     0.194 r  LFSR1/q_reg[3]_P/Q
                         net (fo=3, routed)           0.148     0.342    LFSR1/q_reg[3]_P_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.387 r  LFSR1/q[0]_C_i_1/O
                         net (fo=2, routed)           0.194     0.581    LFSR1/p_0_out[0]
    SLICE_X60Y29         FDCE                                         r  LFSR1/q_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR2/q_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR2/q_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.239ns (40.890%)  route 0.345ns (59.110%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE                         0.000     0.000 r  LFSR2/q_reg[3]_C/C
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  LFSR2/q_reg[3]_C/Q
                         net (fo=4, routed)           0.163     0.357    LFSR2/q_reg[3]_C_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  LFSR2/q[0]_C_i_1__0/O
                         net (fo=2, routed)           0.183     0.584    LFSR2/q[0]_C_i_1__0_n_0
    SLICE_X60Y30         FDCE                                         r  LFSR2/q_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_BCD_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG7/LED_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.207ns (35.235%)  route 0.380ns (64.765%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  SEG7/LED_BCD_reg[0]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SEG7/LED_BCD_reg[0]/Q
                         net (fo=7, routed)           0.207     0.365    SEG7/LED_BCD[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.049     0.414 r  SEG7/g0_b5/O
                         net (fo=1, routed)           0.174     0.587    SEG7/g0_b5_n_0
    SLICE_X64Y27         LDCE                                         r  SEG7/LED_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/LED_BCD_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SEG7/LED_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.201ns (34.101%)  route 0.388ns (65.899%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  SEG7/LED_BCD_reg[1]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SEG7/LED_BCD_reg[1]/Q
                         net (fo=8, routed)           0.219     0.377    SEG7/LED_BCD[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I1_O)        0.043     0.420 r  SEG7/g0_b1/O
                         net (fo=1, routed)           0.170     0.589    SEG7/g0_b1_n_0
    SLICE_X64Y26         LDCE                                         r  SEG7/LED_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR2/q_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.262ns (42.773%)  route 0.351ns (57.227%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  LFSR2/q_reg[1]_C/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  LFSR2/q_reg[1]_C/Q
                         net (fo=1, routed)           0.143     0.360    LFSR2/q_reg[1]_C_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.405 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           0.207     0.613    LFSR2/q_reg[1]_P_0
    SLICE_X63Y29         FDCE                                         r  LFSR2/q_reg[2]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR2/q_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 1.565ns (16.977%)  route 7.655ns (83.023%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          6.837     8.278    LFSR2/rst_IBUF
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.402 f  LFSR2/q_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.818     9.220    LFSR2/q_reg[3]_LDC_i_2_n_0
    SLICE_X61Y32         LDCE                                         f  LFSR2/q_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR2/q_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.216ns  (logic 1.593ns (17.288%)  route 7.623ns (82.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          6.837     8.278    LFSR2/rst_IBUF
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.152     8.430 f  LFSR2/q_reg[3]_LDC_i_1__0/O
                         net (fo=2, routed)           0.786     9.216    LFSR2/q_reg[3]_LDC_i_1__0_n_0
    SLICE_X61Y30         FDPE                                         f  LFSR2/q_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR2/q_reg[3]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.080ns  (logic 1.565ns (17.238%)  route 7.515ns (82.762%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          6.837     8.278    LFSR2/rst_IBUF
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.402 f  LFSR2/q_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.678     9.080    LFSR2/q_reg[3]_LDC_i_2_n_0
    SLICE_X61Y31         FDCE                                         f  LFSR2/q_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR2/q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 1.591ns (18.191%)  route 7.156ns (81.809%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.987     7.428    LFSR2/rst_IBUF
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.150     7.578 f  LFSR2/q_reg[1]_LDC_i_1__0/O
                         net (fo=2, routed)           1.169     8.747    LFSR2/q_reg[1]_LDC_i_1__0_n_0
    SLICE_X60Y26         FDPE                                         f  LFSR2/q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[3]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.629ns  (logic 1.565ns (18.140%)  route 7.064ns (81.860%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.977     7.418    LFSR1/rst_IBUF
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.542 f  LFSR1/q_reg[3]_LDC_i_2__0/O
                         net (fo=2, routed)           1.087     8.629    LFSR1/q_reg[3]_LDC_i_2__0_n_0
    SLICE_X63Y27         FDCE                                         f  LFSR1/q_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/LED_BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.287ns  (logic 0.704ns (21.417%)  route 2.583ns (78.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.627     5.148    SEG7/CLK
    SLICE_X65Y31         FDCE                                         r  SEG7/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  SEG7/refresh_counter_reg[14]/Q
                         net (fo=7, routed)           1.627     7.232    LFSR2/LED_activating_counter__0[0]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.356 r  LFSR2/LED_BCD_reg[2]_i_2/O
                         net (fo=1, routed)           0.413     7.769    SEG7/LED_BCD_reg[2]_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.893 r  SEG7/LED_BCD_reg[2]_i_1/O
                         net (fo=1, routed)           0.543     8.435    SEG7/LED_BCD_reg[2]_i_1_n_0
    SLICE_X63Y25         LDCE                                         r  SEG7/LED_BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 1.565ns (18.760%)  route 6.779ns (81.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.989     7.430    LFSR1/rst_IBUF
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.554 f  LFSR1/q_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.789     8.344    LFSR1/q_reg[1]_LDC_i_2__0_n_0
    SLICE_X60Y24         FDCE                                         f  LFSR1/q_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 1.593ns (19.207%)  route 6.702ns (80.793%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.638     7.079    LFSR1/rst_IBUF
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.231 f  LFSR1/q_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           1.064     8.295    LFSR1/q_reg[2]_LDC_i_1_n_0
    SLICE_X63Y28         FDPE                                         f  LFSR1/q_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 1.565ns (18.873%)  route 6.729ns (81.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.638     7.079    LFSR1/rst_IBUF
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.203 f  LFSR1/q_reg[2]_LDC_i_2__0/O
                         net (fo=2, routed)           1.091     8.294    LFSR1/q_reg[2]_LDC_i_2__0_n_0
    SLICE_X60Y28         FDCE                                         f  LFSR1/q_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR2/q_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 1.565ns (18.963%)  route 6.689ns (81.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=36, routed)          5.987     7.428    LFSR2/rst_IBUF
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.552 f  LFSR2/q_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.702     8.255    LFSR2/q_reg[1]_LDC_i_2_n_0
    SLICE_X60Y25         FDCE                                         f  LFSR2/q_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seed1[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 0.275ns (14.426%)  route 1.633ns (85.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    V16                                               0.000     0.000 f  seed1[1] (IN)
                         net (fo=0)                   0.000     0.000    seed1[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  seed1_IBUF[1]_inst/O
                         net (fo=2, routed)           1.450     1.679    LFSR1/seed1_IBUF[1]
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.046     1.725 f  LFSR1/q_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.184     1.909    LFSR1/q_reg[1]_LDC_i_1_n_0
    SLICE_X61Y24         FDPE                                         f  LFSR1/q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/LED_BCD_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.141ns (30.312%)  route 0.324ns (69.688%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.587     1.470    SEG7/CLK
    SLICE_X65Y30         FDCE                                         r  SEG7/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SEG7/refresh_counter_reg[15]/Q
                         net (fo=13, routed)          0.324     1.935    SEG7/LED_activating_counter[0]
    SLICE_X63Y25         LDCE                                         r  SEG7/LED_BCD_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed1[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 0.274ns (13.923%)  route 1.696ns (86.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    V16                                               0.000     0.000 r  seed1[1] (IN)
                         net (fo=0)                   0.000     0.000    seed1[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  seed1_IBUF[1]_inst/O
                         net (fo=2, routed)           1.450     1.679    LFSR1/seed1_IBUF[1]
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.724 f  LFSR1/q_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.247     1.971    LFSR1/q_reg[1]_LDC_i_2__0_n_0
    SLICE_X60Y23         LDCE                                         f  LFSR1/q_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed1[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 0.260ns (13.056%)  route 1.729ns (86.944%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W17                                               0.000     0.000 f  seed1[3] (IN)
                         net (fo=0)                   0.000     0.000    seed1[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  seed1_IBUF[3]_inst/O
                         net (fo=2, routed)           1.504     1.721    LFSR1/seed1_IBUF[3]
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.043     1.764 f  LFSR1/q_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.225     1.989    LFSR1/q_reg[3]_LDC_i_1_n_0
    SLICE_X61Y27         FDPE                                         f  LFSR1/q_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed2[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR2/q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 0.268ns (13.374%)  route 1.735ns (86.626%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 f  seed2[0] (IN)
                         net (fo=0)                   0.000     0.000    seed2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  seed2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.561     1.780    LFSR2/seed2_IBUF[0]
    SLICE_X59Y28         LUT2 (Prop_lut2_I1_O)        0.049     1.829 f  LFSR2/q_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.174     2.003    LFSR2/q_reg[0]_LDC_i_1__0_n_0
    SLICE_X61Y29         FDPE                                         f  LFSR2/q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed1[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 0.274ns (13.539%)  route 1.752ns (86.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    V16                                               0.000     0.000 r  seed1[1] (IN)
                         net (fo=0)                   0.000     0.000    seed1[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  seed1_IBUF[1]_inst/O
                         net (fo=2, routed)           1.450     1.679    LFSR1/seed1_IBUF[1]
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.724 f  LFSR1/q_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.302     2.026    LFSR1/q_reg[1]_LDC_i_2__0_n_0
    SLICE_X60Y24         FDCE                                         f  LFSR1/q_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed1[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 0.262ns (12.907%)  route 1.765ns (87.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W17                                               0.000     0.000 r  seed1[3] (IN)
                         net (fo=0)                   0.000     0.000    seed1[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  seed1_IBUF[3]_inst/O
                         net (fo=2, routed)           1.504     1.721    LFSR1/seed1_IBUF[3]
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.766 f  LFSR1/q_reg[3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.261     2.027    LFSR1/q_reg[3]_LDC_i_2__0_n_0
    SLICE_X61Y26         LDCE                                         f  LFSR1/q_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/LED_BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.226ns (39.719%)  route 0.343ns (60.281%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.588     1.471    SEG7/CLK
    SLICE_X65Y31         FDCE                                         r  SEG7/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SEG7/refresh_counter_reg[14]/Q
                         net (fo=7, routed)           0.343     1.955    SEG7/LED_activating_counter__0[0]
    SLICE_X63Y26         MUXF7 (Prop_muxf7_S_O)       0.085     2.040 r  SEG7/LED_BCD_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.040    SEG7/LED_BCD_reg[1]_i_1_n_0
    SLICE_X63Y26         LDCE                                         r  SEG7/LED_BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG7/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/LED_BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.175%)  route 0.392ns (67.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.588     1.471    SEG7/CLK
    SLICE_X65Y31         FDCE                                         r  SEG7/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SEG7/refresh_counter_reg[14]/Q
                         net (fo=7, routed)           0.276     1.888    SEG7/LED_activating_counter__0[0]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.933 r  SEG7/LED_BCD_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     2.049    SEG7/LED_BCD_reg[0]_i_1_n_0
    SLICE_X63Y26         LDCE                                         r  SEG7/LED_BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed1[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR1/q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 0.266ns (12.919%)  route 1.793ns (87.081%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 f  seed1[0] (IN)
                         net (fo=0)                   0.000     0.000    seed1[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  seed1_IBUF[0]_inst/O
                         net (fo=2, routed)           1.618     1.839    LFSR1/seed1_IBUF[0]
    SLICE_X59Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  LFSR1/q_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.174     2.059    LFSR1/q_reg[0]_LDC_i_1_n_0
    SLICE_X61Y28         FDPE                                         f  LFSR1/q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sum_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.285ns  (logic 1.537ns (18.551%)  route 6.748ns (81.449%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.965     3.872    LFSR2/q_reg[0]_P_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.152     4.024 r  LFSR2/sum[4]_i_3/O
                         net (fo=2, routed)           0.959     4.983    LFSR2/q_reg[2]_C_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.354     5.337 r  LFSR2/sum[4]_i_2/O
                         net (fo=4, routed)           2.948     8.285    LFSR2_n_6
    SLICE_X1Y18          FDRE                                         r  sum_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  sum_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sum_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.731ns  (logic 1.509ns (19.518%)  route 6.222ns (80.482%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.965     3.872    LFSR2/q_reg[0]_P_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.152     4.024 r  LFSR2/sum[4]_i_3/O
                         net (fo=2, routed)           0.828     4.852    LFSR1/second_reg[3]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.326     5.178 r  LFSR1/sum[3]_i_1/O
                         net (fo=4, routed)           2.553     7.731    LFSR1_n_4
    SLICE_X1Y19          FDRE                                         r  sum_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  sum_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.408ns  (logic 1.537ns (20.747%)  route 5.871ns (79.253%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.965     3.872    LFSR2/q_reg[0]_P_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.152     4.024 r  LFSR2/sum[4]_i_3/O
                         net (fo=2, routed)           0.959     4.983    LFSR2/q_reg[2]_C_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.354     5.337 r  LFSR2/sum[4]_i_2/O
                         net (fo=4, routed)           2.071     7.408    LFSR2_n_6
    SLICE_X65Y75         FDRE                                         r  second_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.492     4.833    clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  second_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.668ns  (logic 1.509ns (22.630%)  route 5.159ns (77.370%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.965     3.872    LFSR2/q_reg[0]_P_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.152     4.024 r  LFSR2/sum[4]_i_3/O
                         net (fo=2, routed)           0.828     4.852    LFSR1/second_reg[3]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.326     5.178 r  LFSR1/sum[3]_i_1/O
                         net (fo=4, routed)           1.490     6.668    LFSR1_n_4
    SLICE_X47Y29         FDRE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.437     4.778    clk_IBUF_BUFG
    SLICE_X47Y29         FDRE                                         r  sum_reg[3]/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sum_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.561ns  (logic 1.181ns (17.999%)  route 5.380ns (82.001%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.774     3.682    LFSR1/second_reg[2]
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.150     3.832 r  LFSR1/sum[2]_i_1/O
                         net (fo=4, routed)           2.730     6.561    LFSR1_n_5
    SLICE_X1Y20          FDRE                                         r  sum_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  sum_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.547ns  (logic 1.537ns (23.477%)  route 5.010ns (76.523%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.965     3.872    LFSR2/q_reg[0]_P_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.152     4.024 r  LFSR2/sum[4]_i_3/O
                         net (fo=2, routed)           0.959     4.983    LFSR2/q_reg[2]_C_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.354     5.337 r  LFSR2/sum[4]_i_2/O
                         net (fo=4, routed)           1.209     6.547    LFSR2_n_6
    SLICE_X47Y28         FDRE                                         r  second_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.436     4.777    clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  second_reg[4]/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.252ns  (logic 1.537ns (24.585%)  route 4.715ns (75.415%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.965     3.872    LFSR2/q_reg[0]_P_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.152     4.024 r  LFSR2/sum[4]_i_3/O
                         net (fo=2, routed)           0.959     4.983    LFSR2/q_reg[2]_C_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.354     5.337 r  LFSR2/sum[4]_i_2/O
                         net (fo=4, routed)           0.914     6.252    LFSR2_n_6
    SLICE_X47Y29         FDRE                                         r  sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.437     4.778    clk_IBUF_BUFG
    SLICE_X47Y29         FDRE                                         r  sum_reg[4]/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.212ns  (logic 1.509ns (24.290%)  route 4.703ns (75.710%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.965     3.872    LFSR2/q_reg[0]_P_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.152     4.024 r  LFSR2/sum[4]_i_3/O
                         net (fo=2, routed)           0.828     4.852    LFSR1/second_reg[3]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.326     5.178 r  LFSR1/sum[3]_i_1/O
                         net (fo=4, routed)           1.034     6.212    LFSR1_n_4
    SLICE_X47Y28         FDRE                                         r  second_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.436     4.777    clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  second_reg[3]/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sum_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.998ns  (logic 1.031ns (17.188%)  route 4.967ns (82.812%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.350     2.991    LFSR2/q_reg[1]_P_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.115 r  LFSR2/sum[1]_i_1/O
                         net (fo=4, routed)           2.884     5.998    LFSR2_n_7
    SLICE_X1Y43          FDRE                                         r  sum_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  sum_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 LFSR2/q_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.902ns  (logic 1.509ns (25.568%)  route 4.393ns (74.432%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         LDCE                         0.000     0.000 r  LFSR2/q_reg[1]_LDC/G
    SLICE_X61Y25         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  LFSR2/q_reg[1]_LDC/Q
                         net (fo=1, routed)           0.734     1.517    LFSR2/q_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  LFSR2/q[2]_C_i_1__0/O
                         net (fo=6, routed)           1.143     2.784    LFSR2/q_reg[1]_P_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  LFSR2/sum[2]_i_2/O
                         net (fo=2, routed)           0.965     3.872    LFSR2/q_reg[0]_P_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.152     4.024 r  LFSR2/sum[4]_i_3/O
                         net (fo=2, routed)           0.828     4.852    LFSR1/second_reg[3]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.326     5.178 r  LFSR1/sum[3]_i_1/O
                         net (fo=4, routed)           0.724     5.902    LFSR1_n_4
    SLICE_X65Y32         FDRE                                         r  second_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.511     4.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  second_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR1/q_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.269ns (39.381%)  route 0.414ns (60.619%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         LDCE                         0.000     0.000 r  LFSR1/q_reg[3]_LDC/G
    SLICE_X61Y26         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  LFSR1/q_reg[3]_LDC/Q
                         net (fo=3, routed)           0.155     0.379    LFSR1/q_reg[3]_LDC_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.424 r  LFSR1/sum[3]_i_1/O
                         net (fo=4, routed)           0.260     0.683    LFSR1_n_4
    SLICE_X65Y32         FDRE                                         r  second_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  second_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 LFSR1/q_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.203ns (25.467%)  route 0.594ns (74.533%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         LDCE                         0.000     0.000 r  LFSR1/q_reg[0]_LDC/G
    SLICE_X59Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LFSR1/q_reg[0]_LDC/Q
                         net (fo=2, routed)           0.144     0.302    LFSR1/q_reg[0]_LDC_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.347 r  LFSR1/sum[0]_i_1/O
                         net (fo=4, routed)           0.450     0.797    LFSR1_n_6
    SLICE_X46Y29         FDRE                                         r  second_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X46Y29         FDRE                                         r  second_reg[0]/C

Slack:                    inf
  Source:                 LFSR2/q_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.242ns (27.592%)  route 0.635ns (72.408%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE                         0.000     0.000 r  LFSR2/q_reg[3]_C/C
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  LFSR2/q_reg[3]_C/Q
                         net (fo=4, routed)           0.162     0.356    LFSR2/q_reg[3]_C_n_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.048     0.404 r  LFSR2/sum[4]_i_2/O
                         net (fo=4, routed)           0.473     0.877    LFSR2_n_6
    SLICE_X47Y29         FDRE                                         r  sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X47Y29         FDRE                                         r  sum_reg[4]/C

Slack:                    inf
  Source:                 LFSR1/q_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.268ns (29.861%)  route 0.629ns (70.139%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         LDCE                         0.000     0.000 r  LFSR1/q_reg[2]_LDC/G
    SLICE_X59Y27         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  LFSR1/q_reg[2]_LDC/Q
                         net (fo=2, routed)           0.130     0.350    LFSR1/q_reg[2]_LDC_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I3_O)        0.048     0.398 r  LFSR1/sum[2]_i_1/O
                         net (fo=4, routed)           0.499     0.897    LFSR1_n_5
    SLICE_X65Y37         FDRE                                         r  second_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  second_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 LFSR1/q_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.268ns (29.178%)  route 0.651ns (70.822%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         LDCE                         0.000     0.000 r  LFSR1/q_reg[2]_LDC/G
    SLICE_X59Y27         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  LFSR1/q_reg[2]_LDC/Q
                         net (fo=2, routed)           0.130     0.350    LFSR1/q_reg[2]_LDC_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I3_O)        0.048     0.398 r  LFSR1/sum[2]_i_1/O
                         net (fo=4, routed)           0.520     0.919    LFSR1_n_5
    SLICE_X46Y29         FDRE                                         r  second_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X46Y29         FDRE                                         r  second_reg[2]/C

Slack:                    inf
  Source:                 LFSR1/q_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.269ns (29.033%)  route 0.658ns (70.967%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         LDCE                         0.000     0.000 r  LFSR1/q_reg[3]_LDC/G
    SLICE_X61Y26         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  LFSR1/q_reg[3]_LDC/Q
                         net (fo=3, routed)           0.155     0.379    LFSR1/q_reg[3]_LDC_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.424 r  LFSR1/sum[3]_i_1/O
                         net (fo=4, routed)           0.503     0.927    LFSR1_n_4
    SLICE_X47Y28         FDRE                                         r  second_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  second_reg[3]/C

Slack:                    inf
  Source:                 LFSR1/q_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.203ns (20.843%)  route 0.771ns (79.157%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         LDCE                         0.000     0.000 r  LFSR1/q_reg[0]_LDC/G
    SLICE_X59Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LFSR1/q_reg[0]_LDC/Q
                         net (fo=2, routed)           0.144     0.302    LFSR1/q_reg[0]_LDC_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.347 r  LFSR1/sum[0]_i_1/O
                         net (fo=4, routed)           0.627     0.974    LFSR1_n_6
    SLICE_X46Y30         FDRE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  sum_reg[0]/C

Slack:                    inf
  Source:                 LFSR2/q_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            second_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.239ns (24.032%)  route 0.756ns (75.968%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDPE                         0.000     0.000 r  LFSR2/q_reg[0]_P/C
    SLICE_X61Y29         FDPE (Prop_fdpe_C_Q)         0.194     0.194 r  LFSR2/q_reg[0]_P/Q
                         net (fo=4, routed)           0.265     0.459    LFSR2/q_reg[0]_P_1
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.504 r  LFSR2/sum[1]_i_1/O
                         net (fo=4, routed)           0.490     0.995    LFSR2_n_7
    SLICE_X65Y38         FDRE                                         r  second_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  second_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 LFSR2/q_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            second_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.242ns (24.149%)  route 0.760ns (75.851%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE                         0.000     0.000 r  LFSR2/q_reg[3]_C/C
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  LFSR2/q_reg[3]_C/Q
                         net (fo=4, routed)           0.162     0.356    LFSR2/q_reg[3]_C_n_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.048     0.404 r  LFSR2/sum[4]_i_2/O
                         net (fo=4, routed)           0.598     1.002    LFSR2_n_6
    SLICE_X47Y28         FDRE                                         r  second_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  second_reg[4]/C

Slack:                    inf
  Source:                 LFSR2/q_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            second_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.239ns (23.424%)  route 0.781ns (76.576%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDPE                         0.000     0.000 r  LFSR2/q_reg[0]_P/C
    SLICE_X61Y29         FDPE (Prop_fdpe_C_Q)         0.194     0.194 r  LFSR2/q_reg[0]_P/Q
                         net (fo=4, routed)           0.265     0.459    LFSR2/q_reg[0]_P_1
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.504 r  LFSR2/sum[1]_i_1/O
                         net (fo=4, routed)           0.516     1.020    LFSR2_n_7
    SLICE_X47Y30         FDRE                                         r  second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  second_reg[1]/C





