INFO-FLOW: Workspace /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0 opened at Fri May 30 21:43:03 -03 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -throughput_driven off 
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven off 
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute       ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     source data/base_directives/backprop.tcl 
Execute       set_directive_pipeline -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1 
Execute       set_directive_pipeline -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1_1 
Execute       set_directive_pipeline -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1 
Execute       set_directive_pipeline -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1_1 
Execute       set_directive_pipeline -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1 
Execute       set_directive_pipeline -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1_1 
Execute       set_directive_pipeline -off get_oracle_activations1/get_oracle_activations1_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations1/get_oracle_activations1_loop1 
Execute       set_directive_pipeline -off get_oracle_activations1/get_oracle_activations1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations1/get_oracle_activations1_loop1_1 
Execute       set_directive_pipeline -off get_oracle_activations2/get_oracle_activations2_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations2/get_oracle_activations2_loop1 
Execute       set_directive_pipeline -off get_oracle_activations2/get_oracle_activations2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations2/get_oracle_activations2_loop1_1 
Execute       set_directive_pipeline -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1 
Execute       set_directive_pipeline -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1_1 
Execute       set_directive_pipeline -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1 
Execute       set_directive_pipeline -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1_1 
Execute       set_directive_pipeline -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1 
Execute       set_directive_pipeline -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1_1 
Execute       set_directive_pipeline -off update_weights/update_weights_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop1 
Execute       set_directive_pipeline -off update_weights/update_weights_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop1_1 
Execute       set_directive_pipeline -off update_weights/update_weights_loop2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop2 
Execute       set_directive_pipeline -off update_weights/update_weights_loop3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop3 
Execute       set_directive_pipeline -off update_weights/update_weights_loop3_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop3_1 
Execute       set_directive_pipeline -off update_weights/update_weights_loop4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop4 
Execute       set_directive_pipeline -off update_weights/update_weights_loop5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop5 
Execute       set_directive_pipeline -off update_weights/update_weights_loop5_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop5_1 
Execute       set_directive_pipeline -off update_weights/update_weights_loop6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop6 
Execute       set_directive_pipeline -off update_weights/update_weights_loop7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop7 
Execute       set_directive_pipeline -off update_weights/update_weights_loop7_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop7_1 
Execute       set_directive_pipeline -off update_weights/update_weights_loop8 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop8 
Execute       set_directive_pipeline -off update_weights/update_weights_loop9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop9 
Execute       set_directive_pipeline -off update_weights/update_weights_loop9_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop9_1 
Execute       set_directive_pipeline -off update_weights/update_weights_loop10 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop10 
Execute       set_directive_pipeline -off update_weights/update_weights_loop11 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop11 
Execute       set_directive_pipeline -off update_weights/update_weights_loop11_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop11_1 
Execute       set_directive_pipeline -off update_weights/update_weights_loop12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop12 
Execute       set_directive_pipeline -off backprop/backprop_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off backprop/backprop_loop1 
Execute       set_directive_inline -off matrix_vector_product_with_bias_input_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_input_layer 
Execute       set_directive_inline -off matrix_vector_product_with_bias_second_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_second_layer 
Execute       set_directive_inline -off matrix_vector_product_with_bias_output_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_output_layer 
Execute       set_directive_inline -off get_delta_matrix_weights1 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights1 
Execute       set_directive_inline -off get_delta_matrix_weights2 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights2 
Execute       set_directive_inline -off get_delta_matrix_weights3 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights3 
Execute       set_directive_inline -off get_oracle_activations1 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_oracle_activations1 
Execute       set_directive_inline -off get_oracle_activations2 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_oracle_activations2 
Execute       set_directive_loop_flatten -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1_1 
Execute       set_directive_loop_flatten -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1_1 
Execute       set_directive_loop_flatten -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1_1 
Execute       set_directive_loop_flatten -off get_oracle_activations1/get_oracle_activations1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_oracle_activations1/get_oracle_activations1_loop1_1 
Execute       set_directive_loop_flatten -off get_oracle_activations2/get_oracle_activations2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_oracle_activations2/get_oracle_activations2_loop1_1 
Execute       set_directive_loop_flatten -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1_1 
Execute       set_directive_loop_flatten -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1_1 
Execute       set_directive_loop_flatten -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1_1 
Execute       set_directive_loop_flatten -off update_weights/update_weights_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop1_1 
Execute       set_directive_loop_flatten -off update_weights/update_weights_loop3_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop3_1 
Execute       set_directive_loop_flatten -off update_weights/update_weights_loop5_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop5_1 
Execute       set_directive_loop_flatten -off update_weights/update_weights_loop7_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop7_1 
Execute       set_directive_loop_flatten -off update_weights/update_weights_loop9_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop9_1 
Execute       set_directive_loop_flatten -off update_weights/update_weights_loop11_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop11_1 
Command     ap_source done; 0.13 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 228.941 MB.
Execute         set_directive_top backprop -name=backprop 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/backprop/backprop.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling data/benchmarks/backprop/backprop.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang data/benchmarks/backprop/backprop.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.67 seconds; current allocated memory: 232.586 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.0.bc -args  "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.g.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.0.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.1.lower.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.1.lower.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.2.m1.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.2.m1.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.12 sec.
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.3.fpc.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=backprop -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=backprop -reflow-float-conversion -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.3.fpc.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.45 sec.
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.4.m2.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.4.m2.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.5.gdce.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=backprop 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=backprop -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.5.gdce.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=backprop -mllvm -hls-db-dir -mllvm /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.5.gdce.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 977 Compile/Link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 977 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 852 Unroll/Inline (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 634 Unroll/Inline (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 556 Unroll/Inline (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 554 Unroll/Inline (step 4) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 554 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 544 Array/Struct (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 544 Array/Struct (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 544 Array/Struct (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 544 Array/Struct (step 4) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 559 Array/Struct (step 5) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 559 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 544 Performance (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 544 Performance (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 544 Performance (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 595 HW Transforms (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 763 HW Transforms (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_input_layer' (data/benchmarks/backprop/backprop.c:57:0)
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_second_layer' (data/benchmarks/backprop/backprop.c:75:0)
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_output_layer' (data/benchmarks/backprop/backprop.c:93:0)
INFO: [HLS 214-178] Inlining function 'RELU' into 'backprop' (data/benchmarks/backprop/backprop.c:337:0)
INFO: [HLS 214-178] Inlining function 'soft_max' into 'backprop' (data/benchmarks/backprop/backprop.c:337:0)
INFO: [HLS 214-178] Inlining function 'take_difference' into 'backprop' (data/benchmarks/backprop/backprop.c:337:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< add_bias_to_activations_loop1> at data/benchmarks/backprop/backprop.c:48:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< take_difference_loop1> at data/benchmarks/backprop/backprop.c:114:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< soft_max_loop2> at data/benchmarks/backprop/backprop.c:27:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< soft_max_loop1> at data/benchmarks/backprop/backprop.c:22:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< RELU_loop1> at data/benchmarks/backprop/backprop.c:36:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< backprop_loop1_1> at data/benchmarks/backprop/backprop.c:359:9 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.05 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.86 seconds; current allocated memory: 234.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.469 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top backprop -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.0.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.1.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.2.prechk.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.914 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.g.1.bc to /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.o.1.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'add_bias_to_activations_loop1' (data/benchmarks/backprop/backprop.c:49:9) in function 'matrix_vector_product_with_bias_second_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 3 for loop 'add_bias_to_activations_loop1' (data/benchmarks/backprop/backprop.c:49:9) in function 'matrix_vector_product_with_bias_output_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'add_bias_to_activations_loop1' (data/benchmarks/backprop/backprop.c:49:9) in function 'matrix_vector_product_with_bias_input_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'RELU_loop1' (data/benchmarks/backprop/backprop.c:37:9) in function 'backprop'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'RELU_loop1' (data/benchmarks/backprop/backprop.c:37:9) in function 'backprop'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 3 for loop 'RELU_loop1' (data/benchmarks/backprop/backprop.c:37:9) in function 'backprop'.
INFO: [XFORM 203-102] Automatically partitioning small array 'activations3' (data/benchmarks/backprop/backprop.c:342) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dactivations3' (data/benchmarks/backprop/backprop.c:345) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'net_outputs' (data/benchmarks/backprop/backprop.c:346) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_difference' (data/benchmarks/backprop/backprop.c:348) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'activations3' (data/benchmarks/backprop/backprop.c:342) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dactivations3' (data/benchmarks/backprop/backprop.c:345) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'net_outputs' (data/benchmarks/backprop/backprop.c:346) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_difference' (data/benchmarks/backprop/backprop.c:348) in dimension 1 completely.
Command           transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.o.1.tmp.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 260.945 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.o.2.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 438.691 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.79 sec.
Command       elaborate done; 8.32 sec.
Execute       ap_eval exec zip -j /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'backprop' ...
Execute         ap_set_top_model backprop 
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l' to 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_input_layer.1' to 'matrix_vector_product_with_bias_input_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_' to 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_second_layer.1' to 'matrix_vector_product_with_bias_second_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_' to 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_output_layer.1' to 'matrix_vector_product_with_bias_output_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_oracle_activations2.1' to 'get_oracle_activations2_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_oracle_activations1.1' to 'get_oracle_activations1_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_delta_matrix_weights1.1' to 'get_delta_matrix_weights1_1'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1' to 'update_weights_1'.
Execute         get_model_list backprop -filter all-wo-channel -topdown 
Execute         preproc_iomode -model backprop 
Execute         preproc_iomode -model update_weights.1 
Execute         preproc_iomode -model get_delta_matrix_weights1.1 
Execute         preproc_iomode -model get_oracle_activations1.1 
Execute         preproc_iomode -model get_delta_matrix_weights2 
Execute         preproc_iomode -model get_oracle_activations2.1 
Execute         preproc_iomode -model get_delta_matrix_weights3 
Execute         preproc_iomode -model backprop_Pipeline_take_difference_loop1 
Execute         preproc_iomode -model backprop_Pipeline_soft_max_loop2 
Execute         preproc_iomode -model backprop_Pipeline_soft_max_loop1 
Execute         preproc_iomode -model backprop_Pipeline_RELU_loop12 
Execute         preproc_iomode -model matrix_vector_product_with_bias_output_layer.1 
Execute         preproc_iomode -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
Execute         preproc_iomode -model backprop_Pipeline_RELU_loop11 
Execute         preproc_iomode -model matrix_vector_product_with_bias_second_layer.1 
Execute         preproc_iomode -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
Execute         preproc_iomode -model backprop_Pipeline_RELU_loop1 
Execute         preproc_iomode -model matrix_vector_product_with_bias_input_layer.1 
Execute         preproc_iomode -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
Execute         preproc_iomode -model backprop_Pipeline_backprop_loop1_1 
Execute         get_model_list backprop -filter all-wo-channel 
INFO-FLOW: Model list for configure: backprop_Pipeline_backprop_loop1_1 matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l matrix_vector_product_with_bias_input_layer.1 backprop_Pipeline_RELU_loop1 matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_second_layer.1 backprop_Pipeline_RELU_loop11 matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_output_layer.1 backprop_Pipeline_RELU_loop12 backprop_Pipeline_soft_max_loop1 backprop_Pipeline_soft_max_loop2 backprop_Pipeline_take_difference_loop1 get_delta_matrix_weights3 get_oracle_activations2.1 get_delta_matrix_weights2 get_oracle_activations1.1 get_delta_matrix_weights1.1 update_weights.1 backprop
INFO-FLOW: Configuring Module : backprop_Pipeline_backprop_loop1_1 ...
Execute         set_default_model backprop_Pipeline_backprop_loop1_1 
Execute         apply_spec_resource_limit backprop_Pipeline_backprop_loop1_1 
INFO-FLOW: Configuring Module : matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l ...
Execute         set_default_model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
Execute         apply_spec_resource_limit matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
INFO-FLOW: Configuring Module : matrix_vector_product_with_bias_input_layer.1 ...
Execute         set_default_model matrix_vector_product_with_bias_input_layer.1 
Execute         apply_spec_resource_limit matrix_vector_product_with_bias_input_layer.1 
INFO-FLOW: Configuring Module : backprop_Pipeline_RELU_loop1 ...
Execute         set_default_model backprop_Pipeline_RELU_loop1 
Execute         apply_spec_resource_limit backprop_Pipeline_RELU_loop1 
INFO-FLOW: Configuring Module : matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ ...
Execute         set_default_model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
Execute         apply_spec_resource_limit matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
INFO-FLOW: Configuring Module : matrix_vector_product_with_bias_second_layer.1 ...
Execute         set_default_model matrix_vector_product_with_bias_second_layer.1 
Execute         apply_spec_resource_limit matrix_vector_product_with_bias_second_layer.1 
INFO-FLOW: Configuring Module : backprop_Pipeline_RELU_loop11 ...
Execute         set_default_model backprop_Pipeline_RELU_loop11 
Execute         apply_spec_resource_limit backprop_Pipeline_RELU_loop11 
INFO-FLOW: Configuring Module : matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ ...
Execute         set_default_model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
Execute         apply_spec_resource_limit matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
INFO-FLOW: Configuring Module : matrix_vector_product_with_bias_output_layer.1 ...
Execute         set_default_model matrix_vector_product_with_bias_output_layer.1 
Execute         apply_spec_resource_limit matrix_vector_product_with_bias_output_layer.1 
INFO-FLOW: Configuring Module : backprop_Pipeline_RELU_loop12 ...
Execute         set_default_model backprop_Pipeline_RELU_loop12 
Execute         apply_spec_resource_limit backprop_Pipeline_RELU_loop12 
INFO-FLOW: Configuring Module : backprop_Pipeline_soft_max_loop1 ...
Execute         set_default_model backprop_Pipeline_soft_max_loop1 
Execute         apply_spec_resource_limit backprop_Pipeline_soft_max_loop1 
INFO-FLOW: Configuring Module : backprop_Pipeline_soft_max_loop2 ...
Execute         set_default_model backprop_Pipeline_soft_max_loop2 
Execute         apply_spec_resource_limit backprop_Pipeline_soft_max_loop2 
INFO-FLOW: Configuring Module : backprop_Pipeline_take_difference_loop1 ...
Execute         set_default_model backprop_Pipeline_take_difference_loop1 
Execute         apply_spec_resource_limit backprop_Pipeline_take_difference_loop1 
INFO-FLOW: Configuring Module : get_delta_matrix_weights3 ...
Execute         set_default_model get_delta_matrix_weights3 
Execute         apply_spec_resource_limit get_delta_matrix_weights3 
INFO-FLOW: Configuring Module : get_oracle_activations2.1 ...
Execute         set_default_model get_oracle_activations2.1 
Execute         apply_spec_resource_limit get_oracle_activations2.1 
INFO-FLOW: Configuring Module : get_delta_matrix_weights2 ...
Execute         set_default_model get_delta_matrix_weights2 
Execute         apply_spec_resource_limit get_delta_matrix_weights2 
INFO-FLOW: Configuring Module : get_oracle_activations1.1 ...
Execute         set_default_model get_oracle_activations1.1 
Execute         apply_spec_resource_limit get_oracle_activations1.1 
INFO-FLOW: Configuring Module : get_delta_matrix_weights1.1 ...
Execute         set_default_model get_delta_matrix_weights1.1 
Execute         apply_spec_resource_limit get_delta_matrix_weights1.1 
INFO-FLOW: Configuring Module : update_weights.1 ...
Execute         set_default_model update_weights.1 
Execute         apply_spec_resource_limit update_weights.1 
INFO-FLOW: Configuring Module : backprop ...
Execute         set_default_model backprop 
Execute         apply_spec_resource_limit backprop 
INFO-FLOW: Model list for preprocess: backprop_Pipeline_backprop_loop1_1 matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l matrix_vector_product_with_bias_input_layer.1 backprop_Pipeline_RELU_loop1 matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_second_layer.1 backprop_Pipeline_RELU_loop11 matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_output_layer.1 backprop_Pipeline_RELU_loop12 backprop_Pipeline_soft_max_loop1 backprop_Pipeline_soft_max_loop2 backprop_Pipeline_take_difference_loop1 get_delta_matrix_weights3 get_oracle_activations2.1 get_delta_matrix_weights2 get_oracle_activations1.1 get_delta_matrix_weights1.1 update_weights.1 backprop
INFO-FLOW: Preprocessing Module: backprop_Pipeline_backprop_loop1_1 ...
Execute         set_default_model backprop_Pipeline_backprop_loop1_1 
Execute         cdfg_preprocess -model backprop_Pipeline_backprop_loop1_1 
Execute         rtl_gen_preprocess backprop_Pipeline_backprop_loop1_1 
INFO-FLOW: Preprocessing Module: matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l ...
Execute         set_default_model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
Execute         cdfg_preprocess -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
INFO-FLOW: Preprocessing Module: matrix_vector_product_with_bias_input_layer.1 ...
Execute         set_default_model matrix_vector_product_with_bias_input_layer.1 
Execute         cdfg_preprocess -model matrix_vector_product_with_bias_input_layer.1 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_input_layer.1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_RELU_loop1 ...
Execute         set_default_model backprop_Pipeline_RELU_loop1 
Execute         cdfg_preprocess -model backprop_Pipeline_RELU_loop1 
Execute         rtl_gen_preprocess backprop_Pipeline_RELU_loop1 
INFO-FLOW: Preprocessing Module: matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ ...
Execute         set_default_model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
Execute         cdfg_preprocess -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
INFO-FLOW: Preprocessing Module: matrix_vector_product_with_bias_second_layer.1 ...
Execute         set_default_model matrix_vector_product_with_bias_second_layer.1 
Execute         cdfg_preprocess -model matrix_vector_product_with_bias_second_layer.1 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_second_layer.1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_RELU_loop11 ...
Execute         set_default_model backprop_Pipeline_RELU_loop11 
Execute         cdfg_preprocess -model backprop_Pipeline_RELU_loop11 
Execute         rtl_gen_preprocess backprop_Pipeline_RELU_loop11 
INFO-FLOW: Preprocessing Module: matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ ...
Execute         set_default_model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
Execute         cdfg_preprocess -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
INFO-FLOW: Preprocessing Module: matrix_vector_product_with_bias_output_layer.1 ...
Execute         set_default_model matrix_vector_product_with_bias_output_layer.1 
Execute         cdfg_preprocess -model matrix_vector_product_with_bias_output_layer.1 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_output_layer.1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_RELU_loop12 ...
Execute         set_default_model backprop_Pipeline_RELU_loop12 
Execute         cdfg_preprocess -model backprop_Pipeline_RELU_loop12 
Execute         rtl_gen_preprocess backprop_Pipeline_RELU_loop12 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_soft_max_loop1 ...
Execute         set_default_model backprop_Pipeline_soft_max_loop1 
Execute         cdfg_preprocess -model backprop_Pipeline_soft_max_loop1 
Execute         rtl_gen_preprocess backprop_Pipeline_soft_max_loop1 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_soft_max_loop2 ...
Execute         set_default_model backprop_Pipeline_soft_max_loop2 
Execute         cdfg_preprocess -model backprop_Pipeline_soft_max_loop2 
Execute         rtl_gen_preprocess backprop_Pipeline_soft_max_loop2 
INFO-FLOW: Preprocessing Module: backprop_Pipeline_take_difference_loop1 ...
Execute         set_default_model backprop_Pipeline_take_difference_loop1 
Execute         cdfg_preprocess -model backprop_Pipeline_take_difference_loop1 
Execute         rtl_gen_preprocess backprop_Pipeline_take_difference_loop1 
INFO-FLOW: Preprocessing Module: get_delta_matrix_weights3 ...
Execute         set_default_model get_delta_matrix_weights3 
Execute         cdfg_preprocess -model get_delta_matrix_weights3 
Execute         rtl_gen_preprocess get_delta_matrix_weights3 
INFO-FLOW: Preprocessing Module: get_oracle_activations2.1 ...
Execute         set_default_model get_oracle_activations2.1 
Execute         cdfg_preprocess -model get_oracle_activations2.1 
Execute         rtl_gen_preprocess get_oracle_activations2.1 
INFO-FLOW: Preprocessing Module: get_delta_matrix_weights2 ...
Execute         set_default_model get_delta_matrix_weights2 
Execute         cdfg_preprocess -model get_delta_matrix_weights2 
Execute         rtl_gen_preprocess get_delta_matrix_weights2 
INFO-FLOW: Preprocessing Module: get_oracle_activations1.1 ...
Execute         set_default_model get_oracle_activations1.1 
Execute         cdfg_preprocess -model get_oracle_activations1.1 
Execute         rtl_gen_preprocess get_oracle_activations1.1 
INFO-FLOW: Preprocessing Module: get_delta_matrix_weights1.1 ...
Execute         set_default_model get_delta_matrix_weights1.1 
Execute         cdfg_preprocess -model get_delta_matrix_weights1.1 
Execute         rtl_gen_preprocess get_delta_matrix_weights1.1 
INFO-FLOW: Preprocessing Module: update_weights.1 ...
Execute         set_default_model update_weights.1 
Execute         cdfg_preprocess -model update_weights.1 
Execute         rtl_gen_preprocess update_weights.1 
INFO-FLOW: Preprocessing Module: backprop ...
Execute         set_default_model backprop 
Execute         cdfg_preprocess -model backprop 
Execute         rtl_gen_preprocess backprop 
INFO-FLOW: Model list for synthesis: backprop_Pipeline_backprop_loop1_1 matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l matrix_vector_product_with_bias_input_layer.1 backprop_Pipeline_RELU_loop1 matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_second_layer.1 backprop_Pipeline_RELU_loop11 matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_output_layer.1 backprop_Pipeline_RELU_loop12 backprop_Pipeline_soft_max_loop1 backprop_Pipeline_soft_max_loop2 backprop_Pipeline_take_difference_loop1 get_delta_matrix_weights3 get_oracle_activations2.1 get_delta_matrix_weights2 get_oracle_activations1.1 get_delta_matrix_weights1.1 update_weights.1 backprop
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_backprop_loop1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model backprop_Pipeline_backprop_loop1_1 
Execute         schedule -model backprop_Pipeline_backprop_loop1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'backprop_loop1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'backprop_loop1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 440.359 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_backprop_loop1_1.
Execute         set_default_model backprop_Pipeline_backprop_loop1_1 
Execute         bind -model backprop_Pipeline_backprop_loop1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 440.359 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_backprop_loop1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
Execute         schedule -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_bias_to_activations_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'add_bias_to_activations_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.672 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l.
Execute         set_default_model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
Execute         bind -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.672 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.bind.adb -f 
INFO-FLOW: Finish binding matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_input_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_vector_product_with_bias_input_layer.1 
Execute         schedule -model matrix_vector_product_with_bias_input_layer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 441.012 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_vector_product_with_bias_input_layer.1.
Execute         set_default_model matrix_vector_product_with_bias_input_layer.1 
Execute         bind -model matrix_vector_product_with_bias_input_layer.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 441.012 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.bind.adb -f 
INFO-FLOW: Finish binding matrix_vector_product_with_bias_input_layer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_RELU_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model backprop_Pipeline_RELU_loop1 
Execute         schedule -model backprop_Pipeline_RELU_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 31, loop 'RELU_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 441.434 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_RELU_loop1.
Execute         set_default_model backprop_Pipeline_RELU_loop1 
Execute         bind -model backprop_Pipeline_RELU_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 441.434 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_RELU_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
Execute         schedule -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_bias_to_activations_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'add_bias_to_activations_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 441.910 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_.
Execute         set_default_model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
Execute         bind -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 441.910 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.bind.adb -f 
INFO-FLOW: Finish binding matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_second_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_vector_product_with_bias_second_layer.1 
Execute         schedule -model matrix_vector_product_with_bias_second_layer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 442.207 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_vector_product_with_bias_second_layer.1.
Execute         set_default_model matrix_vector_product_with_bias_second_layer.1 
Execute         bind -model matrix_vector_product_with_bias_second_layer.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.207 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.bind.adb -f 
INFO-FLOW: Finish binding matrix_vector_product_with_bias_second_layer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_RELU_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model backprop_Pipeline_RELU_loop11 
Execute         schedule -model backprop_Pipeline_RELU_loop11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 31, loop 'RELU_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 442.652 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_RELU_loop11.
Execute         set_default_model backprop_Pipeline_RELU_loop11 
Execute         bind -model backprop_Pipeline_RELU_loop11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.652 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_RELU_loop11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
Execute         schedule -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_bias_to_activations_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' (loop 'add_bias_to_activations_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('activations2_2_write_ln50', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105) of variable 'add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105 on local variable 'activations2_2' and 'load' operation 64 bit ('activations2_2_load_1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105) on local variable 'activations2_2'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' (loop 'add_bias_to_activations_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('activations2_2_write_ln50', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105) of variable 'add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105 on local variable 'activations2_2' and 'load' operation 64 bit ('activations2_2_load_1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105) on local variable 'activations2_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'add_bias_to_activations_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 443.266 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_.
Execute         set_default_model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
Execute         bind -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 443.266 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.bind.adb -f 
INFO-FLOW: Finish binding matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_output_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_vector_product_with_bias_output_layer.1 
Execute         schedule -model matrix_vector_product_with_bias_output_layer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 443.535 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_vector_product_with_bias_output_layer.1.
Execute         set_default_model matrix_vector_product_with_bias_output_layer.1 
Execute         bind -model matrix_vector_product_with_bias_output_layer.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 443.535 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.bind.adb -f 
INFO-FLOW: Finish binding matrix_vector_product_with_bias_output_layer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_RELU_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model backprop_Pipeline_RELU_loop12 
Execute         schedule -model backprop_Pipeline_RELU_loop12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 29, Depth = 30, loop 'RELU_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 444.633 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_RELU_loop12.
Execute         set_default_model backprop_Pipeline_RELU_loop12 
Execute         bind -model backprop_Pipeline_RELU_loop12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 444.633 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_RELU_loop12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_soft_max_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model backprop_Pipeline_soft_max_loop1 
Execute         schedule -model backprop_Pipeline_soft_max_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'soft_max_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_soft_max_loop1' (loop 'soft_max_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln18', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373) of variable 'sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373 on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373 and 'load' operation 64 bit ('sum_load', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_soft_max_loop1' (loop 'soft_max_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln18', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373) of variable 'sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373 on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373 and 'load' operation 64 bit ('sum_load', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 15, loop 'soft_max_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 445.086 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_soft_max_loop1.
Execute         set_default_model backprop_Pipeline_soft_max_loop1 
Execute         bind -model backprop_Pipeline_soft_max_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 445.086 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_soft_max_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_soft_max_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model backprop_Pipeline_soft_max_loop2 
Execute         schedule -model backprop_Pipeline_soft_max_loop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'soft_max_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'soft_max_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 445.359 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_soft_max_loop2.
Execute         set_default_model backprop_Pipeline_soft_max_loop2 
Execute         bind -model backprop_Pipeline_soft_max_loop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 445.359 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_soft_max_loop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_take_difference_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model backprop_Pipeline_take_difference_loop1 
Execute         schedule -model backprop_Pipeline_take_difference_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'take_difference_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'take_difference_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 445.918 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.sched.adb -f 
INFO-FLOW: Finish scheduling backprop_Pipeline_take_difference_loop1.
Execute         set_default_model backprop_Pipeline_take_difference_loop1 
Execute         bind -model backprop_Pipeline_take_difference_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 445.918 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.bind.adb -f 
INFO-FLOW: Finish binding backprop_Pipeline_take_difference_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model get_delta_matrix_weights3 
Execute         schedule -model get_delta_matrix_weights3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 446.371 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.sched.adb -f 
INFO-FLOW: Finish scheduling get_delta_matrix_weights3.
Execute         set_default_model get_delta_matrix_weights3 
Execute         bind -model get_delta_matrix_weights3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 446.371 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.bind.adb -f 
INFO-FLOW: Finish binding get_delta_matrix_weights3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_oracle_activations2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model get_oracle_activations2.1 
Execute         schedule -model get_oracle_activations2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 446.758 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.sched.adb -f 
INFO-FLOW: Finish scheduling get_oracle_activations2.1.
Execute         set_default_model get_oracle_activations2.1 
Execute         bind -model get_oracle_activations2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 446.758 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.bind.adb -f 
INFO-FLOW: Finish binding get_oracle_activations2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model get_delta_matrix_weights2 
Execute         schedule -model get_delta_matrix_weights2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 447.227 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.sched.adb -f 
INFO-FLOW: Finish scheduling get_delta_matrix_weights2.
Execute         set_default_model get_delta_matrix_weights2 
Execute         bind -model get_delta_matrix_weights2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 447.227 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.bind.adb -f 
INFO-FLOW: Finish binding get_delta_matrix_weights2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_oracle_activations1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model get_oracle_activations1.1 
Execute         schedule -model get_oracle_activations1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 447.645 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.sched.adb -f 
INFO-FLOW: Finish scheduling get_oracle_activations1.1.
Execute         set_default_model get_oracle_activations1.1 
Execute         bind -model get_oracle_activations1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 447.645 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.bind.adb -f 
INFO-FLOW: Finish binding get_oracle_activations1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model get_delta_matrix_weights1.1 
Execute         schedule -model get_delta_matrix_weights1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 448.090 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.sched.adb -f 
INFO-FLOW: Finish scheduling get_delta_matrix_weights1.1.
Execute         set_default_model get_delta_matrix_weights1.1 
Execute         bind -model get_delta_matrix_weights1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.090 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.bind.adb -f 
INFO-FLOW: Finish binding get_delta_matrix_weights1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model update_weights.1 
Execute         schedule -model update_weights.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 451.637 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.sched.adb -f 
INFO-FLOW: Finish scheduling update_weights.1.
Execute         set_default_model update_weights.1 
Execute         bind -model update_weights.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 451.637 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.bind.adb -f 
INFO-FLOW: Finish binding update_weights.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model backprop 
Execute         schedule -model backprop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 452.258 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.sched.adb -f 
INFO-FLOW: Finish scheduling backprop.
Execute         set_default_model backprop 
Execute         bind -model backprop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 452.258 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.bind.adb -f 
INFO-FLOW: Finish binding backprop.
Execute         get_model_list backprop -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess backprop_Pipeline_backprop_loop1_1 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_input_layer.1 
Execute         rtl_gen_preprocess backprop_Pipeline_RELU_loop1 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_second_layer.1 
Execute         rtl_gen_preprocess backprop_Pipeline_RELU_loop11 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ 
Execute         rtl_gen_preprocess matrix_vector_product_with_bias_output_layer.1 
Execute         rtl_gen_preprocess backprop_Pipeline_RELU_loop12 
Execute         rtl_gen_preprocess backprop_Pipeline_soft_max_loop1 
Execute         rtl_gen_preprocess backprop_Pipeline_soft_max_loop2 
Execute         rtl_gen_preprocess backprop_Pipeline_take_difference_loop1 
Execute         rtl_gen_preprocess get_delta_matrix_weights3 
Execute         rtl_gen_preprocess get_oracle_activations2.1 
Execute         rtl_gen_preprocess get_delta_matrix_weights2 
Execute         rtl_gen_preprocess get_oracle_activations1.1 
Execute         rtl_gen_preprocess get_delta_matrix_weights1.1 
Execute         rtl_gen_preprocess update_weights.1 
Execute         rtl_gen_preprocess backprop 
INFO-FLOW: Model list for RTL generation: backprop_Pipeline_backprop_loop1_1 matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l matrix_vector_product_with_bias_input_layer.1 backprop_Pipeline_RELU_loop1 matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_second_layer.1 backprop_Pipeline_RELU_loop11 matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_output_layer.1 backprop_Pipeline_RELU_loop12 backprop_Pipeline_soft_max_loop1 backprop_Pipeline_soft_max_loop2 backprop_Pipeline_take_difference_loop1 get_delta_matrix_weights3 get_oracle_activations2.1 get_delta_matrix_weights2 get_oracle_activations1.1 get_delta_matrix_weights1.1 update_weights.1 backprop
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_backprop_loop1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model backprop_Pipeline_backprop_loop1_1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_backprop_loop1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 452.500 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl backprop_Pipeline_backprop_loop1_1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_backprop_Pipeline_backprop_loop1_1 
Execute         gen_rtl backprop_Pipeline_backprop_loop1_1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_backprop_Pipeline_backprop_loop1_1 
Execute         syn_report -csynth -model backprop_Pipeline_backprop_loop1_1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_backprop_loop1_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model backprop_Pipeline_backprop_loop1_1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_backprop_loop1_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model backprop_Pipeline_backprop_loop1_1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model backprop_Pipeline_backprop_loop1_1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.adb 
Execute         db_write -model backprop_Pipeline_backprop_loop1_1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info backprop_Pipeline_backprop_loop1_1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l' pipeline 'add_bias_to_activations_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 453.645 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l 
Execute         gen_rtl matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l 
Execute         syn_report -csynth -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.adb 
Execute         db_write -model matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_input_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrix_vector_product_with_bias_input_layer.1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_input_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 454.664 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_vector_product_with_bias_input_layer.1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_matrix_vector_product_with_bias_input_layer_1 
Execute         gen_rtl matrix_vector_product_with_bias_input_layer.1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_matrix_vector_product_with_bias_input_layer_1 
Execute         syn_report -csynth -model matrix_vector_product_with_bias_input_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_input_layer_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model matrix_vector_product_with_bias_input_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_input_layer_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model matrix_vector_product_with_bias_input_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model matrix_vector_product_with_bias_input_layer.1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.adb 
Execute         db_write -model matrix_vector_product_with_bias_input_layer.1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_vector_product_with_bias_input_layer.1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_RELU_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model backprop_Pipeline_RELU_loop1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_RELU_loop1' pipeline 'RELU_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_RELU_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 456.414 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl backprop_Pipeline_RELU_loop1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_backprop_Pipeline_RELU_loop1 
Execute         gen_rtl backprop_Pipeline_RELU_loop1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_backprop_Pipeline_RELU_loop1 
Execute         syn_report -csynth -model backprop_Pipeline_RELU_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_RELU_loop1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model backprop_Pipeline_RELU_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_RELU_loop1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model backprop_Pipeline_RELU_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model backprop_Pipeline_RELU_loop1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.adb 
Execute         db_write -model backprop_Pipeline_RELU_loop1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info backprop_Pipeline_RELU_loop1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s' pipeline 'add_bias_to_activations_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 457.582 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s 
Execute         gen_rtl matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s 
Execute         syn_report -csynth -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.adb 
Execute         db_write -model matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_second_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrix_vector_product_with_bias_second_layer.1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_second_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 458.555 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_vector_product_with_bias_second_layer.1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_matrix_vector_product_with_bias_second_layer_1 
Execute         gen_rtl matrix_vector_product_with_bias_second_layer.1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_matrix_vector_product_with_bias_second_layer_1 
Execute         syn_report -csynth -model matrix_vector_product_with_bias_second_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_second_layer_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model matrix_vector_product_with_bias_second_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_second_layer_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model matrix_vector_product_with_bias_second_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model matrix_vector_product_with_bias_second_layer.1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.adb 
Execute         db_write -model matrix_vector_product_with_bias_second_layer.1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_vector_product_with_bias_second_layer.1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_RELU_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model backprop_Pipeline_RELU_loop11 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_RELU_loop11' pipeline 'RELU_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_RELU_loop11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 460.145 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl backprop_Pipeline_RELU_loop11 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_backprop_Pipeline_RELU_loop11 
Execute         gen_rtl backprop_Pipeline_RELU_loop11 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_backprop_Pipeline_RELU_loop11 
Execute         syn_report -csynth -model backprop_Pipeline_RELU_loop11 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_RELU_loop11_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model backprop_Pipeline_RELU_loop11 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_RELU_loop11_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model backprop_Pipeline_RELU_loop11 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model backprop_Pipeline_RELU_loop11 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.adb 
Execute         db_write -model backprop_Pipeline_RELU_loop11 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info backprop_Pipeline_RELU_loop11 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' pipeline 'add_bias_to_activations_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 461.371 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s 
Execute         gen_rtl matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s 
Execute         syn_report -csynth -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.adb 
Execute         db_write -model matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_output_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrix_vector_product_with_bias_output_layer.1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_output_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 462.832 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_vector_product_with_bias_output_layer.1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_matrix_vector_product_with_bias_output_layer_1 
Execute         gen_rtl matrix_vector_product_with_bias_output_layer.1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_matrix_vector_product_with_bias_output_layer_1 
Execute         syn_report -csynth -model matrix_vector_product_with_bias_output_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_output_layer_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model matrix_vector_product_with_bias_output_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/matrix_vector_product_with_bias_output_layer_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model matrix_vector_product_with_bias_output_layer.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model matrix_vector_product_with_bias_output_layer.1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.adb 
Execute         db_write -model matrix_vector_product_with_bias_output_layer.1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_vector_product_with_bias_output_layer.1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_RELU_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model backprop_Pipeline_RELU_loop12 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_RELU_loop12' pipeline 'RELU_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_RELU_loop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 464.758 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl backprop_Pipeline_RELU_loop12 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_backprop_Pipeline_RELU_loop12 
Execute         gen_rtl backprop_Pipeline_RELU_loop12 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_backprop_Pipeline_RELU_loop12 
Execute         syn_report -csynth -model backprop_Pipeline_RELU_loop12 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_RELU_loop12_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model backprop_Pipeline_RELU_loop12 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_RELU_loop12_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model backprop_Pipeline_RELU_loop12 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model backprop_Pipeline_RELU_loop12 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.adb 
Execute         db_write -model backprop_Pipeline_RELU_loop12 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info backprop_Pipeline_RELU_loop12 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_soft_max_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model backprop_Pipeline_soft_max_loop1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_soft_max_loop1' pipeline 'soft_max_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_soft_max_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 466.500 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl backprop_Pipeline_soft_max_loop1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_backprop_Pipeline_soft_max_loop1 
Execute         gen_rtl backprop_Pipeline_soft_max_loop1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_backprop_Pipeline_soft_max_loop1 
Execute         syn_report -csynth -model backprop_Pipeline_soft_max_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_soft_max_loop1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model backprop_Pipeline_soft_max_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_soft_max_loop1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model backprop_Pipeline_soft_max_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model backprop_Pipeline_soft_max_loop1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.adb 
Execute         db_write -model backprop_Pipeline_soft_max_loop1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info backprop_Pipeline_soft_max_loop1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_soft_max_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model backprop_Pipeline_soft_max_loop2 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_soft_max_loop2' pipeline 'soft_max_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_soft_max_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 467.965 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl backprop_Pipeline_soft_max_loop2 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_backprop_Pipeline_soft_max_loop2 
Execute         gen_rtl backprop_Pipeline_soft_max_loop2 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_backprop_Pipeline_soft_max_loop2 
Execute         syn_report -csynth -model backprop_Pipeline_soft_max_loop2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_soft_max_loop2_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model backprop_Pipeline_soft_max_loop2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_soft_max_loop2_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model backprop_Pipeline_soft_max_loop2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model backprop_Pipeline_soft_max_loop2 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.adb 
Execute         db_write -model backprop_Pipeline_soft_max_loop2 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info backprop_Pipeline_soft_max_loop2 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_take_difference_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model backprop_Pipeline_take_difference_loop1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_take_difference_loop1' pipeline 'take_difference_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_take_difference_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 469.586 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl backprop_Pipeline_take_difference_loop1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_backprop_Pipeline_take_difference_loop1 
Execute         gen_rtl backprop_Pipeline_take_difference_loop1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_backprop_Pipeline_take_difference_loop1 
Execute         syn_report -csynth -model backprop_Pipeline_take_difference_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_take_difference_loop1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model backprop_Pipeline_take_difference_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_Pipeline_take_difference_loop1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model backprop_Pipeline_take_difference_loop1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model backprop_Pipeline_take_difference_loop1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.adb 
Execute         db_write -model backprop_Pipeline_take_difference_loop1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info backprop_Pipeline_take_difference_loop1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model get_delta_matrix_weights3 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 470.984 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl get_delta_matrix_weights3 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_get_delta_matrix_weights3 
Execute         gen_rtl get_delta_matrix_weights3 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_get_delta_matrix_weights3 
Execute         syn_report -csynth -model get_delta_matrix_weights3 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_delta_matrix_weights3_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model get_delta_matrix_weights3 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_delta_matrix_weights3_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model get_delta_matrix_weights3 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model get_delta_matrix_weights3 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.adb 
Execute         db_write -model get_delta_matrix_weights3 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info get_delta_matrix_weights3 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_oracle_activations2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model get_oracle_activations2.1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_oracle_activations2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 472.242 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl get_oracle_activations2.1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_get_oracle_activations2_1 
Execute         gen_rtl get_oracle_activations2.1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_get_oracle_activations2_1 
Execute         syn_report -csynth -model get_oracle_activations2.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_oracle_activations2_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model get_oracle_activations2.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_oracle_activations2_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model get_oracle_activations2.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model get_oracle_activations2.1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.adb 
Execute         db_write -model get_oracle_activations2.1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info get_oracle_activations2.1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model get_delta_matrix_weights2 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 473.426 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl get_delta_matrix_weights2 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_get_delta_matrix_weights2 
Execute         gen_rtl get_delta_matrix_weights2 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_get_delta_matrix_weights2 
Execute         syn_report -csynth -model get_delta_matrix_weights2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_delta_matrix_weights2_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model get_delta_matrix_weights2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_delta_matrix_weights2_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model get_delta_matrix_weights2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model get_delta_matrix_weights2 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.adb 
Execute         db_write -model get_delta_matrix_weights2 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info get_delta_matrix_weights2 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_oracle_activations1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model get_oracle_activations1.1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_oracle_activations1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 474.578 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl get_oracle_activations1.1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_get_oracle_activations1_1 
Execute         gen_rtl get_oracle_activations1.1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_get_oracle_activations1_1 
Execute         syn_report -csynth -model get_oracle_activations1.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_oracle_activations1_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model get_oracle_activations1.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_oracle_activations1_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model get_oracle_activations1.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model get_oracle_activations1.1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.adb 
Execute         db_write -model get_oracle_activations1.1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info get_oracle_activations1.1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model get_delta_matrix_weights1.1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 475.719 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl get_delta_matrix_weights1.1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_get_delta_matrix_weights1_1 
Execute         gen_rtl get_delta_matrix_weights1.1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_get_delta_matrix_weights1_1 
Execute         syn_report -csynth -model get_delta_matrix_weights1.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_delta_matrix_weights1_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model get_delta_matrix_weights1.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/get_delta_matrix_weights1_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model get_delta_matrix_weights1.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model get_delta_matrix_weights1.1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.adb 
Execute         db_write -model get_delta_matrix_weights1.1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info get_delta_matrix_weights1.1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model update_weights.1 -top_prefix backprop_ -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 480.941 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl update_weights.1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop_update_weights_1 
Execute         gen_rtl update_weights.1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop_update_weights_1 
Execute         syn_report -csynth -model update_weights.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/update_weights_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model update_weights.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/update_weights_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model update_weights.1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model update_weights.1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.adb 
Execute         db_write -model update_weights.1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info update_weights.1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model backprop -top_prefix  -sub_prefix backprop_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/training_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/training_targets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backprop' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop'.
INFO: [RTMG 210-278] Implementing memory 'backprop_activations1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_dactivations1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights3_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 489.910 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         gen_rtl backprop -istop -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/vhdl/backprop 
Execute         gen_rtl backprop -istop -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/verilog/backprop 
Execute         syn_report -csynth -model backprop -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model backprop -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/backprop_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model backprop -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model backprop -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.adb 
Execute         db_write -model backprop -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info backprop -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop 
Execute         export_constraint_db -f -tool general -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.constraint.tcl 
Execute         syn_report -designview -model backprop -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.design.xml 
Execute         syn_report -csynthDesign -model backprop -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth.rpt -MHOut /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -wcfg -model backprop -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model backprop -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.protoinst 
Execute         sc_get_clocks backprop 
Execute         sc_get_portdomain backprop 
INFO-FLOW: Model list for RTL component generation: backprop_Pipeline_backprop_loop1_1 matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l matrix_vector_product_with_bias_input_layer.1 backprop_Pipeline_RELU_loop1 matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_second_layer.1 backprop_Pipeline_RELU_loop11 matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ matrix_vector_product_with_bias_output_layer.1 backprop_Pipeline_RELU_loop12 backprop_Pipeline_soft_max_loop1 backprop_Pipeline_soft_max_loop2 backprop_Pipeline_take_difference_loop1 get_delta_matrix_weights3 get_oracle_activations2.1 get_delta_matrix_weights2 get_oracle_activations1.1 get_delta_matrix_weights1.1 update_weights.1 backprop
INFO-FLOW: Handling components in module [backprop_Pipeline_backprop_loop1_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_vector_product_with_bias_input_layer_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.compgen.tcl 
INFO-FLOW: Handling components in module [backprop_Pipeline_RELU_loop1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_vector_product_with_bias_second_layer_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.compgen.tcl 
INFO-FLOW: Handling components in module [backprop_Pipeline_RELU_loop11] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.compgen.tcl 
INFO-FLOW: Found component backprop_mux_3_2_64_1_1.
INFO-FLOW: Append model backprop_mux_3_2_64_1_1
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_vector_product_with_bias_output_layer_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.compgen.tcl 
INFO-FLOW: Handling components in module [backprop_Pipeline_RELU_loop12] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_soft_max_loop1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_soft_max_loop2] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backprop_Pipeline_take_difference_loop1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.compgen.tcl 
INFO-FLOW: Found component backprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [get_delta_matrix_weights3] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.compgen.tcl 
INFO-FLOW: Handling components in module [get_oracle_activations2_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.compgen.tcl 
INFO-FLOW: Handling components in module [get_delta_matrix_weights2] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.compgen.tcl 
INFO-FLOW: Handling components in module [get_oracle_activations1_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.compgen.tcl 
INFO-FLOW: Handling components in module [get_delta_matrix_weights1_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.compgen.tcl 
INFO-FLOW: Handling components in module [update_weights_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.compgen.tcl 
INFO-FLOW: Found component backprop_dsqrt_64ns_64ns_64_12_no_dsp_1.
INFO-FLOW: Append model backprop_dsqrt_64ns_64ns_64_12_no_dsp_1
INFO-FLOW: Handling components in module [backprop] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.compgen.tcl 
INFO-FLOW: Found component backprop_dadddsub_64ns_64ns_64_4_full_dsp_1.
INFO-FLOW: Append model backprop_dadddsub_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: Found component backprop_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model backprop_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component backprop_dadd_64ns_64ns_64_4_full_dsp_1.
INFO-FLOW: Append model backprop_dadd_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: Found component backprop_ddiv_64ns_64ns_64_14_no_dsp_1.
INFO-FLOW: Append model backprop_ddiv_64ns_64ns_64_14_no_dsp_1
INFO-FLOW: Found component backprop_dexp_64ns_64ns_64_10_full_dsp_1.
INFO-FLOW: Append model backprop_dexp_64ns_64ns_64_10_full_dsp_1
INFO-FLOW: Found component backprop_activations1_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_activations1_RAM_AUTO_1R1W
INFO-FLOW: Found component backprop_dactivations1_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_dactivations1_RAM_AUTO_1R1W
INFO-FLOW: Found component backprop_delta_weights1_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_delta_weights1_RAM_AUTO_1R1W
INFO-FLOW: Found component backprop_delta_weights2_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_delta_weights2_RAM_AUTO_1R1W
INFO-FLOW: Found component backprop_delta_weights3_RAM_AUTO_1R1W.
INFO-FLOW: Append model backprop_delta_weights3_RAM_AUTO_1R1W
INFO-FLOW: Append model backprop_Pipeline_backprop_loop1_1
INFO-FLOW: Append model matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l
INFO-FLOW: Append model matrix_vector_product_with_bias_input_layer_1
INFO-FLOW: Append model backprop_Pipeline_RELU_loop1
INFO-FLOW: Append model matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s
INFO-FLOW: Append model matrix_vector_product_with_bias_second_layer_1
INFO-FLOW: Append model backprop_Pipeline_RELU_loop11
INFO-FLOW: Append model matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s
INFO-FLOW: Append model matrix_vector_product_with_bias_output_layer_1
INFO-FLOW: Append model backprop_Pipeline_RELU_loop12
INFO-FLOW: Append model backprop_Pipeline_soft_max_loop1
INFO-FLOW: Append model backprop_Pipeline_soft_max_loop2
INFO-FLOW: Append model backprop_Pipeline_take_difference_loop1
INFO-FLOW: Append model get_delta_matrix_weights3
INFO-FLOW: Append model get_oracle_activations2_1
INFO-FLOW: Append model get_delta_matrix_weights2
INFO-FLOW: Append model get_oracle_activations1_1
INFO-FLOW: Append model get_delta_matrix_weights1_1
INFO-FLOW: Append model update_weights_1
INFO-FLOW: Append model backprop
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_mux_3_2_64_1_1 backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_flow_control_loop_pipe_sequential_init backprop_dsqrt_64ns_64ns_64_12_no_dsp_1 backprop_dadddsub_64ns_64ns_64_4_full_dsp_1 backprop_dmul_64ns_64ns_64_4_max_dsp_1 backprop_dadd_64ns_64ns_64_4_full_dsp_1 backprop_ddiv_64ns_64ns_64_14_no_dsp_1 backprop_dexp_64ns_64ns_64_10_full_dsp_1 backprop_activations1_RAM_AUTO_1R1W backprop_dactivations1_RAM_AUTO_1R1W backprop_delta_weights1_RAM_AUTO_1R1W backprop_delta_weights2_RAM_AUTO_1R1W backprop_delta_weights3_RAM_AUTO_1R1W backprop_Pipeline_backprop_loop1_1 matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l matrix_vector_product_with_bias_input_layer_1 backprop_Pipeline_RELU_loop1 matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s matrix_vector_product_with_bias_second_layer_1 backprop_Pipeline_RELU_loop11 matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s matrix_vector_product_with_bias_output_layer_1 backprop_Pipeline_RELU_loop12 backprop_Pipeline_soft_max_loop1 backprop_Pipeline_soft_max_loop2 backprop_Pipeline_take_difference_loop1 get_delta_matrix_weights3 get_oracle_activations2_1 get_delta_matrix_weights2 get_oracle_activations1_1 get_delta_matrix_weights1_1 update_weights_1 backprop
INFO-FLOW: Generating /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_mux_3_2_64_1_1
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model backprop_dsqrt_64ns_64ns_64_12_no_dsp_1
INFO-FLOW: To file: write model backprop_dadddsub_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: To file: write model backprop_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model backprop_dadd_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: To file: write model backprop_ddiv_64ns_64ns_64_14_no_dsp_1
INFO-FLOW: To file: write model backprop_dexp_64ns_64ns_64_10_full_dsp_1
INFO-FLOW: To file: write model backprop_activations1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_dactivations1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_delta_weights1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_delta_weights2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_delta_weights3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model backprop_Pipeline_backprop_loop1_1
INFO-FLOW: To file: write model matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l
INFO-FLOW: To file: write model matrix_vector_product_with_bias_input_layer_1
INFO-FLOW: To file: write model backprop_Pipeline_RELU_loop1
INFO-FLOW: To file: write model matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s
INFO-FLOW: To file: write model matrix_vector_product_with_bias_second_layer_1
INFO-FLOW: To file: write model backprop_Pipeline_RELU_loop11
INFO-FLOW: To file: write model matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s
INFO-FLOW: To file: write model matrix_vector_product_with_bias_output_layer_1
INFO-FLOW: To file: write model backprop_Pipeline_RELU_loop12
INFO-FLOW: To file: write model backprop_Pipeline_soft_max_loop1
INFO-FLOW: To file: write model backprop_Pipeline_soft_max_loop2
INFO-FLOW: To file: write model backprop_Pipeline_take_difference_loop1
INFO-FLOW: To file: write model get_delta_matrix_weights3
INFO-FLOW: To file: write model get_oracle_activations2_1
INFO-FLOW: To file: write model get_delta_matrix_weights2
INFO-FLOW: To file: write model get_oracle_activations1_1
INFO-FLOW: To file: write model get_delta_matrix_weights1_1
INFO-FLOW: To file: write model update_weights_1
INFO-FLOW: To file: write model backprop
INFO-FLOW: Generating /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/vhdl' dstVlogDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/vlog' tclDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db' modelList='backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_mux_3_2_64_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_dsqrt_64ns_64ns_64_12_no_dsp_1
backprop_dadddsub_64ns_64ns_64_4_full_dsp_1
backprop_dmul_64ns_64ns_64_4_max_dsp_1
backprop_dadd_64ns_64ns_64_4_full_dsp_1
backprop_ddiv_64ns_64ns_64_14_no_dsp_1
backprop_dexp_64ns_64ns_64_10_full_dsp_1
backprop_activations1_RAM_AUTO_1R1W
backprop_dactivations1_RAM_AUTO_1R1W
backprop_delta_weights1_RAM_AUTO_1R1W
backprop_delta_weights2_RAM_AUTO_1R1W
backprop_delta_weights3_RAM_AUTO_1R1W
backprop_Pipeline_backprop_loop1_1
matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l
matrix_vector_product_with_bias_input_layer_1
backprop_Pipeline_RELU_loop1
matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s
matrix_vector_product_with_bias_second_layer_1
backprop_Pipeline_RELU_loop11
matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s
matrix_vector_product_with_bias_output_layer_1
backprop_Pipeline_RELU_loop12
backprop_Pipeline_soft_max_loop1
backprop_Pipeline_soft_max_loop2
backprop_Pipeline_take_difference_loop1
get_delta_matrix_weights3
get_oracle_activations2_1
get_delta_matrix_weights2
get_oracle_activations1_1
get_delta_matrix_weights1_1
update_weights_1
backprop
' expOnly='0'
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 494.184 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='backprop_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_mux_3_2_64_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_dsqrt_64ns_64ns_64_12_no_dsp_1
backprop_dadddsub_64ns_64ns_64_4_full_dsp_1
backprop_dmul_64ns_64ns_64_4_max_dsp_1
backprop_dadd_64ns_64ns_64_4_full_dsp_1
backprop_ddiv_64ns_64ns_64_14_no_dsp_1
backprop_dexp_64ns_64ns_64_10_full_dsp_1
backprop_activations1_RAM_AUTO_1R1W
backprop_dactivations1_RAM_AUTO_1R1W
backprop_delta_weights1_RAM_AUTO_1R1W
backprop_delta_weights2_RAM_AUTO_1R1W
backprop_delta_weights3_RAM_AUTO_1R1W
backprop_Pipeline_backprop_loop1_1
matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l
matrix_vector_product_with_bias_input_layer_1
backprop_Pipeline_RELU_loop1
matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s
matrix_vector_product_with_bias_second_layer_1
backprop_Pipeline_RELU_loop11
matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s
matrix_vector_product_with_bias_output_layer_1
backprop_Pipeline_RELU_loop12
backprop_Pipeline_soft_max_loop1
backprop_Pipeline_soft_max_loop2
backprop_Pipeline_take_difference_loop1
get_delta_matrix_weights3
get_oracle_activations2_1
get_delta_matrix_weights2
get_oracle_activations1_1
get_delta_matrix_weights1_1
update_weights_1
backprop
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/top-io-be.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.compgen.dataonly.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.constraint.tcl 
Execute         sc_get_clocks backprop 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST backprop MODULE2INSTS {backprop backprop backprop_Pipeline_backprop_loop1_1 grp_backprop_Pipeline_backprop_loop1_1_fu_246 matrix_vector_product_with_bias_input_layer_1 grp_matrix_vector_product_with_bias_input_layer_1_fu_258 matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134 backprop_Pipeline_RELU_loop1 grp_backprop_Pipeline_RELU_loop1_fu_270 matrix_vector_product_with_bias_second_layer_1 grp_matrix_vector_product_with_bias_second_layer_1_fu_276 matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113 backprop_Pipeline_RELU_loop11 grp_backprop_Pipeline_RELU_loop11_fu_286 matrix_vector_product_with_bias_output_layer_1 grp_matrix_vector_product_with_bias_output_layer_1_fu_292 matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159 backprop_Pipeline_RELU_loop12 grp_backprop_Pipeline_RELU_loop12_fu_304 backprop_Pipeline_soft_max_loop1 grp_backprop_Pipeline_soft_max_loop1_fu_320 backprop_Pipeline_soft_max_loop2 grp_backprop_Pipeline_soft_max_loop2_fu_328 backprop_Pipeline_take_difference_loop1 grp_backprop_Pipeline_take_difference_loop1_fu_342 get_delta_matrix_weights3 grp_get_delta_matrix_weights3_fu_361 get_oracle_activations2_1 grp_get_oracle_activations2_1_fu_370 get_delta_matrix_weights2 grp_get_delta_matrix_weights2_fu_381 get_oracle_activations1_1 grp_get_oracle_activations1_1_fu_388 get_delta_matrix_weights1_1 grp_get_delta_matrix_weights1_1_fu_397 update_weights_1 grp_update_weights_1_fu_406} INST2MODULE {backprop backprop grp_backprop_Pipeline_backprop_loop1_1_fu_246 backprop_Pipeline_backprop_loop1_1 grp_matrix_vector_product_with_bias_input_layer_1_fu_258 matrix_vector_product_with_bias_input_layer_1 grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134 matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l grp_backprop_Pipeline_RELU_loop1_fu_270 backprop_Pipeline_RELU_loop1 grp_matrix_vector_product_with_bias_second_layer_1_fu_276 matrix_vector_product_with_bias_second_layer_1 grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113 matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s grp_backprop_Pipeline_RELU_loop11_fu_286 backprop_Pipeline_RELU_loop11 grp_matrix_vector_product_with_bias_output_layer_1_fu_292 matrix_vector_product_with_bias_output_layer_1 grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159 matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s grp_backprop_Pipeline_RELU_loop12_fu_304 backprop_Pipeline_RELU_loop12 grp_backprop_Pipeline_soft_max_loop1_fu_320 backprop_Pipeline_soft_max_loop1 grp_backprop_Pipeline_soft_max_loop2_fu_328 backprop_Pipeline_soft_max_loop2 grp_backprop_Pipeline_take_difference_loop1_fu_342 backprop_Pipeline_take_difference_loop1 grp_get_delta_matrix_weights3_fu_361 get_delta_matrix_weights3 grp_get_oracle_activations2_1_fu_370 get_oracle_activations2_1 grp_get_delta_matrix_weights2_fu_381 get_delta_matrix_weights2 grp_get_oracle_activations1_1_fu_388 get_oracle_activations1_1 grp_get_delta_matrix_weights1_1_fu_397 get_delta_matrix_weights1_1 grp_update_weights_1_fu_406 update_weights_1} INSTDATA {backprop {DEPTH 1 CHILDREN {grp_backprop_Pipeline_backprop_loop1_1_fu_246 grp_matrix_vector_product_with_bias_input_layer_1_fu_258 grp_backprop_Pipeline_RELU_loop1_fu_270 grp_matrix_vector_product_with_bias_second_layer_1_fu_276 grp_backprop_Pipeline_RELU_loop11_fu_286 grp_matrix_vector_product_with_bias_output_layer_1_fu_292 grp_backprop_Pipeline_RELU_loop12_fu_304 grp_backprop_Pipeline_soft_max_loop1_fu_320 grp_backprop_Pipeline_soft_max_loop2_fu_328 grp_backprop_Pipeline_take_difference_loop1_fu_342 grp_get_delta_matrix_weights3_fu_361 grp_get_oracle_activations2_1_fu_370 grp_get_delta_matrix_weights2_fu_381 grp_get_oracle_activations1_1_fu_388 grp_get_delta_matrix_weights1_1_fu_397 grp_update_weights_1_fu_406}} grp_backprop_Pipeline_backprop_loop1_1_fu_246 {DEPTH 2 CHILDREN {}} grp_matrix_vector_product_with_bias_input_layer_1_fu_258 {DEPTH 2 CHILDREN grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134} grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134 {DEPTH 3 CHILDREN {}} grp_backprop_Pipeline_RELU_loop1_fu_270 {DEPTH 2 CHILDREN {}} grp_matrix_vector_product_with_bias_second_layer_1_fu_276 {DEPTH 2 CHILDREN grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113} grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113 {DEPTH 3 CHILDREN {}} grp_backprop_Pipeline_RELU_loop11_fu_286 {DEPTH 2 CHILDREN {}} grp_matrix_vector_product_with_bias_output_layer_1_fu_292 {DEPTH 2 CHILDREN grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159} grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159 {DEPTH 3 CHILDREN {}} grp_backprop_Pipeline_RELU_loop12_fu_304 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_soft_max_loop1_fu_320 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_soft_max_loop2_fu_328 {DEPTH 2 CHILDREN {}} grp_backprop_Pipeline_take_difference_loop1_fu_342 {DEPTH 2 CHILDREN {}} grp_get_delta_matrix_weights3_fu_361 {DEPTH 2 CHILDREN {}} grp_get_oracle_activations2_1_fu_370 {DEPTH 2 CHILDREN {}} grp_get_delta_matrix_weights2_fu_381 {DEPTH 2 CHILDREN {}} grp_get_oracle_activations1_1_fu_388 {DEPTH 2 CHILDREN {}} grp_get_delta_matrix_weights1_1_fu_397 {DEPTH 2 CHILDREN {}} grp_update_weights_1_fu_406 {DEPTH 2 CHILDREN {}}} MODULEDATA {backprop_Pipeline_backprop_loop1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_fu_166_p2 SOURCE data/benchmarks/backprop/backprop.c:359 VARIABLE add_ln359 LOOP backprop_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_88_p2 SOURCE data/benchmarks/backprop/backprop.c:48 VARIABLE add_ln48 LOOP add_bias_to_activations_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_vector_product_with_bias_input_layer_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_167_p2 SOURCE data/benchmarks/backprop/backprop.c:60 VARIABLE add_ln60_1 LOOP matrix_vector_product_with_bias_input_layer_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_179_p2 SOURCE data/benchmarks/backprop/backprop.c:60 VARIABLE add_ln60 LOOP matrix_vector_product_with_bias_input_layer_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_196_p2 SOURCE data/benchmarks/backprop/backprop.c:64 VARIABLE add_ln64 LOOP matrix_vector_product_with_bias_input_layer_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_210_p2 SOURCE data/benchmarks/backprop/backprop.c:66 VARIABLE add_ln66 LOOP matrix_vector_product_with_bias_input_layer_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_215_p2 SOURCE data/benchmarks/backprop/backprop.c:66 VARIABLE add_ln66_1 LOOP matrix_vector_product_with_bias_input_layer_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_RELU_loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_110_p2 SOURCE data/benchmarks/backprop/backprop.c:36 VARIABLE add_ln36 LOOP RELU_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_88_p2 SOURCE data/benchmarks/backprop/backprop.c:48 VARIABLE add_ln48 LOOP add_bias_to_activations_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_vector_product_with_bias_second_layer_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_145_p2 SOURCE data/benchmarks/backprop/backprop.c:78 VARIABLE add_ln78 LOOP matrix_vector_product_with_bias_second_layer_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_174_p2 SOURCE data/benchmarks/backprop/backprop.c:82 VARIABLE add_ln82 LOOP matrix_vector_product_with_bias_second_layer_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_184_p2 SOURCE data/benchmarks/backprop/backprop.c:84 VARIABLE add_ln84 LOOP matrix_vector_product_with_bias_second_layer_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_RELU_loop11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_110_p2 SOURCE data/benchmarks/backprop/backprop.c:36 VARIABLE add_ln36 LOOP RELU_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_151_p2 SOURCE data/benchmarks/backprop/backprop.c:48 VARIABLE add_ln48 LOOP add_bias_to_activations_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_vector_product_with_bias_output_layer_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_210_p2 SOURCE data/benchmarks/backprop/backprop.c:96 VARIABLE add_ln96 LOOP matrix_vector_product_with_bias_output_layer_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_242_p2 SOURCE data/benchmarks/backprop/backprop.c:100 VARIABLE add_ln100 LOOP matrix_vector_product_with_bias_output_layer_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_257_p2 SOURCE data/benchmarks/backprop/backprop.c:102 VARIABLE add_ln102 LOOP matrix_vector_product_with_bias_output_layer_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_RELU_loop12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_236_p2 SOURCE data/benchmarks/backprop/backprop.c:36 VARIABLE add_ln36 LOOP RELU_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_soft_max_loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_105_p2 SOURCE data/benchmarks/backprop/backprop.c:22 VARIABLE add_ln22 LOOP soft_max_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_soft_max_loop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_171_p2 SOURCE data/benchmarks/backprop/backprop.c:27 VARIABLE add_ln27 LOOP soft_max_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop_Pipeline_take_difference_loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_215_p2 SOURCE data/benchmarks/backprop/backprop.c:114 VARIABLE add_ln114 LOOP take_difference_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_225_p2 SOURCE data/benchmarks/backprop/backprop.c:116 VARIABLE add_ln116 LOOP take_difference_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} get_delta_matrix_weights3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_122_p2 SOURCE data/benchmarks/backprop/backprop.c:125 VARIABLE add_ln125 LOOP get_delta_matrix_weights3_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_52_fu_147_p2 SOURCE data/benchmarks/backprop/backprop.c:125 VARIABLE empty_52 LOOP get_delta_matrix_weights3_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_159_p2 SOURCE data/benchmarks/backprop/backprop.c:128 VARIABLE add_ln128 LOOP get_delta_matrix_weights3_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_179_p2 SOURCE data/benchmarks/backprop/backprop.c:130 VARIABLE add_ln130 LOOP get_delta_matrix_weights3_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} get_oracle_activations2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_167_p2 SOURCE data/benchmarks/backprop/backprop.c:141 VARIABLE add_ln141 LOOP get_oracle_activations2_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_51_fu_194_p2 SOURCE data/benchmarks/backprop/backprop.c:141 VARIABLE empty_51 LOOP get_oracle_activations2_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_206_p2 SOURCE data/benchmarks/backprop/backprop.c:145 VARIABLE add_ln145 LOOP get_oracle_activations2_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_225_p2 SOURCE data/benchmarks/backprop/backprop.c:147 VARIABLE add_ln147 LOOP get_oracle_activations2_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} get_delta_matrix_weights2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_103_p2 SOURCE data/benchmarks/backprop/backprop.c:158 VARIABLE add_ln158 LOOP get_delta_matrix_weights2_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_131_p2 SOURCE data/benchmarks/backprop/backprop.c:161 VARIABLE add_ln161 LOOP get_delta_matrix_weights2_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_146_p2 SOURCE data/benchmarks/backprop/backprop.c:163 VARIABLE add_ln163 LOOP get_delta_matrix_weights2_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} get_oracle_activations1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_150_p2 SOURCE data/benchmarks/backprop/backprop.c:174 VARIABLE add_ln174 LOOP get_oracle_activations1_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_179_p2 SOURCE data/benchmarks/backprop/backprop.c:178 VARIABLE add_ln178 LOOP get_oracle_activations1_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_189_p2 SOURCE data/benchmarks/backprop/backprop.c:180 VARIABLE add_ln180 LOOP get_oracle_activations1_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} get_delta_matrix_weights1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_132_p2 SOURCE data/benchmarks/backprop/backprop.c:191 VARIABLE add_ln191 LOOP get_delta_matrix_weights1_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_sum_fu_142_p2 SOURCE data/benchmarks/backprop/backprop.c:191 VARIABLE p_sum LOOP get_delta_matrix_weights1_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_169_p2 SOURCE data/benchmarks/backprop/backprop.c:194 VARIABLE add_ln194 LOOP get_delta_matrix_weights1_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_184_p2 SOURCE data/benchmarks/backprop/backprop.c:196 VARIABLE add_ln196 LOOP get_delta_matrix_weights1_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} update_weights_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_597_p2 SOURCE data/benchmarks/backprop/backprop.c:219 VARIABLE add_ln219 LOOP update_weights_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_627_p2 SOURCE data/benchmarks/backprop/backprop.c:222 VARIABLE add_ln222 LOOP update_weights_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_637_p2 SOURCE data/benchmarks/backprop/backprop.c:224 VARIABLE add_ln224 LOOP update_weights_loop1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_676_p2 SOURCE data/benchmarks/backprop/backprop.c:229 VARIABLE add_ln229 LOOP update_weights_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_12_no_dsp_1_U149 SOURCE data/benchmarks/backprop/backprop.c:235 VARIABLE norm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_722_p2 SOURCE data/benchmarks/backprop/backprop.c:239 VARIABLE add_ln239 LOOP update_weights_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_747_p2 SOURCE data/benchmarks/backprop/backprop.c:242 VARIABLE add_ln242 LOOP update_weights_loop3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_757_p2 SOURCE data/benchmarks/backprop/backprop.c:244 VARIABLE add_ln244 LOOP update_weights_loop3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_12_no_dsp_1_U149 SOURCE data/benchmarks/backprop/backprop.c:236 VARIABLE bias_norm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_789_p2 SOURCE data/benchmarks/backprop/backprop.c:248 VARIABLE add_ln248 LOOP update_weights_loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_833_p2 SOURCE data/benchmarks/backprop/backprop.c:257 VARIABLE add_ln257 LOOP update_weights_loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_867_p2 SOURCE data/benchmarks/backprop/backprop.c:260 VARIABLE add_ln260 LOOP update_weights_loop5_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_fu_877_p2 SOURCE data/benchmarks/backprop/backprop.c:262 VARIABLE add_ln262 LOOP update_weights_loop5_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_916_p2 SOURCE data/benchmarks/backprop/backprop.c:267 VARIABLE add_ln267 LOOP update_weights_loop6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_12_no_dsp_1_U149 SOURCE data/benchmarks/backprop/backprop.c:273 VARIABLE norm_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_962_p2 SOURCE data/benchmarks/backprop/backprop.c:277 VARIABLE add_ln277 LOOP update_weights_loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_991_p2 SOURCE data/benchmarks/backprop/backprop.c:280 VARIABLE add_ln280 LOOP update_weights_loop7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln282_fu_1001_p2 SOURCE data/benchmarks/backprop/backprop.c:282 VARIABLE add_ln282 LOOP update_weights_loop7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_12_no_dsp_1_U149 SOURCE data/benchmarks/backprop/backprop.c:274 VARIABLE bias_norm_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_fu_1034_p2 SOURCE data/benchmarks/backprop/backprop.c:286 VARIABLE add_ln286 LOOP update_weights_loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_1078_p2 SOURCE data/benchmarks/backprop/backprop.c:295 VARIABLE add_ln295 LOOP update_weights_loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_48_fu_1100_p2 SOURCE data/benchmarks/backprop/backprop.c:295 VARIABLE empty_48 LOOP update_weights_loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_1122_p2 SOURCE data/benchmarks/backprop/backprop.c:298 VARIABLE add_ln298 LOOP update_weights_loop9_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_1132_p2 SOURCE data/benchmarks/backprop/backprop.c:300 VARIABLE add_ln300 LOOP update_weights_loop9_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_fu_1171_p2 SOURCE data/benchmarks/backprop/backprop.c:305 VARIABLE add_ln305 LOOP update_weights_loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_12_no_dsp_1_U149 SOURCE data/benchmarks/backprop/backprop.c:311 VARIABLE norm_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_fu_1225_p2 SOURCE data/benchmarks/backprop/backprop.c:315 VARIABLE add_ln315 LOOP update_weights_loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_50_fu_1247_p2 SOURCE data/benchmarks/backprop/backprop.c:315 VARIABLE empty_50 LOOP update_weights_loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_1264_p2 SOURCE data/benchmarks/backprop/backprop.c:318 VARIABLE add_ln318 LOOP update_weights_loop11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_1274_p2 SOURCE data/benchmarks/backprop/backprop.c:320 VARIABLE add_ln320 LOOP update_weights_loop11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_12_no_dsp_1_U149 SOURCE data/benchmarks/backprop/backprop.c:312 VARIABLE bias_norm_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_1306_p2 SOURCE data/benchmarks/backprop/backprop.c:324 VARIABLE add_ln324 LOOP update_weights_loop12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} backprop {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U167 SOURCE data/benchmarks/backprop/backprop.c:340 VARIABLE activations1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U166 SOURCE data/benchmarks/backprop/backprop.c:341 VARIABLE activations2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dactivations1_U SOURCE data/benchmarks/backprop/backprop.c:343 VARIABLE dactivations1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dactivations2_U SOURCE data/benchmarks/backprop/backprop.c:344 VARIABLE dactivations2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U167 SOURCE data/benchmarks/backprop/backprop.c:349 VARIABLE delta_weights1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 832 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U166 SOURCE data/benchmarks/backprop/backprop.c:350 VARIABLE delta_weights2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {64 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME delta_weights3_U SOURCE data/benchmarks/backprop/backprop.c:351 VARIABLE delta_weights3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME oracle_activations1_U SOURCE data/benchmarks/backprop/backprop.c:352 VARIABLE oracle_activations1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME oracle_activations2_U SOURCE data/benchmarks/backprop/backprop.c:353 VARIABLE oracle_activations2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln356_1_fu_446_p2 SOURCE data/benchmarks/backprop/backprop.c:356 VARIABLE add_ln356_1 LOOP backprop_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln356_fu_458_p2 SOURCE data/benchmarks/backprop/backprop.c:356 VARIABLE add_ln356 LOOP backprop_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln374_fu_618_p2 SOURCE data/benchmarks/backprop/backprop.c:374 VARIABLE sub_ln374 LOOP backprop_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 48 BRAM 6 URAM 1}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 502.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for backprop.
INFO: [VLOG 209-307] Generating Verilog RTL for backprop.
Execute         syn_report -model backprop -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 167.37 MHz
Command       autosyn done; 6.09 sec.
Command     csynth_design done; 14.52 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.75 seconds. CPU system time: 0.93 seconds. Elapsed time: 14.52 seconds; current allocated memory: 275.801 MB.
Execute     export_design -flow impl -format syn_dcp -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow impl -format syn_dcp -rtl verilog 
Execute       config_export -flow=impl -format=syn_dcp -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format syn_dcp -rtl verilog
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=backprop xml_exists=0
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to backprop
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=42 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_mux_3_2_64_1_1
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_flow_control_loop_pipe_sequential_init
backprop_dsqrt_64ns_64ns_64_12_no_dsp_1
backprop_dadddsub_64ns_64ns_64_4_full_dsp_1
backprop_dmul_64ns_64ns_64_4_max_dsp_1
backprop_dadd_64ns_64ns_64_4_full_dsp_1
backprop_ddiv_64ns_64ns_64_14_no_dsp_1
backprop_dexp_64ns_64ns_64_10_full_dsp_1
backprop_activations1_RAM_AUTO_1R1W
backprop_dactivations1_RAM_AUTO_1R1W
backprop_delta_weights1_RAM_AUTO_1R1W
backprop_delta_weights2_RAM_AUTO_1R1W
backprop_delta_weights3_RAM_AUTO_1R1W
backprop_Pipeline_backprop_loop1_1
matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l
matrix_vector_product_with_bias_input_layer_1
backprop_Pipeline_RELU_loop1
matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s
matrix_vector_product_with_bias_second_layer_1
backprop_Pipeline_RELU_loop11
matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s
matrix_vector_product_with_bias_output_layer_1
backprop_Pipeline_RELU_loop12
backprop_Pipeline_soft_max_loop1
backprop_Pipeline_soft_max_loop2
backprop_Pipeline_take_difference_loop1
get_delta_matrix_weights3
get_oracle_activations2_1
get_delta_matrix_weights2
get_oracle_activations1_1
get_delta_matrix_weights1_1
update_weights_1
backprop
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/top-io-be.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.compgen.dataonly.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_backprop_loop1_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_input_layer_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_second_layer_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop11.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/matrix_vector_product_with_bias_output_layer_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_RELU_loop12.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_soft_max_loop2.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop_Pipeline_take_difference_loop1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights3.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations2_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights2.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_oracle_activations1_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/get_delta_matrix_weights1_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/update_weights_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.constraint.tcl 
Execute       sc_get_clocks backprop 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/misc/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to backprop
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=backprop
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.constraint.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-tool vivado -flow impl -rtl verilog'
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.constraint.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix backprop_ TopModuleNoPrefix backprop TopModuleWithPrefix backprop' export_design_flow='impl' impl_dir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xcu50-fsvh2104-2-e 
Command       ap_part_info done; 0.16 sec.
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7a1980178098' export_design_flow='impl' export_rpt='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7a198022d238' export_design_flow='syn' export_rpt='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s data/base_instances/BACKPROP/solution0/impl/export.dcp 
INFO: [HLS 200-802] Generated output file data/base_instances/BACKPROP/solution0/impl/export.dcp
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/.autopilot/db/backprop.tbgen.tcl 
Execute       send_msg_by_id INFO @200-802@%s data/base_instances/BACKPROP/solution0/impl/export.veo 
INFO: [HLS 200-802] Generated output file data/base_instances/BACKPROP/solution0/impl/export.veo
Command     export_design done; 650.39 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 315.82 seconds. CPU system time: 16.26 seconds. Elapsed time: 650.39 seconds; current allocated memory: 9.820 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.58 sec.
