<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>PE_wrapper_1_5_x0</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<Interval-min>57</Interval-min>
<Interval-max>4055258577</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_5_x0_loop_1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>56</min>
<max>4055258576</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>186</min>
<max>13516176609</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PE_wrapper_1_5_x0_loop_2>
<TripCount>6</TripCount>
<Latency>
<range>
<min>12</min>
<max>1013814642</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>39</min>
<max>3379044145</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PE_wrapper_1_5_x0_loop_3>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>479</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PE_wrapper_1_5_x0_loop_4>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</PE_wrapper_1_5_x0_loop_4>
</PE_wrapper_1_5_x0_loop_3>
<PE_wrapper_1_5_x0_loop_5>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>563173534</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PE_wrapper_1_5_x0_loop_6>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4399786</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PE_wrapper_1_5_x0_loop_7>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2199886</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PE_wrapper_1_5_x0_loop_8>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68739</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PE_wrapper_1_5_x0_loop_9>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8585</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PE_wrapper_1_5_x0_loop_10>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</PE_wrapper_1_5_x0_loop_10>
<PE_wrapper_1_5_x0_loop_11>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</PE_wrapper_1_5_x0_loop_11>
<PE_wrapper_1_5_x0_loop_12>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>453</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
</PE_wrapper_1_5_x0_loop_12>
</PE_wrapper_1_5_x0_loop_9>
</PE_wrapper_1_5_x0_loop_8>
</PE_wrapper_1_5_x0_loop_7>
</PE_wrapper_1_5_x0_loop_6>
</PE_wrapper_1_5_x0_loop_5>
</PE_wrapper_1_5_x0_loop_2>
</PE_wrapper_1_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<DSP>5</DSP>
<FF>1726</FF>
<LUT>1314</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_dout</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_empty_n</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_read</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_din</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_full_n</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_write</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_dout</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_empty_n</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_read</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_din</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_full_n</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_write</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_dout</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_empty_n</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_read</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_din</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_full_n</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_write</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_din</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_full_n</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_write</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
