<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>itesio_isavar.h source code [netbsd/sys/dev/isa/itesio_isavar.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="itesio_softc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/isa/itesio_isavar.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>isa</a>/<a href='itesio_isavar.h.html'>itesio_isavar.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: itesio_isavar.h,v 1.11 2017/09/12 09:54:45 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: itvar.h,v 1.2 2003/11/05 20:57:10 grange Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2006-2007 Juan Romero Pardines &lt;xtraeme@netbsd.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 2003 Julien Bordet &lt;zejames@greyhats.org&gt;</i></td></tr>
<tr><th id="7">7</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITD TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="20">20</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="21">21</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="22">22</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="23">23</th><td><i> * NOT LIMITD TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="24">24</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="25">25</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="26">26</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="27">27</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/_DEV_ISA_ITESIO_ISAVAR_H">_DEV_ISA_ITESIO_ISAVAR_H</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/_DEV_ISA_ITESIO_ISAVAR_H" data-ref="_M/_DEV_ISA_ITESIO_ISAVAR_H">_DEV_ISA_ITESIO_ISAVAR_H</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/IT_NUM_SENSORS" data-ref="_M/IT_NUM_SENSORS">IT_NUM_SENSORS</dfn>	15</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* Super I/O Configuration Registers */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ADDR" data-ref="_M/ITESIO_ADDR">ITESIO_ADDR</dfn>	0	/* Address Port = 0x2e */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ITESIO_DATA" data-ref="_M/ITESIO_DATA">ITESIO_DATA</dfn>	1	/* Data Port = 0x2f */</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/ITESIO_LDNSEL" data-ref="_M/ITESIO_LDNSEL">ITESIO_LDNSEL</dfn>	0x07	/* Logical Device Number Selection */</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_LDN" data-ref="_M/ITESIO_EC_LDN">ITESIO_EC_LDN</dfn>	0x04	/* EC Logical Device Number */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_MSB" data-ref="_M/ITESIO_EC_MSB">ITESIO_EC_MSB</dfn>	0x60	/* EC Base Address (MSB) */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_LSB" data-ref="_M/ITESIO_EC_LSB">ITESIO_EC_LSB</dfn>	0x61	/* EC Base Address (LSB) */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ITESIO_WDT_LDN" data-ref="_M/ITESIO_WDT_LDN">ITESIO_WDT_LDN</dfn>	0x07	/* Watchdog Logical Device Number */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/ITESIO_WDT_CTL" data-ref="_M/ITESIO_WDT_CTL">ITESIO_WDT_CTL</dfn>	0x71	/* Watchdog Control Register */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ITESIO_WDT_CNF" data-ref="_M/ITESIO_WDT_CNF">ITESIO_WDT_CNF</dfn>	0x72	/* Watchdog Configuration Register */</u></td></tr>
<tr><th id="48">48</th><td><u>#define   <dfn class="macro" id="_M/ITESIO_WDT_CNF_SECS" data-ref="_M/ITESIO_WDT_CNF_SECS">ITESIO_WDT_CNF_SECS</dfn>	(1&lt;&lt;7)	/* Use seconds for the timer */</u></td></tr>
<tr><th id="49">49</th><td><u>#define   <dfn class="macro" id="_M/ITESIO_WDT_CNF_KRST" data-ref="_M/ITESIO_WDT_CNF_KRST">ITESIO_WDT_CNF_KRST</dfn>	(1&lt;&lt;6)	/* Enable KRST */</u></td></tr>
<tr><th id="50">50</th><td><u>#define   <dfn class="macro" id="_M/ITESIO_WDT_CNF_PWROK" data-ref="_M/ITESIO_WDT_CNF_PWROK">ITESIO_WDT_CNF_PWROK</dfn>	(1&lt;&lt;4)	/* Enable PWROK */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ITESIO_WDT_TMO_LSB" data-ref="_M/ITESIO_WDT_TMO_LSB">ITESIO_WDT_TMO_LSB</dfn>	0x73	/* Watchdog Timeout Value LSB */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/ITESIO_WDT_TMO_MSB" data-ref="_M/ITESIO_WDT_TMO_MSB">ITESIO_WDT_TMO_MSB</dfn>	0x74	/* Watchdog Timeout Value MSB */</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/ITESIO_WDT_MAXTIMO" data-ref="_M/ITESIO_WDT_MAXTIMO">ITESIO_WDT_MAXTIMO</dfn>	0xffff	/* either seconds or minutes */</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ITESIO_CHIPID1" data-ref="_M/ITESIO_CHIPID1">ITESIO_CHIPID1</dfn>	0x20	/* Chip ID 1 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/ITESIO_CHIPID2" data-ref="_M/ITESIO_CHIPID2">ITESIO_CHIPID2</dfn>	0x21	/* Chip ID 2 */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/ITESIO_DEVREV" data-ref="_M/ITESIO_DEVREV">ITESIO_DEVREV</dfn>	0x22	/* Device Revision */</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8628" data-ref="_M/ITESIO_ID8628">ITESIO_ID8628</dfn>	0x8628</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8705" data-ref="_M/ITESIO_ID8705">ITESIO_ID8705</dfn>	0x8705</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8712" data-ref="_M/ITESIO_ID8712">ITESIO_ID8712</dfn>	0x8712</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8716" data-ref="_M/ITESIO_ID8716">ITESIO_ID8716</dfn>	0x8716</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8718" data-ref="_M/ITESIO_ID8718">ITESIO_ID8718</dfn>	0x8718</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8720" data-ref="_M/ITESIO_ID8720">ITESIO_ID8720</dfn>	0x8720</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8721" data-ref="_M/ITESIO_ID8721">ITESIO_ID8721</dfn>	0x8721</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8726" data-ref="_M/ITESIO_ID8726">ITESIO_ID8726</dfn>	0x8726</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8728" data-ref="_M/ITESIO_ID8728">ITESIO_ID8728</dfn>	0x8728</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8771" data-ref="_M/ITESIO_ID8771">ITESIO_ID8771</dfn>	0x8771</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ITESIO_ID8772" data-ref="_M/ITESIO_ID8772">ITESIO_ID8772</dfn>	0x8772</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* </i></td></tr>
<tr><th id="73">73</th><td><i> * Control registers for the Environmental Controller, relative</i></td></tr>
<tr><th id="74">74</th><td><i> * to the Base Address Register.</i></td></tr>
<tr><th id="75">75</th><td><i> */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_ADDR" data-ref="_M/ITESIO_EC_ADDR">ITESIO_EC_ADDR</dfn> 	0x05</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_DATA" data-ref="_M/ITESIO_EC_DATA">ITESIO_EC_DATA</dfn> 	0x06</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* Data registers */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_CONFIG" data-ref="_M/ITESIO_EC_CONFIG">ITESIO_EC_CONFIG</dfn> 	0x00</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_ISR1" data-ref="_M/ITESIO_EC_ISR1">ITESIO_EC_ISR1</dfn> 		0x01</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_ISR2" data-ref="_M/ITESIO_EC_ISR2">ITESIO_EC_ISR2</dfn> 		0x02</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_ISR3" data-ref="_M/ITESIO_EC_ISR3">ITESIO_EC_ISR3</dfn> 		0x03</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_SMI1" data-ref="_M/ITESIO_EC_SMI1">ITESIO_EC_SMI1</dfn> 		0x04</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_SMI2" data-ref="_M/ITESIO_EC_SMI2">ITESIO_EC_SMI2</dfn> 		0x05</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_SMI3" data-ref="_M/ITESIO_EC_SMI3">ITESIO_EC_SMI3</dfn> 		0x06</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_IMR1" data-ref="_M/ITESIO_EC_IMR1">ITESIO_EC_IMR1</dfn> 		0x07</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_IMR2" data-ref="_M/ITESIO_EC_IMR2">ITESIO_EC_IMR2</dfn> 		0x08</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_IMR3" data-ref="_M/ITESIO_EC_IMR3">ITESIO_EC_IMR3</dfn> 		0x09</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VID" data-ref="_M/ITESIO_EC_VID">ITESIO_EC_VID</dfn> 		0x0a</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_FAN_TDR" data-ref="_M/ITESIO_EC_FAN_TDR">ITESIO_EC_FAN_TDR</dfn> 	0x0b	/* Fan Tachometer Divisor Register */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_FAN16_CER" data-ref="_M/ITESIO_EC_FAN16_CER">ITESIO_EC_FAN16_CER</dfn> 	0x0c	/* Fan Tachometer 16-bit Counter Enable Register */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VOLTENABLE" data-ref="_M/ITESIO_EC_VOLTENABLE">ITESIO_EC_VOLTENABLE</dfn> 	0x50</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_TEMPENABLE" data-ref="_M/ITESIO_EC_TEMPENABLE">ITESIO_EC_TEMPENABLE</dfn> 	0x51</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_FANMINBASE" data-ref="_M/ITESIO_EC_FANMINBASE">ITESIO_EC_FANMINBASE</dfn>	0x10</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_FANENABLE" data-ref="_M/ITESIO_EC_FANENABLE">ITESIO_EC_FANENABLE</dfn>	0x13</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_SENSORFANBASE" data-ref="_M/ITESIO_EC_SENSORFANBASE">ITESIO_EC_SENSORFANBASE</dfn> 	0x0d	/* Fan from 0x0d to 0x0f */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_SENSORFANEXTBASE" data-ref="_M/ITESIO_EC_SENSORFANEXTBASE">ITESIO_EC_SENSORFANEXTBASE</dfn> 	0x18 	/* Fan (MSB) from 0x18 to 0x1A */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_SENSORVOLTBASE" data-ref="_M/ITESIO_EC_SENSORVOLTBASE">ITESIO_EC_SENSORVOLTBASE</dfn> 	0x20 	/* Voltage from 0x20 to 0x28 */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_SENSORTEMPBASE" data-ref="_M/ITESIO_EC_SENSORTEMPBASE">ITESIO_EC_SENSORTEMPBASE</dfn> 	0x29 	/* Temperature from 0x29 to 0x2b */</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN0" data-ref="_M/ITESIO_EC_VIN0">ITESIO_EC_VIN0</dfn> 	0x20</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN1" data-ref="_M/ITESIO_EC_VIN1">ITESIO_EC_VIN1</dfn> 	0x21</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN2" data-ref="_M/ITESIO_EC_VIN2">ITESIO_EC_VIN2</dfn> 	0x22</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN3" data-ref="_M/ITESIO_EC_VIN3">ITESIO_EC_VIN3</dfn> 	0x23</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN4" data-ref="_M/ITESIO_EC_VIN4">ITESIO_EC_VIN4</dfn> 	0x24</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN5" data-ref="_M/ITESIO_EC_VIN5">ITESIO_EC_VIN5</dfn> 	0x25</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN6" data-ref="_M/ITESIO_EC_VIN6">ITESIO_EC_VIN6</dfn> 	0x26</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN7" data-ref="_M/ITESIO_EC_VIN7">ITESIO_EC_VIN7</dfn> 	0x27</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VBAT" data-ref="_M/ITESIO_EC_VBAT">ITESIO_EC_VBAT</dfn> 	0x28</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_UPDATEVBAT" data-ref="_M/ITESIO_EC_UPDATEVBAT">ITESIO_EC_UPDATEVBAT</dfn> 	0x40 	/* Update VBAT voltage reading */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_BEEPEER" data-ref="_M/ITESIO_EC_BEEPEER">ITESIO_EC_BEEPEER</dfn> 	0x5c	/* Beep Event Enable Register */</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/* High and Low limits for voltages */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN0_HIGH_LIMIT" data-ref="_M/ITESIO_EC_VIN0_HIGH_LIMIT">ITESIO_EC_VIN0_HIGH_LIMIT</dfn> 	0x30</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN0_LOW_LIMIT" data-ref="_M/ITESIO_EC_VIN0_LOW_LIMIT">ITESIO_EC_VIN0_LOW_LIMIT</dfn> 	0x31</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN1_HIGH_LIMIT" data-ref="_M/ITESIO_EC_VIN1_HIGH_LIMIT">ITESIO_EC_VIN1_HIGH_LIMIT</dfn> 	0x32</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN1_LOW_LIMIT" data-ref="_M/ITESIO_EC_VIN1_LOW_LIMIT">ITESIO_EC_VIN1_LOW_LIMIT</dfn> 	0x33</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN2_HIGH_LIMIT" data-ref="_M/ITESIO_EC_VIN2_HIGH_LIMIT">ITESIO_EC_VIN2_HIGH_LIMIT</dfn> 	0x34</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN2_LOW_LIMIT" data-ref="_M/ITESIO_EC_VIN2_LOW_LIMIT">ITESIO_EC_VIN2_LOW_LIMIT</dfn> 	0x35</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN3_HIGH_LIMIT" data-ref="_M/ITESIO_EC_VIN3_HIGH_LIMIT">ITESIO_EC_VIN3_HIGH_LIMIT</dfn>	0x36</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN3_LOW_LIMIT" data-ref="_M/ITESIO_EC_VIN3_LOW_LIMIT">ITESIO_EC_VIN3_LOW_LIMIT</dfn> 	0x37</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN4_HIGH_LIMIT" data-ref="_M/ITESIO_EC_VIN4_HIGH_LIMIT">ITESIO_EC_VIN4_HIGH_LIMIT</dfn> 	0x38</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN4_LOW_LIMIT" data-ref="_M/ITESIO_EC_VIN4_LOW_LIMIT">ITESIO_EC_VIN4_LOW_LIMIT</dfn> 	0x39</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN5_HIGH_LIMIT" data-ref="_M/ITESIO_EC_VIN5_HIGH_LIMIT">ITESIO_EC_VIN5_HIGH_LIMIT</dfn> 	0x3a</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN5_LOW_LIMIT" data-ref="_M/ITESIO_EC_VIN5_LOW_LIMIT">ITESIO_EC_VIN5_LOW_LIMIT</dfn> 	0x3b</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN6_HIGH_LIMIT" data-ref="_M/ITESIO_EC_VIN6_HIGH_LIMIT">ITESIO_EC_VIN6_HIGH_LIMIT</dfn> 	0x3c</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN6_LOW_LIMIT" data-ref="_M/ITESIO_EC_VIN6_LOW_LIMIT">ITESIO_EC_VIN6_LOW_LIMIT</dfn> 	0x3d</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN7_HIGH_LIMIT" data-ref="_M/ITESIO_EC_VIN7_HIGH_LIMIT">ITESIO_EC_VIN7_HIGH_LIMIT</dfn> 	0x3e</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VIN7_LOW_LIMIT" data-ref="_M/ITESIO_EC_VIN7_LOW_LIMIT">ITESIO_EC_VIN7_LOW_LIMIT</dfn> 	0x3f</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/* High and Low limits for temperatures */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_TEMP0_HIGH_LIMIT" data-ref="_M/ITESIO_EC_TEMP0_HIGH_LIMIT">ITESIO_EC_TEMP0_HIGH_LIMIT</dfn>	0x40</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_TEMP0_LOW_LIMIT" data-ref="_M/ITESIO_EC_TEMP0_LOW_LIMIT">ITESIO_EC_TEMP0_LOW_LIMIT</dfn>	0x41</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_TEMP1_HIGH_LIMIT" data-ref="_M/ITESIO_EC_TEMP1_HIGH_LIMIT">ITESIO_EC_TEMP1_HIGH_LIMIT</dfn>	0x42</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_TEMP1_LOW_LIMIT" data-ref="_M/ITESIO_EC_TEMP1_LOW_LIMIT">ITESIO_EC_TEMP1_LOW_LIMIT</dfn>	0x43</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_TEMP2_HIGH_LIMIT" data-ref="_M/ITESIO_EC_TEMP2_HIGH_LIMIT">ITESIO_EC_TEMP2_HIGH_LIMIT</dfn>	0x44</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_TEMP2_LOW_LIMIT" data-ref="_M/ITESIO_EC_TEMP2_LOW_LIMIT">ITESIO_EC_TEMP2_LOW_LIMIT</dfn>	0x45</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ITESIO_EC_VREF" data-ref="_M/ITESIO_EC_VREF">ITESIO_EC_VREF</dfn>			(4096) /* Vref = 4.096 V */</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><b>struct</b> <dfn class="type def" id="itesio_softc" title='itesio_softc' data-ref="itesio_softc" data-ref-filename="itesio_softc">itesio_softc</dfn> {</td></tr>
<tr><th id="147">147</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a> 	<dfn class="decl field" id="itesio_softc::sc_iot" title='itesio_softc::sc_iot' data-ref="itesio_softc::sc_iot" data-ref-filename="itesio_softc..sc_iot">sc_iot</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a> 	<dfn class="decl field" id="itesio_softc::sc_pnp_ioh" title='itesio_softc::sc_pnp_ioh' data-ref="itesio_softc::sc_pnp_ioh" data-ref-filename="itesio_softc..sc_pnp_ioh">sc_pnp_ioh</dfn>;</td></tr>
<tr><th id="150">150</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a>	<dfn class="decl field" id="itesio_softc::sc_ec_ioh" title='itesio_softc::sc_ec_ioh' data-ref="itesio_softc::sc_ec_ioh" data-ref-filename="itesio_softc..sc_ec_ioh">sc_ec_ioh</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>	<b>struct</b> <a class="type" href="../sysmon/sysmonvar.h.html#sysmon_wdog" title='sysmon_wdog' data-ref="sysmon_wdog" data-ref-filename="sysmon_wdog">sysmon_wdog</a>	<dfn class="decl field" id="itesio_softc::sc_smw" title='itesio_softc::sc_smw' data-ref="itesio_softc::sc_smw" data-ref-filename="itesio_softc..sc_smw">sc_smw</dfn>;</td></tr>
<tr><th id="153">153</th><td>	<b>struct</b> <a class="type" href="../sysmon/sysmonvar.h.html#sysmon_envsys" title='sysmon_envsys' data-ref="sysmon_envsys" data-ref-filename="sysmon_envsys">sysmon_envsys</a> 	*<dfn class="decl field" id="itesio_softc::sc_sme" title='itesio_softc::sc_sme' data-ref="itesio_softc::sc_sme" data-ref-filename="itesio_softc..sc_sme">sc_sme</dfn>;</td></tr>
<tr><th id="154">154</th><td>	<a class="typedef" href="../sysmon/sysmonvar.h.html#envsys_data_t" title='envsys_data_t' data-type='struct envsys_data' data-ref="envsys_data_t" data-ref-filename="envsys_data_t">envsys_data_t</a> 		<dfn class="decl field" id="itesio_softc::sc_sensor" title='itesio_softc::sc_sensor' data-ref="itesio_softc::sc_sensor" data-ref-filename="itesio_softc..sc_sensor">sc_sensor</dfn>[<a class="macro" href="#33" title="15" data-ref="_M/IT_NUM_SENSORS">IT_NUM_SENSORS</a>];</td></tr>
<tr><th id="155">155</th><td>	</td></tr>
<tr><th id="156">156</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> 		<dfn class="decl field" id="itesio_softc::sc_hwmon_baseaddr" title='itesio_softc::sc_hwmon_baseaddr' data-ref="itesio_softc::sc_hwmon_baseaddr" data-ref-filename="itesio_softc..sc_hwmon_baseaddr">sc_hwmon_baseaddr</dfn>;</td></tr>
<tr><th id="157">157</th><td>	<a class="macro" href="../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> 			<dfn class="decl field" id="itesio_softc::sc_hwmon_mapped" title='itesio_softc::sc_hwmon_mapped' data-ref="itesio_softc::sc_hwmon_mapped" data-ref-filename="itesio_softc..sc_hwmon_mapped">sc_hwmon_mapped</dfn>;</td></tr>
<tr><th id="158">158</th><td>	<a class="macro" href="../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> 			<dfn class="decl field" id="itesio_softc::sc_hwmon_enabled" title='itesio_softc::sc_hwmon_enabled' data-ref="itesio_softc::sc_hwmon_enabled" data-ref-filename="itesio_softc..sc_hwmon_enabled">sc_hwmon_enabled</dfn>;</td></tr>
<tr><th id="159">159</th><td>	<a class="macro" href="../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> 			<dfn class="decl field" id="itesio_softc::sc_wdt_enabled" title='itesio_softc::sc_wdt_enabled' data-ref="itesio_softc::sc_wdt_enabled" data-ref-filename="itesio_softc..sc_wdt_enabled">sc_wdt_enabled</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> 		<dfn class="decl field" id="itesio_softc::sc_chipid" title='itesio_softc::sc_chipid' data-ref="itesio_softc::sc_chipid" data-ref-filename="itesio_softc..sc_chipid">sc_chipid</dfn>;</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> 		<dfn class="decl field" id="itesio_softc::sc_devrev" title='itesio_softc::sc_devrev' data-ref="itesio_softc::sc_devrev" data-ref-filename="itesio_softc..sc_devrev">sc_devrev</dfn>;</td></tr>
<tr><th id="163">163</th><td>};</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="30">endif</span> /* _DEV_ISA_ITSIO_ISAVAR_H_ */</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='itesio_isa.c.html'>netbsd/sys/dev/isa/itesio_isa.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
