{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498043490424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498043490425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 13:11:30 2017 " "Processing started: Wed Jun 21 13:11:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498043490425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043490425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aufgabe5 -c Aufgabe5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aufgabe5 -c Aufgabe5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043490425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498043490598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498043490598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/adcReader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/adcReader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcReader-behavior " "Found design unit 1: adcReader-behavior" {  } { { "vhdl/adcReader.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/adcReader.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503218 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcReader " "Found entity 1: adcReader" {  } { { "vhdl/adcReader.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/adcReader.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043503218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/analog_to_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/analog_to_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analog_to_buttons-behavior " "Found design unit 1: analog_to_buttons-behavior" {  } { { "vhdl/analog_to_buttons.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/analog_to_buttons.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503219 ""} { "Info" "ISGN_ENTITY_NAME" "1 analog_to_buttons " "Found entity 1: analog_to_buttons" {  } { { "vhdl/analog_to_buttons.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/analog_to_buttons.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043503219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myCounter-behavioral " "Found design unit 1: myCounter-behavioral" {  } { { "myCounter.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/myCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503219 ""} { "Info" "ISGN_ENTITY_NAME" "1 myCounter " "Found entity 1: myCounter" {  } { { "myCounter.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/myCounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043503219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stoppuhr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stoppuhr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stoppuhr " "Found entity 1: stoppuhr" {  } { { "stoppuhr.bdf" "" { Schematic "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/stoppuhr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043503220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/stopper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/stopper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopper-behavior " "Found design unit 1: stopper-behavior" {  } { { "vhdl/stopper.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/stopper.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503220 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopper " "Found entity 1: stopper" {  } { { "vhdl/stopper.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/stopper.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498043503220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043503220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stoppuhr " "Elaborating entity \"stoppuhr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498043503263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcReader adcReader:inst3 " "Elaborating entity \"adcReader\" for hierarchy \"adcReader:inst3\"" {  } { { "stoppuhr.bdf" "inst3" { Schematic "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/stoppuhr.bdf" { { 392 56 232 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498043503265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopper stopper:inst " "Elaborating entity \"stopper\" for hierarchy \"stopper:inst\"" {  } { { "stoppuhr.bdf" "inst" { Schematic "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/stoppuhr.bdf" { { 304 568 744 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498043503268 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isactive stopper.vhd(29) " "VHDL Process Statement warning at stopper.vhd(29): signal \"isactive\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/stopper.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/stopper.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1498043503269 "|stoppuhr|stopper:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isactive stopper.vhd(34) " "VHDL Process Statement warning at stopper.vhd(34): signal \"isactive\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/stopper.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/stopper.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1498043503269 "|stoppuhr|stopper:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset stopper.vhd(45) " "VHDL Process Statement warning at stopper.vhd(45): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/stopper.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/stopper.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1498043503270 "|stoppuhr|stopper:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isactive stopper.vhd(26) " "VHDL Process Statement warning at stopper.vhd(26): inferring latch(es) for signal or variable \"isactive\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/stopper.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/stopper.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1498043503270 "|stoppuhr|stopper:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isactive stopper.vhd(26) " "Inferred latch for \"isactive\" at stopper.vhd(26)" {  } { { "vhdl/stopper.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/vhdl/stopper.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043503271 "|stoppuhr|stopper:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog_to_buttons analog_to_buttons:inst2 " "Elaborating entity \"analog_to_buttons\" for hierarchy \"analog_to_buttons:inst2\"" {  } { { "stoppuhr.bdf" "inst2" { Schematic "/datadisk/Coding/uni-stuff/hwp/aufg-05/Aufgabe5/stoppuhr.bdf" { { 392 272 488 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498043503276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498043503812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498043504270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498043504270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498043504307 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498043504307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498043504307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498043504307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498043504314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 13:11:44 2017 " "Processing ended: Wed Jun 21 13:11:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498043504314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498043504314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498043504314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498043504314 ""}
