v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 44100 45400 1 0 0 ATtiny26.sym
{
T 44400 50500 5 10 0 0 0 0 1
device=ATtiny861a
T 44400 49700 5 10 0 0 0 0 1
footprint=DIP20
T 44400 49400 5 10 1 1 0 0 1
refdes=U?
}
T 50000 41100 9 10 1 0 0 0 1
Morse Trainer v1
T 54100 40400 9 10 1 0 0 0 1
2012/03/29-1
T 54100 40100 9 10 1 0 0 0 1
MarSik
C 52100 44000 1 180 0 stereo-1.sym
{
T 52100 42900 5 10 0 0 0 8 1
footprint=NONE
T 52060 43450 5 10 1 1 0 8 1
device=Stereo
T 52100 43200 5 10 1 1 0 8 1
refdes=CONN?
}
C 49700 44200 1 180 0 leddual-2.sym
{
T 48900 43600 5 10 0 0 180 0 1
device=LED
T 48900 43800 5 10 1 1 180 0 1
refdes=LED?
T 48900 43400 5 10 0 0 180 0 1
symversion=0.1
}
C 51400 44900 1 0 0 led-1.sym
{
T 52200 45500 5 10 0 0 0 0 1
device=LED
T 51700 45600 5 10 1 1 0 0 1
refdes=LED?
T 52200 45700 5 10 0 0 0 0 1
symversion=0.1
}
C 53200 46900 1 0 0 A25LXXX.sym
{
T 55300 49500 5 10 0 0 0 0 1
footprint=DIP8
T 55300 49900 5 10 0 0 0 0 1
device=A25LXXX
T 54400 48400 5 10 1 1 0 3 1
refdes=U?
}
C 45800 44500 1 0 0 capacitor-1.sym
{
T 46000 45200 5 10 0 0 0 0 1
device=CAPACITOR
T 46200 45000 5 10 1 1 0 0 1
refdes=C?
T 46000 45400 5 10 0 0 0 0 1
symversion=0.1
}
C 54100 49900 1 0 0 capacitor-1.sym
{
T 54300 50600 5 10 0 0 0 0 1
device=CAPACITOR
T 54500 50400 5 10 1 1 0 0 1
refdes=C?
T 54300 50800 5 10 0 0 0 0 1
symversion=0.1
}
T 50500 40100 9 10 1 0 0 0 1
1
T 52000 40100 9 10 1 0 0 0 1
3
N 42400 49200 44300 49200 4
N 52200 48600 52200 50300 4
N 52200 48600 53200 48600 4
N 42400 48800 44300 48800 4
N 52400 50700 52400 48800 4
N 52400 48800 53200 48800 4
N 42400 48400 44300 48400 4
N 52000 49900 52000 48400 4
N 52000 48400 53200 48400 4
N 47800 49200 52800 49200 4
N 47800 48800 51600 48800 4
N 51600 48000 51600 48800 4
N 51600 48000 53200 48000 4
N 53200 48000 53200 47600 4
N 47800 48000 51000 48000 4
N 51000 45100 51000 48000 4
N 51000 45100 51400 45100 4
C 52300 45000 1 0 0 resistor-2.sym
{
T 52700 45350 5 10 0 0 0 0 1
device=RESISTOR
T 52600 45300 5 10 1 1 0 0 1
refdes=R?
}
N 47800 45600 48800 45600 4
N 48800 45600 48800 44000 4
N 47800 46000 49700 46000 4
N 49700 46000 49700 44000 4
C 49300 42900 1 0 0 resistor-2.sym
{
T 49700 43250 5 10 0 0 0 0 1
device=RESISTOR
T 49700 42700 5 10 1 1 0 0 1
refdes=R?
}
N 49300 43500 49300 43000 4
C 53100 44800 1 0 0 gnd-1.sym
C 51100 43200 1 0 0 gnd-1.sym
C 54000 46600 1 0 0 gnd-1.sym
C 54900 49800 1 0 0 gnd-1.sym
C 46600 44400 1 0 0 gnd-1.sym
C 45600 44700 1 0 0 3.3V-plus-1.sym
C 53900 50100 1 0 0 3.3V-plus-1.sym
N 47800 46800 50500 46800 4
N 50500 43900 50500 46800 4
N 50500 43900 51200 43900 4
N 47800 46400 50300 46400 4
N 50300 46400 50300 43700 4
N 50300 43700 51200 43700 4
C 48300 47400 1 270 0 3.3V-plus-1.sym
C 43200 47400 1 90 0 3.3V-plus-1.sym
C 43400 47300 1 270 0 gnd-1.sym
C 48600 47500 1 90 0 gnd-1.sym
N 43200 47600 44300 47600 4
N 43700 47200 44300 47200 4
N 47800 47600 48300 47600 4
N 47800 47200 48300 47200 4
C 41800 49100 1 0 0 in-1.sym
{
T 41800 49400 5 10 0 0 0 0 1
device=INPUT
T 40900 49200 5 10 1 1 0 0 1
refdes=CPU_SDI
T 41800 49100 5 10 0 0 0 0 1
net=CPU_SDI:1
}
C 42400 48900 1 180 0 out-1.sym
{
T 42400 48600 5 10 0 0 180 0 1
device=OUTPUT
T 41700 48900 5 10 1 1 180 0 1
refdes=CPU_SDO
T 42400 48900 5 10 0 0 0 0 1
net=CPU_SDO:1
}
C 42400 48500 1 180 0 out-1.sym
{
T 42400 48200 5 10 0 0 180 0 1
device=OUTPUT
T 41700 48500 5 10 1 1 180 0 1
refdes=CPU_SCK
T 42400 48500 5 10 0 0 0 0 1
net=CPU_SCK:1
}
C 42400 48100 1 180 0 out-1.sym
{
T 42400 47800 5 10 0 0 180 0 1
device=OUTPUT
T 41700 48100 5 10 1 1 180 0 1
refdes=DAC_CS
T 42400 48100 5 10 0 0 0 0 1
net=DAC_CS:1
}
N 42400 48000 44300 48000 4
C 52900 49200 1 90 0 resistor-2.sym
{
T 52550 49600 5 10 0 0 90 0 1
device=RESISTOR
T 53200 50000 5 10 1 1 180 0 1
refdes=R?
}
C 50000 49500 1 90 0 resistor-2.sym
{
T 49650 49900 5 10 0 0 90 0 1
device=RESISTOR
T 49700 49700 5 10 1 1 90 0 1
refdes=R?
}
C 52600 50100 1 0 0 3.3V-plus-1.sym
C 49700 50400 1 0 0 3.3V-plus-1.sym
C 51400 50600 1 0 0 in-1.sym
{
T 51400 50900 5 10 0 0 0 0 1
device=INPUT
T 50400 50600 5 10 1 1 0 0 1
refdes=CPU_SDO
T 51400 50600 5 10 0 0 0 0 1
net=CPU_SDO:1
}
C 51400 49800 1 0 0 in-1.sym
{
T 51400 50100 5 10 0 0 0 0 1
device=INPUT
T 50400 49800 5 10 1 1 0 0 1
refdes=CPU_SCK
T 51400 49800 5 10 0 0 0 0 1
net=CPU_SCK:1
}
C 52000 50400 1 180 0 out-1.sym
{
T 52000 50100 5 10 0 0 180 0 1
device=OUTPUT
T 51300 50400 5 10 1 1 180 0 1
refdes=CPU_SDI
T 52000 50400 5 10 0 0 0 0 1
net=CPU_SDI:1
}
C 54900 46900 1 180 0 3.3V-plus-1.sym
N 49900 49500 49900 48800 4
N 52800 49200 52800 49000 4
N 52800 49000 53200 49000 4
C 50100 42700 1 0 0 gnd-1.sym
C 41400 45200 1 180 1 rotary-encoder-button.sym
{
T 41400 44300 5 10 1 1 180 6 1
refdes=RE?
T 41400 43450 5 10 0 1 180 6 1
device=ROTARY_ENCODER
}
N 41500 45200 41500 46800 4
N 41500 46800 44300 46800 4
N 42100 45200 42100 46400 4
N 42100 46400 44300 46400 4
N 42400 45200 42400 46000 4
N 42400 46000 44300 46000 4
N 41800 45200 41800 45600 4
N 41800 45600 43600 45600 4
N 42600 45600 42600 45200 4
N 43600 45600 43600 44900 4
C 43500 44600 1 0 0 gnd-1.sym
T 52400 43600 9 10 1 0 0 0 1
KEY port
N 52000 50700 52400 50700 4
N 52000 50300 52200 50300 4
T 45800 49400 9 10 1 0 0 0 1
ATtiny861a
