{'feedback_value': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['r_reg', 'r_reg']],
                    'DLines': ['29:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fc9080d8ad0>]},
 'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['15:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fc9081d6750>]},
 'r_reg': {'CDeps': [[[], [], ['reset']],
                     [[], [], ['reset']],
                     [[], [], ['reset']],
                     [[], [], ['reset']],
                     [[], [], ['reset']],
                     [[], [], ['reset']]],
           'CLines': [[None, None, '18:C'],
                      [None, None, '18:C'],
                      [None, None, '18:C'],
                      [None, None, '18:C'],
                      [None, None, '18:C'],
                      [None, None, '18:C']],
           'Clocked': True,
           'DDeps': [[],
                     ['r_reg', 'r_reg'],
                     ['r_reg', 'r_reg'],
                     ['r_reg', 'r_reg'],
                     ['r_reg', 'r_reg'],
                     ['r_reg', 'r_reg']],
           'DLines': ['19:D', '22:D', '23:D', '24:D', '25:D', '26:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc9081ce290>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc90847dc50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc908466f50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc9084e0650>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc9080d8d10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc9080d8d50>]}}
