
u545nucleo_usb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000126a4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a17  080128dc  080128dc  000138dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080132f4  080132f4  000142f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080132fc  080132fc  000142fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08013300  08013300  00014300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000009c  20000000  08013304  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000009a2  2000009c  080133a0  0001509c  2**2
                  ALLOC
  8 ._user_heap_stack 00001002  20000a3e  080133a0  00015a3e  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0001509c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020d4a  00000000  00000000  000150d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004d97  00000000  00000000  00035e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016f8  00000000  00000000  0003abb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000116b  00000000  00000000  0003c2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032e74  00000000  00000000  0003d41b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000238d4  00000000  00000000  0007028f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001246da  00000000  00000000  00093b63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b823d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006750  00000000  00000000  001b8280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001be9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000009c 	.word	0x2000009c
 8000254:	00000000 	.word	0x00000000
 8000258:	080128c4 	.word	0x080128c4

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200000a0 	.word	0x200000a0
 8000274:	080128c4 	.word	0x080128c4

08000278 <__aeabi_dmul>:
 8000278:	b570      	push	{r4, r5, r6, lr}
 800027a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800027e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000282:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000286:	bf1d      	ittte	ne
 8000288:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800028c:	ea94 0f0c 	teqne	r4, ip
 8000290:	ea95 0f0c 	teqne	r5, ip
 8000294:	f000 f8de 	bleq	8000454 <__aeabi_dmul+0x1dc>
 8000298:	442c      	add	r4, r5
 800029a:	ea81 0603 	eor.w	r6, r1, r3
 800029e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002aa:	bf18      	it	ne
 80002ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b8:	d038      	beq.n	800032c <__aeabi_dmul+0xb4>
 80002ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80002be:	f04f 0500 	mov.w	r5, #0
 80002c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002c6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002ce:	f04f 0600 	mov.w	r6, #0
 80002d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002d6:	f09c 0f00 	teq	ip, #0
 80002da:	bf18      	it	ne
 80002dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002e4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002ec:	d204      	bcs.n	80002f8 <__aeabi_dmul+0x80>
 80002ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002f2:	416d      	adcs	r5, r5
 80002f4:	eb46 0606 	adc.w	r6, r6, r6
 80002f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000300:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000304:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000308:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800030c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000310:	bf88      	it	hi
 8000312:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000316:	d81e      	bhi.n	8000356 <__aeabi_dmul+0xde>
 8000318:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000330:	ea46 0101 	orr.w	r1, r6, r1
 8000334:	ea40 0002 	orr.w	r0, r0, r2
 8000338:	ea81 0103 	eor.w	r1, r1, r3
 800033c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000340:	bfc2      	ittt	gt
 8000342:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000346:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800034a:	bd70      	popgt	{r4, r5, r6, pc}
 800034c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000350:	f04f 0e00 	mov.w	lr, #0
 8000354:	3c01      	subs	r4, #1
 8000356:	f300 80ab 	bgt.w	80004b0 <__aeabi_dmul+0x238>
 800035a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800035e:	bfde      	ittt	le
 8000360:	2000      	movle	r0, #0
 8000362:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000366:	bd70      	pople	{r4, r5, r6, pc}
 8000368:	f1c4 0400 	rsb	r4, r4, #0
 800036c:	3c20      	subs	r4, #32
 800036e:	da35      	bge.n	80003dc <__aeabi_dmul+0x164>
 8000370:	340c      	adds	r4, #12
 8000372:	dc1b      	bgt.n	80003ac <__aeabi_dmul+0x134>
 8000374:	f104 0414 	add.w	r4, r4, #20
 8000378:	f1c4 0520 	rsb	r5, r4, #32
 800037c:	fa00 f305 	lsl.w	r3, r0, r5
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f205 	lsl.w	r2, r1, r5
 8000388:	ea40 0002 	orr.w	r0, r0, r2
 800038c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000390:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000398:	fa21 f604 	lsr.w	r6, r1, r4
 800039c:	eb42 0106 	adc.w	r1, r2, r6
 80003a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003a4:	bf08      	it	eq
 80003a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003aa:	bd70      	pop	{r4, r5, r6, pc}
 80003ac:	f1c4 040c 	rsb	r4, r4, #12
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f304 	lsl.w	r3, r0, r4
 80003b8:	fa20 f005 	lsr.w	r0, r0, r5
 80003bc:	fa01 f204 	lsl.w	r2, r1, r4
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003cc:	f141 0100 	adc.w	r1, r1, #0
 80003d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003d4:	bf08      	it	eq
 80003d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003da:	bd70      	pop	{r4, r5, r6, pc}
 80003dc:	f1c4 0520 	rsb	r5, r4, #32
 80003e0:	fa00 f205 	lsl.w	r2, r0, r5
 80003e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e8:	fa20 f304 	lsr.w	r3, r0, r4
 80003ec:	fa01 f205 	lsl.w	r2, r1, r5
 80003f0:	ea43 0302 	orr.w	r3, r3, r2
 80003f4:	fa21 f004 	lsr.w	r0, r1, r4
 80003f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000400:	ea20 0002 	bic.w	r0, r0, r2
 8000404:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f094 0f00 	teq	r4, #0
 8000418:	d10f      	bne.n	800043a <__aeabi_dmul+0x1c2>
 800041a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800041e:	0040      	lsls	r0, r0, #1
 8000420:	eb41 0101 	adc.w	r1, r1, r1
 8000424:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000428:	bf08      	it	eq
 800042a:	3c01      	subeq	r4, #1
 800042c:	d0f7      	beq.n	800041e <__aeabi_dmul+0x1a6>
 800042e:	ea41 0106 	orr.w	r1, r1, r6
 8000432:	f095 0f00 	teq	r5, #0
 8000436:	bf18      	it	ne
 8000438:	4770      	bxne	lr
 800043a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800043e:	0052      	lsls	r2, r2, #1
 8000440:	eb43 0303 	adc.w	r3, r3, r3
 8000444:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000448:	bf08      	it	eq
 800044a:	3d01      	subeq	r5, #1
 800044c:	d0f7      	beq.n	800043e <__aeabi_dmul+0x1c6>
 800044e:	ea43 0306 	orr.w	r3, r3, r6
 8000452:	4770      	bx	lr
 8000454:	ea94 0f0c 	teq	r4, ip
 8000458:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800045c:	bf18      	it	ne
 800045e:	ea95 0f0c 	teqne	r5, ip
 8000462:	d00c      	beq.n	800047e <__aeabi_dmul+0x206>
 8000464:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000468:	bf18      	it	ne
 800046a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800046e:	d1d1      	bne.n	8000414 <__aeabi_dmul+0x19c>
 8000470:	ea81 0103 	eor.w	r1, r1, r3
 8000474:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000478:	f04f 0000 	mov.w	r0, #0
 800047c:	bd70      	pop	{r4, r5, r6, pc}
 800047e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000482:	bf06      	itte	eq
 8000484:	4610      	moveq	r0, r2
 8000486:	4619      	moveq	r1, r3
 8000488:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800048c:	d019      	beq.n	80004c2 <__aeabi_dmul+0x24a>
 800048e:	ea94 0f0c 	teq	r4, ip
 8000492:	d102      	bne.n	800049a <__aeabi_dmul+0x222>
 8000494:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000498:	d113      	bne.n	80004c2 <__aeabi_dmul+0x24a>
 800049a:	ea95 0f0c 	teq	r5, ip
 800049e:	d105      	bne.n	80004ac <__aeabi_dmul+0x234>
 80004a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004a4:	bf1c      	itt	ne
 80004a6:	4610      	movne	r0, r2
 80004a8:	4619      	movne	r1, r3
 80004aa:	d10a      	bne.n	80004c2 <__aeabi_dmul+0x24a>
 80004ac:	ea81 0103 	eor.w	r1, r1, r3
 80004b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004b4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004bc:	f04f 0000 	mov.w	r0, #0
 80004c0:	bd70      	pop	{r4, r5, r6, pc}
 80004c2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004ca:	bd70      	pop	{r4, r5, r6, pc}

080004cc <__aeabi_drsub>:
 80004cc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e002      	b.n	80004d8 <__adddf3>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dsub>:
 80004d4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d8 <__adddf3>:
 80004d8:	b530      	push	{r4, r5, lr}
 80004da:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004de:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004e2:	ea94 0f05 	teq	r4, r5
 80004e6:	bf08      	it	eq
 80004e8:	ea90 0f02 	teqeq	r0, r2
 80004ec:	bf1f      	itttt	ne
 80004ee:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004f2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004fe:	f000 80e2 	beq.w	80006c6 <__adddf3+0x1ee>
 8000502:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000506:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800050a:	bfb8      	it	lt
 800050c:	426d      	neglt	r5, r5
 800050e:	dd0c      	ble.n	800052a <__adddf3+0x52>
 8000510:	442c      	add	r4, r5
 8000512:	ea80 0202 	eor.w	r2, r0, r2
 8000516:	ea81 0303 	eor.w	r3, r1, r3
 800051a:	ea82 0000 	eor.w	r0, r2, r0
 800051e:	ea83 0101 	eor.w	r1, r3, r1
 8000522:	ea80 0202 	eor.w	r2, r0, r2
 8000526:	ea81 0303 	eor.w	r3, r1, r3
 800052a:	2d36      	cmp	r5, #54	@ 0x36
 800052c:	bf88      	it	hi
 800052e:	bd30      	pophi	{r4, r5, pc}
 8000530:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000534:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000538:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800053c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000540:	d002      	beq.n	8000548 <__adddf3+0x70>
 8000542:	4240      	negs	r0, r0
 8000544:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000548:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800054c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000550:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000554:	d002      	beq.n	800055c <__adddf3+0x84>
 8000556:	4252      	negs	r2, r2
 8000558:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800055c:	ea94 0f05 	teq	r4, r5
 8000560:	f000 80a7 	beq.w	80006b2 <__adddf3+0x1da>
 8000564:	f1a4 0401 	sub.w	r4, r4, #1
 8000568:	f1d5 0e20 	rsbs	lr, r5, #32
 800056c:	db0d      	blt.n	800058a <__adddf3+0xb2>
 800056e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000572:	fa22 f205 	lsr.w	r2, r2, r5
 8000576:	1880      	adds	r0, r0, r2
 8000578:	f141 0100 	adc.w	r1, r1, #0
 800057c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000580:	1880      	adds	r0, r0, r2
 8000582:	fa43 f305 	asr.w	r3, r3, r5
 8000586:	4159      	adcs	r1, r3
 8000588:	e00e      	b.n	80005a8 <__adddf3+0xd0>
 800058a:	f1a5 0520 	sub.w	r5, r5, #32
 800058e:	f10e 0e20 	add.w	lr, lr, #32
 8000592:	2a01      	cmp	r2, #1
 8000594:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000598:	bf28      	it	cs
 800059a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800059e:	fa43 f305 	asr.w	r3, r3, r5
 80005a2:	18c0      	adds	r0, r0, r3
 80005a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	d507      	bpl.n	80005be <__adddf3+0xe6>
 80005ae:	f04f 0e00 	mov.w	lr, #0
 80005b2:	f1dc 0c00 	rsbs	ip, ip, #0
 80005b6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005ba:	eb6e 0101 	sbc.w	r1, lr, r1
 80005be:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005c2:	d31b      	bcc.n	80005fc <__adddf3+0x124>
 80005c4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c8:	d30c      	bcc.n	80005e4 <__adddf3+0x10c>
 80005ca:	0849      	lsrs	r1, r1, #1
 80005cc:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005d4:	f104 0401 	add.w	r4, r4, #1
 80005d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005dc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e0:	f080 809a 	bcs.w	8000718 <__adddf3+0x240>
 80005e4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e8:	bf08      	it	eq
 80005ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005ee:	f150 0000 	adcs.w	r0, r0, #0
 80005f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f6:	ea41 0105 	orr.w	r1, r1, r5
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000600:	4140      	adcs	r0, r0
 8000602:	eb41 0101 	adc.w	r1, r1, r1
 8000606:	3c01      	subs	r4, #1
 8000608:	bf28      	it	cs
 800060a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800060e:	d2e9      	bcs.n	80005e4 <__adddf3+0x10c>
 8000610:	f091 0f00 	teq	r1, #0
 8000614:	bf04      	itt	eq
 8000616:	4601      	moveq	r1, r0
 8000618:	2000      	moveq	r0, #0
 800061a:	fab1 f381 	clz	r3, r1
 800061e:	bf08      	it	eq
 8000620:	3320      	addeq	r3, #32
 8000622:	f1a3 030b 	sub.w	r3, r3, #11
 8000626:	f1b3 0220 	subs.w	r2, r3, #32
 800062a:	da0c      	bge.n	8000646 <__adddf3+0x16e>
 800062c:	320c      	adds	r2, #12
 800062e:	dd08      	ble.n	8000642 <__adddf3+0x16a>
 8000630:	f102 0c14 	add.w	ip, r2, #20
 8000634:	f1c2 020c 	rsb	r2, r2, #12
 8000638:	fa01 f00c 	lsl.w	r0, r1, ip
 800063c:	fa21 f102 	lsr.w	r1, r1, r2
 8000640:	e00c      	b.n	800065c <__adddf3+0x184>
 8000642:	f102 0214 	add.w	r2, r2, #20
 8000646:	bfd8      	it	le
 8000648:	f1c2 0c20 	rsble	ip, r2, #32
 800064c:	fa01 f102 	lsl.w	r1, r1, r2
 8000650:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000654:	bfdc      	itt	le
 8000656:	ea41 010c 	orrle.w	r1, r1, ip
 800065a:	4090      	lslle	r0, r2
 800065c:	1ae4      	subs	r4, r4, r3
 800065e:	bfa2      	ittt	ge
 8000660:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000664:	4329      	orrge	r1, r5
 8000666:	bd30      	popge	{r4, r5, pc}
 8000668:	ea6f 0404 	mvn.w	r4, r4
 800066c:	3c1f      	subs	r4, #31
 800066e:	da1c      	bge.n	80006aa <__adddf3+0x1d2>
 8000670:	340c      	adds	r4, #12
 8000672:	dc0e      	bgt.n	8000692 <__adddf3+0x1ba>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0220 	rsb	r2, r4, #32
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f302 	lsl.w	r3, r1, r2
 8000684:	ea40 0003 	orr.w	r0, r0, r3
 8000688:	fa21 f304 	lsr.w	r3, r1, r4
 800068c:	ea45 0103 	orr.w	r1, r5, r3
 8000690:	bd30      	pop	{r4, r5, pc}
 8000692:	f1c4 040c 	rsb	r4, r4, #12
 8000696:	f1c4 0220 	rsb	r2, r4, #32
 800069a:	fa20 f002 	lsr.w	r0, r0, r2
 800069e:	fa01 f304 	lsl.w	r3, r1, r4
 80006a2:	ea40 0003 	orr.w	r0, r0, r3
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	fa21 f004 	lsr.w	r0, r1, r4
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	f094 0f00 	teq	r4, #0
 80006b6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006ba:	bf06      	itte	eq
 80006bc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c0:	3401      	addeq	r4, #1
 80006c2:	3d01      	subne	r5, #1
 80006c4:	e74e      	b.n	8000564 <__adddf3+0x8c>
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf18      	it	ne
 80006cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d0:	d029      	beq.n	8000726 <__adddf3+0x24e>
 80006d2:	ea94 0f05 	teq	r4, r5
 80006d6:	bf08      	it	eq
 80006d8:	ea90 0f02 	teqeq	r0, r2
 80006dc:	d005      	beq.n	80006ea <__adddf3+0x212>
 80006de:	ea54 0c00 	orrs.w	ip, r4, r0
 80006e2:	bf04      	itt	eq
 80006e4:	4619      	moveq	r1, r3
 80006e6:	4610      	moveq	r0, r2
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	ea91 0f03 	teq	r1, r3
 80006ee:	bf1e      	ittt	ne
 80006f0:	2100      	movne	r1, #0
 80006f2:	2000      	movne	r0, #0
 80006f4:	bd30      	popne	{r4, r5, pc}
 80006f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006fa:	d105      	bne.n	8000708 <__adddf3+0x230>
 80006fc:	0040      	lsls	r0, r0, #1
 80006fe:	4149      	adcs	r1, r1
 8000700:	bf28      	it	cs
 8000702:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd30      	pop	{r4, r5, pc}
 8000708:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800070c:	bf3c      	itt	cc
 800070e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000712:	bd30      	popcc	{r4, r5, pc}
 8000714:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000718:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800071c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000720:	f04f 0000 	mov.w	r0, #0
 8000724:	bd30      	pop	{r4, r5, pc}
 8000726:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800072a:	bf1a      	itte	ne
 800072c:	4619      	movne	r1, r3
 800072e:	4610      	movne	r0, r2
 8000730:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000734:	bf1c      	itt	ne
 8000736:	460b      	movne	r3, r1
 8000738:	4602      	movne	r2, r0
 800073a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800073e:	bf06      	itte	eq
 8000740:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000744:	ea91 0f03 	teqeq	r1, r3
 8000748:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800074c:	bd30      	pop	{r4, r5, pc}
 800074e:	bf00      	nop

08000750 <__aeabi_ui2d>:
 8000750:	f090 0f00 	teq	r0, #0
 8000754:	bf04      	itt	eq
 8000756:	2100      	moveq	r1, #0
 8000758:	4770      	bxeq	lr
 800075a:	b530      	push	{r4, r5, lr}
 800075c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000760:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000764:	f04f 0500 	mov.w	r5, #0
 8000768:	f04f 0100 	mov.w	r1, #0
 800076c:	e750      	b.n	8000610 <__adddf3+0x138>
 800076e:	bf00      	nop

08000770 <__aeabi_i2d>:
 8000770:	f090 0f00 	teq	r0, #0
 8000774:	bf04      	itt	eq
 8000776:	2100      	moveq	r1, #0
 8000778:	4770      	bxeq	lr
 800077a:	b530      	push	{r4, r5, lr}
 800077c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000780:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000784:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000788:	bf48      	it	mi
 800078a:	4240      	negmi	r0, r0
 800078c:	f04f 0100 	mov.w	r1, #0
 8000790:	e73e      	b.n	8000610 <__adddf3+0x138>
 8000792:	bf00      	nop

08000794 <__aeabi_f2d>:
 8000794:	0042      	lsls	r2, r0, #1
 8000796:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800079a:	ea4f 0131 	mov.w	r1, r1, rrx
 800079e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007a2:	bf1f      	itttt	ne
 80007a4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007ac:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b0:	4770      	bxne	lr
 80007b2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007b6:	bf08      	it	eq
 80007b8:	4770      	bxeq	lr
 80007ba:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007be:	bf04      	itt	eq
 80007c0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007c4:	4770      	bxeq	lr
 80007c6:	b530      	push	{r4, r5, lr}
 80007c8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	e71c      	b.n	8000610 <__adddf3+0x138>
 80007d6:	bf00      	nop

080007d8 <__aeabi_ul2d>:
 80007d8:	ea50 0201 	orrs.w	r2, r0, r1
 80007dc:	bf08      	it	eq
 80007de:	4770      	bxeq	lr
 80007e0:	b530      	push	{r4, r5, lr}
 80007e2:	f04f 0500 	mov.w	r5, #0
 80007e6:	e00a      	b.n	80007fe <__aeabi_l2d+0x16>

080007e8 <__aeabi_l2d>:
 80007e8:	ea50 0201 	orrs.w	r2, r0, r1
 80007ec:	bf08      	it	eq
 80007ee:	4770      	bxeq	lr
 80007f0:	b530      	push	{r4, r5, lr}
 80007f2:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007f6:	d502      	bpl.n	80007fe <__aeabi_l2d+0x16>
 80007f8:	4240      	negs	r0, r0
 80007fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007fe:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000802:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000806:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800080a:	f43f aed8 	beq.w	80005be <__adddf3+0xe6>
 800080e:	f04f 0203 	mov.w	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000826:	f1c2 0320 	rsb	r3, r2, #32
 800082a:	fa00 fc03 	lsl.w	ip, r0, r3
 800082e:	fa20 f002 	lsr.w	r0, r0, r2
 8000832:	fa01 fe03 	lsl.w	lr, r1, r3
 8000836:	ea40 000e 	orr.w	r0, r0, lr
 800083a:	fa21 f102 	lsr.w	r1, r1, r2
 800083e:	4414      	add	r4, r2
 8000840:	e6bd      	b.n	80005be <__adddf3+0xe6>
 8000842:	bf00      	nop

08000844 <__aeabi_d2uiz>:
 8000844:	004a      	lsls	r2, r1, #1
 8000846:	d211      	bcs.n	800086c <__aeabi_d2uiz+0x28>
 8000848:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800084c:	d211      	bcs.n	8000872 <__aeabi_d2uiz+0x2e>
 800084e:	d50d      	bpl.n	800086c <__aeabi_d2uiz+0x28>
 8000850:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000854:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000858:	d40e      	bmi.n	8000878 <__aeabi_d2uiz+0x34>
 800085a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800085e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000862:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000866:	fa23 f002 	lsr.w	r0, r3, r2
 800086a:	4770      	bx	lr
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	4770      	bx	lr
 8000872:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000876:	d102      	bne.n	800087e <__aeabi_d2uiz+0x3a>
 8000878:	f04f 30ff 	mov.w	r0, #4294967295
 800087c:	4770      	bx	lr
 800087e:	f04f 0000 	mov.w	r0, #0
 8000882:	4770      	bx	lr

08000884 <__aeabi_uldivmod>:
 8000884:	b953      	cbnz	r3, 800089c <__aeabi_uldivmod+0x18>
 8000886:	b94a      	cbnz	r2, 800089c <__aeabi_uldivmod+0x18>
 8000888:	2900      	cmp	r1, #0
 800088a:	bf08      	it	eq
 800088c:	2800      	cmpeq	r0, #0
 800088e:	bf1c      	itt	ne
 8000890:	f04f 31ff 	movne.w	r1, #4294967295
 8000894:	f04f 30ff 	movne.w	r0, #4294967295
 8000898:	f000 b9b0 	b.w	8000bfc <__aeabi_idiv0>
 800089c:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008a4:	f000 f806 	bl	80008b4 <__udivmoddi4>
 80008a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b0:	b004      	add	sp, #16
 80008b2:	4770      	bx	lr

080008b4 <__udivmoddi4>:
 80008b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008b8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80008ba:	4688      	mov	r8, r1
 80008bc:	4604      	mov	r4, r0
 80008be:	468e      	mov	lr, r1
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d14a      	bne.n	800095a <__udivmoddi4+0xa6>
 80008c4:	428a      	cmp	r2, r1
 80008c6:	4617      	mov	r7, r2
 80008c8:	d95f      	bls.n	800098a <__udivmoddi4+0xd6>
 80008ca:	fab2 f682 	clz	r6, r2
 80008ce:	b14e      	cbz	r6, 80008e4 <__udivmoddi4+0x30>
 80008d0:	f1c6 0320 	rsb	r3, r6, #32
 80008d4:	fa01 fe06 	lsl.w	lr, r1, r6
 80008d8:	40b7      	lsls	r7, r6
 80008da:	40b4      	lsls	r4, r6
 80008dc:	fa20 f303 	lsr.w	r3, r0, r3
 80008e0:	ea43 0e0e 	orr.w	lr, r3, lr
 80008e4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80008e8:	fa1f fc87 	uxth.w	ip, r7
 80008ec:	0c23      	lsrs	r3, r4, #16
 80008ee:	fbbe f1f8 	udiv	r1, lr, r8
 80008f2:	fb08 ee11 	mls	lr, r8, r1, lr
 80008f6:	fb01 f20c 	mul.w	r2, r1, ip
 80008fa:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80008fe:	429a      	cmp	r2, r3
 8000900:	d907      	bls.n	8000912 <__udivmoddi4+0x5e>
 8000902:	18fb      	adds	r3, r7, r3
 8000904:	f101 30ff 	add.w	r0, r1, #4294967295
 8000908:	d202      	bcs.n	8000910 <__udivmoddi4+0x5c>
 800090a:	429a      	cmp	r2, r3
 800090c:	f200 8154 	bhi.w	8000bb8 <__udivmoddi4+0x304>
 8000910:	4601      	mov	r1, r0
 8000912:	1a9b      	subs	r3, r3, r2
 8000914:	b2a2      	uxth	r2, r4
 8000916:	fbb3 f0f8 	udiv	r0, r3, r8
 800091a:	fb08 3310 	mls	r3, r8, r0, r3
 800091e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000922:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000926:	4594      	cmp	ip, r2
 8000928:	d90b      	bls.n	8000942 <__udivmoddi4+0x8e>
 800092a:	18ba      	adds	r2, r7, r2
 800092c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000930:	bf2c      	ite	cs
 8000932:	2401      	movcs	r4, #1
 8000934:	2400      	movcc	r4, #0
 8000936:	4594      	cmp	ip, r2
 8000938:	d902      	bls.n	8000940 <__udivmoddi4+0x8c>
 800093a:	2c00      	cmp	r4, #0
 800093c:	f000 813f 	beq.w	8000bbe <__udivmoddi4+0x30a>
 8000940:	4618      	mov	r0, r3
 8000942:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000946:	eba2 020c 	sub.w	r2, r2, ip
 800094a:	2100      	movs	r1, #0
 800094c:	b11d      	cbz	r5, 8000956 <__udivmoddi4+0xa2>
 800094e:	40f2      	lsrs	r2, r6
 8000950:	2300      	movs	r3, #0
 8000952:	e9c5 2300 	strd	r2, r3, [r5]
 8000956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800095a:	428b      	cmp	r3, r1
 800095c:	d905      	bls.n	800096a <__udivmoddi4+0xb6>
 800095e:	b10d      	cbz	r5, 8000964 <__udivmoddi4+0xb0>
 8000960:	e9c5 0100 	strd	r0, r1, [r5]
 8000964:	2100      	movs	r1, #0
 8000966:	4608      	mov	r0, r1
 8000968:	e7f5      	b.n	8000956 <__udivmoddi4+0xa2>
 800096a:	fab3 f183 	clz	r1, r3
 800096e:	2900      	cmp	r1, #0
 8000970:	d14e      	bne.n	8000a10 <__udivmoddi4+0x15c>
 8000972:	4543      	cmp	r3, r8
 8000974:	f0c0 8112 	bcc.w	8000b9c <__udivmoddi4+0x2e8>
 8000978:	4282      	cmp	r2, r0
 800097a:	f240 810f 	bls.w	8000b9c <__udivmoddi4+0x2e8>
 800097e:	4608      	mov	r0, r1
 8000980:	2d00      	cmp	r5, #0
 8000982:	d0e8      	beq.n	8000956 <__udivmoddi4+0xa2>
 8000984:	e9c5 4e00 	strd	r4, lr, [r5]
 8000988:	e7e5      	b.n	8000956 <__udivmoddi4+0xa2>
 800098a:	2a00      	cmp	r2, #0
 800098c:	f000 80ac 	beq.w	8000ae8 <__udivmoddi4+0x234>
 8000990:	fab2 f682 	clz	r6, r2
 8000994:	2e00      	cmp	r6, #0
 8000996:	f040 80bb 	bne.w	8000b10 <__udivmoddi4+0x25c>
 800099a:	1a8b      	subs	r3, r1, r2
 800099c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80009a0:	b2bc      	uxth	r4, r7
 80009a2:	2101      	movs	r1, #1
 80009a4:	0c02      	lsrs	r2, r0, #16
 80009a6:	b280      	uxth	r0, r0
 80009a8:	fbb3 fcfe 	udiv	ip, r3, lr
 80009ac:	fb0e 331c 	mls	r3, lr, ip, r3
 80009b0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80009b4:	fb04 f20c 	mul.w	r2, r4, ip
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d90e      	bls.n	80009da <__udivmoddi4+0x126>
 80009bc:	18fb      	adds	r3, r7, r3
 80009be:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009c2:	bf2c      	ite	cs
 80009c4:	f04f 0901 	movcs.w	r9, #1
 80009c8:	f04f 0900 	movcc.w	r9, #0
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d903      	bls.n	80009d8 <__udivmoddi4+0x124>
 80009d0:	f1b9 0f00 	cmp.w	r9, #0
 80009d4:	f000 80ec 	beq.w	8000bb0 <__udivmoddi4+0x2fc>
 80009d8:	46c4      	mov	ip, r8
 80009da:	1a9b      	subs	r3, r3, r2
 80009dc:	fbb3 f8fe 	udiv	r8, r3, lr
 80009e0:	fb0e 3318 	mls	r3, lr, r8, r3
 80009e4:	fb04 f408 	mul.w	r4, r4, r8
 80009e8:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80009ec:	4294      	cmp	r4, r2
 80009ee:	d90b      	bls.n	8000a08 <__udivmoddi4+0x154>
 80009f0:	18ba      	adds	r2, r7, r2
 80009f2:	f108 33ff 	add.w	r3, r8, #4294967295
 80009f6:	bf2c      	ite	cs
 80009f8:	2001      	movcs	r0, #1
 80009fa:	2000      	movcc	r0, #0
 80009fc:	4294      	cmp	r4, r2
 80009fe:	d902      	bls.n	8000a06 <__udivmoddi4+0x152>
 8000a00:	2800      	cmp	r0, #0
 8000a02:	f000 80d1 	beq.w	8000ba8 <__udivmoddi4+0x2f4>
 8000a06:	4698      	mov	r8, r3
 8000a08:	1b12      	subs	r2, r2, r4
 8000a0a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000a0e:	e79d      	b.n	800094c <__udivmoddi4+0x98>
 8000a10:	f1c1 0620 	rsb	r6, r1, #32
 8000a14:	408b      	lsls	r3, r1
 8000a16:	fa08 f401 	lsl.w	r4, r8, r1
 8000a1a:	fa00 f901 	lsl.w	r9, r0, r1
 8000a1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a22:	fa28 f806 	lsr.w	r8, r8, r6
 8000a26:	408a      	lsls	r2, r1
 8000a28:	431f      	orrs	r7, r3
 8000a2a:	fa20 f306 	lsr.w	r3, r0, r6
 8000a2e:	0c38      	lsrs	r0, r7, #16
 8000a30:	4323      	orrs	r3, r4
 8000a32:	fa1f fc87 	uxth.w	ip, r7
 8000a36:	0c1c      	lsrs	r4, r3, #16
 8000a38:	fbb8 fef0 	udiv	lr, r8, r0
 8000a3c:	fb00 881e 	mls	r8, r0, lr, r8
 8000a40:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000a44:	fb0e f80c 	mul.w	r8, lr, ip
 8000a48:	45a0      	cmp	r8, r4
 8000a4a:	d90e      	bls.n	8000a6a <__udivmoddi4+0x1b6>
 8000a4c:	193c      	adds	r4, r7, r4
 8000a4e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000a52:	bf2c      	ite	cs
 8000a54:	f04f 0b01 	movcs.w	fp, #1
 8000a58:	f04f 0b00 	movcc.w	fp, #0
 8000a5c:	45a0      	cmp	r8, r4
 8000a5e:	d903      	bls.n	8000a68 <__udivmoddi4+0x1b4>
 8000a60:	f1bb 0f00 	cmp.w	fp, #0
 8000a64:	f000 80b8 	beq.w	8000bd8 <__udivmoddi4+0x324>
 8000a68:	46d6      	mov	lr, sl
 8000a6a:	eba4 0408 	sub.w	r4, r4, r8
 8000a6e:	fa1f f883 	uxth.w	r8, r3
 8000a72:	fbb4 f3f0 	udiv	r3, r4, r0
 8000a76:	fb00 4413 	mls	r4, r0, r3, r4
 8000a7a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a7e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000a82:	45a4      	cmp	ip, r4
 8000a84:	d90e      	bls.n	8000aa4 <__udivmoddi4+0x1f0>
 8000a86:	193c      	adds	r4, r7, r4
 8000a88:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a8c:	bf2c      	ite	cs
 8000a8e:	f04f 0801 	movcs.w	r8, #1
 8000a92:	f04f 0800 	movcc.w	r8, #0
 8000a96:	45a4      	cmp	ip, r4
 8000a98:	d903      	bls.n	8000aa2 <__udivmoddi4+0x1ee>
 8000a9a:	f1b8 0f00 	cmp.w	r8, #0
 8000a9e:	f000 809f 	beq.w	8000be0 <__udivmoddi4+0x32c>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000aa8:	eba4 040c 	sub.w	r4, r4, ip
 8000aac:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ab0:	4564      	cmp	r4, ip
 8000ab2:	4673      	mov	r3, lr
 8000ab4:	46e0      	mov	r8, ip
 8000ab6:	d302      	bcc.n	8000abe <__udivmoddi4+0x20a>
 8000ab8:	d107      	bne.n	8000aca <__udivmoddi4+0x216>
 8000aba:	45f1      	cmp	r9, lr
 8000abc:	d205      	bcs.n	8000aca <__udivmoddi4+0x216>
 8000abe:	ebbe 0302 	subs.w	r3, lr, r2
 8000ac2:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ac6:	3801      	subs	r0, #1
 8000ac8:	46e0      	mov	r8, ip
 8000aca:	b15d      	cbz	r5, 8000ae4 <__udivmoddi4+0x230>
 8000acc:	ebb9 0203 	subs.w	r2, r9, r3
 8000ad0:	eb64 0408 	sbc.w	r4, r4, r8
 8000ad4:	fa04 f606 	lsl.w	r6, r4, r6
 8000ad8:	fa22 f301 	lsr.w	r3, r2, r1
 8000adc:	40cc      	lsrs	r4, r1
 8000ade:	431e      	orrs	r6, r3
 8000ae0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	e736      	b.n	8000956 <__udivmoddi4+0xa2>
 8000ae8:	fbb1 fcf2 	udiv	ip, r1, r2
 8000aec:	0c01      	lsrs	r1, r0, #16
 8000aee:	4614      	mov	r4, r2
 8000af0:	b280      	uxth	r0, r0
 8000af2:	4696      	mov	lr, r2
 8000af4:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000af8:	2620      	movs	r6, #32
 8000afa:	4690      	mov	r8, r2
 8000afc:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000b00:	4610      	mov	r0, r2
 8000b02:	fbb1 f1f2 	udiv	r1, r1, r2
 8000b06:	eba3 0308 	sub.w	r3, r3, r8
 8000b0a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b0e:	e74b      	b.n	80009a8 <__udivmoddi4+0xf4>
 8000b10:	40b7      	lsls	r7, r6
 8000b12:	f1c6 0320 	rsb	r3, r6, #32
 8000b16:	fa01 f206 	lsl.w	r2, r1, r6
 8000b1a:	fa21 f803 	lsr.w	r8, r1, r3
 8000b1e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b22:	fa20 f303 	lsr.w	r3, r0, r3
 8000b26:	b2bc      	uxth	r4, r7
 8000b28:	40b0      	lsls	r0, r6
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	0c02      	lsrs	r2, r0, #16
 8000b2e:	0c19      	lsrs	r1, r3, #16
 8000b30:	b280      	uxth	r0, r0
 8000b32:	fbb8 f9fe 	udiv	r9, r8, lr
 8000b36:	fb0e 8819 	mls	r8, lr, r9, r8
 8000b3a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000b3e:	fb09 f804 	mul.w	r8, r9, r4
 8000b42:	4588      	cmp	r8, r1
 8000b44:	d951      	bls.n	8000bea <__udivmoddi4+0x336>
 8000b46:	1879      	adds	r1, r7, r1
 8000b48:	f109 3cff 	add.w	ip, r9, #4294967295
 8000b4c:	bf2c      	ite	cs
 8000b4e:	f04f 0a01 	movcs.w	sl, #1
 8000b52:	f04f 0a00 	movcc.w	sl, #0
 8000b56:	4588      	cmp	r8, r1
 8000b58:	d902      	bls.n	8000b60 <__udivmoddi4+0x2ac>
 8000b5a:	f1ba 0f00 	cmp.w	sl, #0
 8000b5e:	d031      	beq.n	8000bc4 <__udivmoddi4+0x310>
 8000b60:	eba1 0108 	sub.w	r1, r1, r8
 8000b64:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b68:	fb09 f804 	mul.w	r8, r9, r4
 8000b6c:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b76:	4543      	cmp	r3, r8
 8000b78:	d235      	bcs.n	8000be6 <__udivmoddi4+0x332>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b80:	bf2c      	ite	cs
 8000b82:	f04f 0a01 	movcs.w	sl, #1
 8000b86:	f04f 0a00 	movcc.w	sl, #0
 8000b8a:	4543      	cmp	r3, r8
 8000b8c:	d2bb      	bcs.n	8000b06 <__udivmoddi4+0x252>
 8000b8e:	f1ba 0f00 	cmp.w	sl, #0
 8000b92:	d1b8      	bne.n	8000b06 <__udivmoddi4+0x252>
 8000b94:	f1a9 0102 	sub.w	r1, r9, #2
 8000b98:	443b      	add	r3, r7
 8000b9a:	e7b4      	b.n	8000b06 <__udivmoddi4+0x252>
 8000b9c:	1a84      	subs	r4, r0, r2
 8000b9e:	eb68 0203 	sbc.w	r2, r8, r3
 8000ba2:	2001      	movs	r0, #1
 8000ba4:	4696      	mov	lr, r2
 8000ba6:	e6eb      	b.n	8000980 <__udivmoddi4+0xcc>
 8000ba8:	443a      	add	r2, r7
 8000baa:	f1a8 0802 	sub.w	r8, r8, #2
 8000bae:	e72b      	b.n	8000a08 <__udivmoddi4+0x154>
 8000bb0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bb4:	443b      	add	r3, r7
 8000bb6:	e710      	b.n	80009da <__udivmoddi4+0x126>
 8000bb8:	3902      	subs	r1, #2
 8000bba:	443b      	add	r3, r7
 8000bbc:	e6a9      	b.n	8000912 <__udivmoddi4+0x5e>
 8000bbe:	443a      	add	r2, r7
 8000bc0:	3802      	subs	r0, #2
 8000bc2:	e6be      	b.n	8000942 <__udivmoddi4+0x8e>
 8000bc4:	eba7 0808 	sub.w	r8, r7, r8
 8000bc8:	f1a9 0c02 	sub.w	ip, r9, #2
 8000bcc:	4441      	add	r1, r8
 8000bce:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bd2:	fb09 f804 	mul.w	r8, r9, r4
 8000bd6:	e7c9      	b.n	8000b6c <__udivmoddi4+0x2b8>
 8000bd8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000bdc:	443c      	add	r4, r7
 8000bde:	e744      	b.n	8000a6a <__udivmoddi4+0x1b6>
 8000be0:	3b02      	subs	r3, #2
 8000be2:	443c      	add	r4, r7
 8000be4:	e75e      	b.n	8000aa4 <__udivmoddi4+0x1f0>
 8000be6:	4649      	mov	r1, r9
 8000be8:	e78d      	b.n	8000b06 <__udivmoddi4+0x252>
 8000bea:	eba1 0108 	sub.w	r1, r1, r8
 8000bee:	46cc      	mov	ip, r9
 8000bf0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bf4:	fb09 f804 	mul.w	r8, r9, r4
 8000bf8:	e7b8      	b.n	8000b6c <__udivmoddi4+0x2b8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_idiv0>:
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c04:	f000 fde0 	bl	80017c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000c08:	f000 f880 	bl	8000d0c <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000c0c:	f000 f832 	bl	8000c74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c10:	f000 f8ca 	bl	8000da8 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000c14:	f000 f886 	bl	8000d24 <MX_ICACHE_Init>
  MX_USB_DRD_FS_HCD_Init();
 8000c18:	f000 f898 	bl	8000d4c <MX_USB_DRD_FS_HCD_Init>
  /* USER CODE BEGIN 2 */
  MX_FATFS_Init();
 8000c1c:	f00a f934 	bl	800ae88 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8000c20:	f010 fb9e 	bl	8011360 <MX_USB_HOST_Init>
  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8000c24:	2000      	movs	r0, #0
 8000c26:	f000 fc19 	bl	800145c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f000 fc51 	bl	80014d4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000c32:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <main+0x70>)
 8000c34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c38:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c70 <main+0x70>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000c40:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <main+0x70>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000c46:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <main+0x70>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000c4c:	4b08      	ldr	r3, [pc, #32]	@ (8000c70 <main+0x70>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000c52:	4907      	ldr	r1, [pc, #28]	@ (8000c70 <main+0x70>)
 8000c54:	2000      	movs	r0, #0
 8000c56:	f000 fcd7 	bl	8001608 <BSP_COM_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <main+0x64>
  {
    Error_Handler();
 8000c60:	f000 fa30 	bl	80010c4 <Error_Handler>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MX_USB_HOST_Process();
 8000c64:	f010 fba2 	bl	80113ac <MX_USB_HOST_Process>
	  MyUSBUserFnc();
 8000c68:	f000 fa0a 	bl	8001080 <MyUSBUserFnc>
	  MX_USB_HOST_Process();
 8000c6c:	bf00      	nop
 8000c6e:	e7f9      	b.n	8000c64 <main+0x64>
 8000c70:	200000b8 	.word	0x200000b8

08000c74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b09e      	sub	sp, #120	@ 0x78
 8000c78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c7a:	f107 0318 	add.w	r3, r7, #24
 8000c7e:	2260      	movs	r2, #96	@ 0x60
 8000c80:	2100      	movs	r1, #0
 8000c82:	4618      	mov	r0, r3
 8000c84:	f011 f8f8 	bl	8011e78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c88:	463b      	mov	r3, r7
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	605a      	str	r2, [r3, #4]
 8000c90:	609a      	str	r2, [r3, #8]
 8000c92:	60da      	str	r2, [r3, #12]
 8000c94:	611a      	str	r2, [r3, #16]
 8000c96:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE3) != HAL_OK)
 8000c98:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000c9c:	f004 fd14 	bl	80056c8 <HAL_PWREx_ControlVoltageScaling>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000ca6:	f000 fa0d 	bl	80010c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 8000caa:	2330      	movs	r3, #48	@ 0x30
 8000cac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000cae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cb2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000cb8:	2310      	movs	r3, #16
 8000cba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc4:	f107 0318 	add.w	r3, r7, #24
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f004 fde9 	bl	80058a0 <HAL_RCC_OscConfig>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000cd4:	f000 f9f6 	bl	80010c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd8:	231f      	movs	r3, #31
 8000cda:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cf0:	463b      	mov	r3, r7
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f005 fcaf 	bl	8006658 <HAL_RCC_ClockConfig>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d00:	f000 f9e0 	bl	80010c4 <Error_Handler>
  }
}
 8000d04:	bf00      	nop
 8000d06:	3778      	adds	r7, #120	@ 0x78
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000d10:	2002      	movs	r0, #2
 8000d12:	f004 fd65 	bl	80057e0 <HAL_PWREx_ConfigSupply>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <SystemPower_Config+0x14>
  {
    Error_Handler();
 8000d1c:	f000 f9d2 	bl	80010c4 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f004 fc9d 	bl	8005668 <HAL_ICACHE_ConfigAssociativityMode>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000d34:	f000 f9c6 	bl	80010c4 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000d38:	f004 fcb6 	bl	80056a8 <HAL_ICACHE_Enable>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000d42:	f000 f9bf 	bl	80010c4 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <MX_USB_DRD_FS_HCD_Init>:
  * @brief USB_DRD_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_DRD_FS_HCD_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_DRD_FS_Init 0 */

  /* USER CODE BEGIN USB_DRD_FS_Init 1 */

  /* USER CODE END USB_DRD_FS_Init 1 */
  hhcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8000d50:	4b13      	ldr	r3, [pc, #76]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d52:	4a14      	ldr	r2, [pc, #80]	@ (8000da4 <MX_USB_DRD_FS_HCD_Init+0x58>)
 8000d54:	601a      	str	r2, [r3, #0]
  hhcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8000d56:	4b12      	ldr	r3, [pc, #72]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d58:	2208      	movs	r2, #8
 8000d5a:	711a      	strb	r2, [r3, #4]
  hhcd_USB_DRD_FS.Init.Host_channels = 8;
 8000d5c:	4b10      	ldr	r3, [pc, #64]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d5e:	2208      	movs	r2, #8
 8000d60:	715a      	strb	r2, [r3, #5]
  hhcd_USB_DRD_FS.Init.speed = HCD_SPEED_FULL;
 8000d62:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	71da      	strb	r2, [r3, #7]
  hhcd_USB_DRD_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8000d68:	4b0d      	ldr	r3, [pc, #52]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	729a      	strb	r2, [r3, #10]
  hhcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8000d74:	4b0a      	ldr	r3, [pc, #40]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	72da      	strb	r2, [r3, #11]
  hhcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8000d7a:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	739a      	strb	r2, [r3, #14]
  hhcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8000d80:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	73da      	strb	r2, [r3, #15]
  hhcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8000d86:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_DRD_FS) != HAL_OK)
 8000d8c:	4804      	ldr	r0, [pc, #16]	@ (8000da0 <MX_USB_DRD_FS_HCD_Init+0x54>)
 8000d8e:	f001 faab 	bl	80022e8 <HAL_HCD_Init>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_USB_DRD_FS_HCD_Init+0x50>
  {
    Error_Handler();
 8000d98:	f000 f994 	bl	80010c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DRD_FS_Init 2 */

  /* USER CODE END USB_DRD_FS_Init 2 */

}
 8000d9c:	bf00      	nop
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	200000c8 	.word	0x200000c8
 8000da4:	40016000 	.word	0x40016000

08000da8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd8 <MX_GPIO_Init+0x30>)
 8000db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000db4:	4a08      	ldr	r2, [pc, #32]	@ (8000dd8 <MX_GPIO_Init+0x30>)
 8000db6:	f043 0301 	orr.w	r3, r3, #1
 8000dba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000dbe:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <MX_GPIO_Init+0x30>)
 8000dc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	607b      	str	r3, [r7, #4]
 8000dca:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	46020c00 	.word	0x46020c00

08000ddc <ETX_MSC_ProcessUsbDevice>:
//  return ch;
//}


static FRESULT ETX_MSC_ProcessUsbDevice(void)
{
 8000ddc:	b5b0      	push	{r4, r5, r7, lr}
 8000dde:	f5ad 5d04 	sub.w	sp, sp, #8448	@ 0x2100
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
  FATFS     UsbDiskFatFs;                                 /* File system object for USB disk logical drive */
  char      UsbDiskPath[4] = {0};                         /* USB Host logical drive path */
 8000de6:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8000dea:	f103 0310 	add.w	r3, r3, #16
 8000dee:	461a      	mov	r2, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	f842 3c44 	str.w	r3, [r2, #-68]
  FIL       file;                                         /* File object */
  FRESULT   res;                                          /* FatFs function common result code */
  uint32_t  total_space, free_space;                      /* Total Space and Free Space */
  DWORD     fre_clust;                                    /* Freee Cluster */
  uint32_t  byteswritten, bytesread;                      /* File write/read counts */
  uint8_t   wr_data[] = "Welcome to EmbeTronicX!!!";      /* Data buffer */
 8000df6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000dfa:	4a99      	ldr	r2, [pc, #612]	@ (8001060 <ETX_MSC_ProcessUsbDevice+0x284>)
 8000dfc:	f1a3 049c 	sub.w	r4, r3, #156	@ 0x9c
 8000e00:	4615      	mov	r5, r2
 8000e02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e06:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e0a:	c403      	stmia	r4!, {r0, r1}
 8000e0c:	8022      	strh	r2, [r4, #0]
  uint8_t   rd_data[100];                                 /* Read buffer */
  char      file_name[] = "temp.txt";                     /* File name */
 8000e0e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000e16:	4a93      	ldr	r2, [pc, #588]	@ (8001064 <ETX_MSC_ProcessUsbDevice+0x288>)
 8000e18:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e1a:	c303      	stmia	r3!, {r0, r1}
 8000e1c:	701a      	strb	r2, [r3, #0]

  do
  {
    /* Register the file system object to the FatFs module */
    res = f_mount( &UsbDiskFatFs, (TCHAR const*)UsbDiskPath, 0 );
 8000e1e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8000e22:	f103 0310 	add.w	r3, r3, #16
 8000e26:	3b04      	subs	r3, #4
 8000e28:	f507 5086 	add.w	r0, r7, #4288	@ 0x10c0
 8000e2c:	f100 0010 	add.w	r0, r0, #16
 8000e30:	2200      	movs	r2, #0
 8000e32:	4619      	mov	r1, r3
 8000e34:	f00f fb94 	bl	8010560 <f_mount>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	f507 5204 	add.w	r2, r7, #8448	@ 0x2100
 8000e3e:	f102 020f 	add.w	r2, r2, #15
 8000e42:	7013      	strb	r3, [r2, #0]
    if( res != FR_OK )
 8000e44:	f507 5304 	add.w	r3, r7, #8448	@ 0x2100
 8000e48:	f103 030f 	add.w	r3, r3, #15
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 80df 	bne.w	8001012 <ETX_MSC_ProcessUsbDevice+0x236>
      /* FatFs Init Error */
      break;
    }

    /* Check the Free Space */
    FATFS *fatFs = &UsbDiskFatFs;
 8000e54:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e58:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000e5c:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8000e60:	f102 0210 	add.w	r2, r2, #16
 8000e64:	601a      	str	r2, [r3, #0]
    f_getfree("", &fre_clust, &fatFs);
 8000e66:	f107 0210 	add.w	r2, r7, #16
 8000e6a:	3a10      	subs	r2, #16
 8000e6c:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000e70:	3b38      	subs	r3, #56	@ 0x38
 8000e72:	4619      	mov	r1, r3
 8000e74:	487c      	ldr	r0, [pc, #496]	@ (8001068 <ETX_MSC_ProcessUsbDevice+0x28c>)
 8000e76:	f010 f91c 	bl	80110b2 <f_getfree>
    total_space = (uint32_t)((UsbDiskFatFs.n_fatent - 2) * UsbDiskFatFs.csize * 0.5);
 8000e7a:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8000e7e:	f103 0310 	add.w	r3, r3, #16
 8000e82:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8000e86:	3b02      	subs	r3, #2
 8000e88:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8000e8c:	f102 0210 	add.w	r2, r2, #16
 8000e90:	f832 2c36 	ldrh.w	r2, [r2, #-54]
 8000e94:	fb02 f303 	mul.w	r3, r2, r3
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fc59 	bl	8000750 <__aeabi_ui2d>
 8000e9e:	f04f 0200 	mov.w	r2, #0
 8000ea2:	4b72      	ldr	r3, [pc, #456]	@ (800106c <ETX_MSC_ProcessUsbDevice+0x290>)
 8000ea4:	f7ff f9e8 	bl	8000278 <__aeabi_dmul>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	460b      	mov	r3, r1
 8000eac:	4610      	mov	r0, r2
 8000eae:	4619      	mov	r1, r3
 8000eb0:	f7ff fcc8 	bl	8000844 <__aeabi_d2uiz>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	f507 5204 	add.w	r2, r7, #8448	@ 0x2100
 8000eba:	f102 0208 	add.w	r2, r2, #8
 8000ebe:	6013      	str	r3, [r2, #0]
    free_space = (uint32_t)(fre_clust * UsbDiskFatFs.csize * 0.5);
 8000ec0:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8000ec4:	f103 0310 	add.w	r3, r3, #16
 8000ec8:	f833 3c36 	ldrh.w	r3, [r3, #-54]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ed2:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8000ed6:	fb02 f303 	mul.w	r3, r2, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fc38 	bl	8000750 <__aeabi_ui2d>
 8000ee0:	f04f 0200 	mov.w	r2, #0
 8000ee4:	4b61      	ldr	r3, [pc, #388]	@ (800106c <ETX_MSC_ProcessUsbDevice+0x290>)
 8000ee6:	f7ff f9c7 	bl	8000278 <__aeabi_dmul>
 8000eea:	4602      	mov	r2, r0
 8000eec:	460b      	mov	r3, r1
 8000eee:	4610      	mov	r0, r2
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f7ff fca7 	bl	8000844 <__aeabi_d2uiz>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	f507 5204 	add.w	r2, r7, #8448	@ 0x2100
 8000efc:	f102 0204 	add.w	r2, r2, #4
 8000f00:	6013      	str	r3, [r2, #0]
    printf("USB Device Total Space = %lu MB\n", total_space/1024);
 8000f02:	f507 5304 	add.w	r3, r7, #8448	@ 0x2100
 8000f06:	f103 0308 	add.w	r3, r3, #8
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	0a9b      	lsrs	r3, r3, #10
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4857      	ldr	r0, [pc, #348]	@ (8001070 <ETX_MSC_ProcessUsbDevice+0x294>)
 8000f12:	f010 fe61 	bl	8011bd8 <iprintf>
    printf("USB Device Free Space  = %lu MB\n", free_space/1024);
 8000f16:	f507 5304 	add.w	r3, r7, #8448	@ 0x2100
 8000f1a:	f103 0304 	add.w	r3, r3, #4
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	0a9b      	lsrs	r3, r3, #10
 8000f22:	4619      	mov	r1, r3
 8000f24:	4853      	ldr	r0, [pc, #332]	@ (8001074 <ETX_MSC_ProcessUsbDevice+0x298>)
 8000f26:	f010 fe57 	bl	8011bd8 <iprintf>

    /* Create a new text file with write access */
    res = f_open( &file, file_name, ( FA_CREATE_ALWAYS | FA_WRITE ) );
 8000f2a:	f107 0110 	add.w	r1, r7, #16
 8000f2e:	390c      	subs	r1, #12
 8000f30:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000f34:	3b34      	subs	r3, #52	@ 0x34
 8000f36:	220a      	movs	r2, #10
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f00f fb57 	bl	80105ec <f_open>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	f507 5204 	add.w	r2, r7, #8448	@ 0x2100
 8000f44:	f102 020f 	add.w	r2, r2, #15
 8000f48:	7013      	strb	r3, [r2, #0]
    if( res != FR_OK )
 8000f4a:	f507 5304 	add.w	r3, r7, #8448	@ 0x2100
 8000f4e:	f103 030f 	add.w	r3, r3, #15
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d15e      	bne.n	8001016 <ETX_MSC_ProcessUsbDevice+0x23a>
      /* File Open Error */
      break;
    }

    /* Write the data to the text file */
    res = f_write( &file, wr_data, sizeof(wr_data), (void *)&byteswritten );
 8000f58:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000f5c:	3b3c      	subs	r3, #60	@ 0x3c
 8000f5e:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8000f62:	391c      	subs	r1, #28
 8000f64:	f107 00d0 	add.w	r0, r7, #208	@ 0xd0
 8000f68:	3834      	subs	r0, #52	@ 0x34
 8000f6a:	221a      	movs	r2, #26
 8000f6c:	f00f fe65 	bl	8010c3a <f_write>
 8000f70:	4603      	mov	r3, r0
 8000f72:	f507 5204 	add.w	r2, r7, #8448	@ 0x2100
 8000f76:	f102 020f 	add.w	r2, r2, #15
 8000f7a:	7013      	strb	r3, [r2, #0]

    /* Close the opened file */
    f_close( &file );
 8000f7c:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000f80:	3b34      	subs	r3, #52	@ 0x34
 8000f82:	4618      	mov	r0, r3
 8000f84:	f010 f86b 	bl	801105e <f_close>

    if( res != FR_OK )
 8000f88:	f507 5304 	add.w	r3, r7, #8448	@ 0x2100
 8000f8c:	f103 030f 	add.w	r3, r3, #15
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d141      	bne.n	800101a <ETX_MSC_ProcessUsbDevice+0x23e>
    {
      /* File write Error */
      break;
    }

    printf("Data written to the USD Device\n");
 8000f96:	4838      	ldr	r0, [pc, #224]	@ (8001078 <ETX_MSC_ProcessUsbDevice+0x29c>)
 8000f98:	f010 fe8e 	bl	8011cb8 <puts>

    /* Open the text file object with read access */
    res = f_open( &file, file_name, FA_READ );
 8000f9c:	f107 0110 	add.w	r1, r7, #16
 8000fa0:	390c      	subs	r1, #12
 8000fa2:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000fa6:	3b34      	subs	r3, #52	@ 0x34
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4618      	mov	r0, r3
 8000fac:	f00f fb1e 	bl	80105ec <f_open>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	f507 5204 	add.w	r2, r7, #8448	@ 0x2100
 8000fb6:	f102 020f 	add.w	r2, r2, #15
 8000fba:	7013      	strb	r3, [r2, #0]
    if( res != FR_OK )
 8000fbc:	f507 5304 	add.w	r3, r7, #8448	@ 0x2100
 8000fc0:	f103 030f 	add.w	r3, r3, #15
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d129      	bne.n	800101e <ETX_MSC_ProcessUsbDevice+0x242>
      /* File Open Error */
      break;
    }

    /* Read data from the file */
    res = f_read( &file, rd_data, sizeof(wr_data), (void *)&bytesread);
 8000fca:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000fce:	f107 0110 	add.w	r1, r7, #16
 8000fd2:	f107 00d0 	add.w	r0, r7, #208	@ 0xd0
 8000fd6:	3834      	subs	r0, #52	@ 0x34
 8000fd8:	221a      	movs	r2, #26
 8000fda:	f00f fccf 	bl	801097c <f_read>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	f507 5204 	add.w	r2, r7, #8448	@ 0x2100
 8000fe4:	f102 020f 	add.w	r2, r2, #15
 8000fe8:	7013      	strb	r3, [r2, #0]

    /* Close the file */
    f_close(&file);
 8000fea:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000fee:	3b34      	subs	r3, #52	@ 0x34
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f010 f834 	bl	801105e <f_close>

    if(res != FR_OK)
 8000ff6:	f507 5304 	add.w	r3, r7, #8448	@ 0x2100
 8000ffa:	f103 030f 	add.w	r3, r3, #15
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d10e      	bne.n	8001022 <ETX_MSC_ProcessUsbDevice+0x246>
      /* File Read Error */
      break;
    }

    /* Print the data */
    printf("Read Data : %s\n", rd_data);
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	4619      	mov	r1, r3
 800100a:	481c      	ldr	r0, [pc, #112]	@ (800107c <ETX_MSC_ProcessUsbDevice+0x2a0>)
 800100c:	f010 fde4 	bl	8011bd8 <iprintf>
 8001010:	e008      	b.n	8001024 <ETX_MSC_ProcessUsbDevice+0x248>
      break;
 8001012:	bf00      	nop
 8001014:	e006      	b.n	8001024 <ETX_MSC_ProcessUsbDevice+0x248>
      break;
 8001016:	bf00      	nop
 8001018:	e004      	b.n	8001024 <ETX_MSC_ProcessUsbDevice+0x248>
      break;
 800101a:	bf00      	nop
 800101c:	e002      	b.n	8001024 <ETX_MSC_ProcessUsbDevice+0x248>
      break;
 800101e:	bf00      	nop
 8001020:	e000      	b.n	8001024 <ETX_MSC_ProcessUsbDevice+0x248>
      break;
 8001022:	bf00      	nop

  } while ( 0 );

  /* Unmount the device */
  f_mount(NULL, UsbDiskPath, 0);
 8001024:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8001028:	f103 0310 	add.w	r3, r3, #16
 800102c:	3b04      	subs	r3, #4
 800102e:	2200      	movs	r2, #0
 8001030:	4619      	mov	r1, r3
 8001032:	2000      	movs	r0, #0
 8001034:	f00f fa94 	bl	8010560 <f_mount>

  /* Unlink the USB disk driver */
  FATFS_UnLinkDriver(UsbDiskPath);
 8001038:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800103c:	f103 0310 	add.w	r3, r3, #16
 8001040:	3b04      	subs	r3, #4
 8001042:	4618      	mov	r0, r3
 8001044:	f010 f97e 	bl	8011344 <FATFS_UnLinkDriver>

  return res;
 8001048:	f507 5304 	add.w	r3, r7, #8448	@ 0x2100
 800104c:	f103 030f 	add.w	r3, r3, #15
 8001050:	781b      	ldrb	r3, [r3, #0]
}
 8001052:	4618      	mov	r0, r3
 8001054:	f507 5704 	add.w	r7, r7, #8448	@ 0x2100
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bdb0      	pop	{r4, r5, r7, pc}
 800105e:	bf00      	nop
 8001060:	08012958 	.word	0x08012958
 8001064:	08012974 	.word	0x08012974
 8001068:	080128dc 	.word	0x080128dc
 800106c:	3fe00000 	.word	0x3fe00000
 8001070:	080128e0 	.word	0x080128e0
 8001074:	08012904 	.word	0x08012904
 8001078:	08012928 	.word	0x08012928
 800107c:	08012948 	.word	0x08012948

08001080 <MyUSBUserFnc>:

void MyUSBUserFnc(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	  if(Appli_state == APPLICATION_READY)
 8001084:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <MyUSBUserFnc+0x38>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b02      	cmp	r3, #2
 800108a:	d112      	bne.n	80010b2 <MyUSBUserFnc+0x32>
	  {
		  if(USBWriteOpEnable==1)
 800108c:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <MyUSBUserFnc+0x3c>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d10e      	bne.n	80010b2 <MyUSBUserFnc+0x32>
		  {
			  if( ETX_MSC_ProcessUsbDevice() != FR_OK )
 8001094:	f7ff fea2 	bl	8000ddc <ETX_MSC_ProcessUsbDevice>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d006      	beq.n	80010ac <MyUSBUserFnc+0x2c>
			  {
				printf("USB Device Process Error\n");
 800109e:	4808      	ldr	r0, [pc, #32]	@ (80010c0 <MyUSBUserFnc+0x40>)
 80010a0:	f010 fe0a 	bl	8011cb8 <puts>
				USBWriteOpEnable=2;
 80010a4:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <MyUSBUserFnc+0x3c>)
 80010a6:	2202      	movs	r2, #2
 80010a8:	701a      	strb	r2, [r3, #0]
			  {
				USBWriteOpEnable=0;
			  }
		  }
	  }
}
 80010aa:	e002      	b.n	80010b2 <MyUSBUserFnc+0x32>
				USBWriteOpEnable=0;
 80010ac:	4b03      	ldr	r3, [pc, #12]	@ (80010bc <MyUSBUserFnc+0x3c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	701a      	strb	r2, [r3, #0]
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200008f0 	.word	0x200008f0
 80010bc:	2000042c 	.word	0x2000042c
 80010c0:	08012980 	.word	0x08012980

080010c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c8:	b672      	cpsid	i
}
 80010ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <Error_Handler+0x8>

080010d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001100 <HAL_MspInit+0x30>)
 80010d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010dc:	4a08      	ldr	r2, [pc, #32]	@ (8001100 <HAL_MspInit+0x30>)
 80010de:	f043 0304 	orr.w	r3, r3, #4
 80010e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80010e6:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <HAL_MspInit+0x30>)
 80010e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010ec:	f003 0304 	and.w	r3, r3, #4
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 80010f4:	f004 fbc4 	bl	8005880 <HAL_PWREx_EnableVddUSB>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	46020c00 	.word	0x46020c00

08001104 <HAL_HCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhcd: HCD handle pointer
  * @retval None
  */
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b0b4      	sub	sp, #208	@ 0xd0
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800110c:	f107 0310 	add.w	r3, r7, #16
 8001110:	22c0      	movs	r2, #192	@ 0xc0
 8001112:	2100      	movs	r1, #0
 8001114:	4618      	mov	r0, r3
 8001116:	f010 feaf 	bl	8011e78 <memset>
  if(hhcd->Instance==USB_DRD_FS)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a2a      	ldr	r2, [pc, #168]	@ (80011c8 <HAL_HCD_MspInit+0xc4>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d14c      	bne.n	80011be <HAL_HCD_MspInit+0xba>

    /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001124:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8001130:	2300      	movs	r3, #0
 8001132:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001136:	f107 0310 	add.w	r3, r7, #16
 800113a:	4618      	mov	r0, r3
 800113c:	f005 fe5c 	bl	8006df8 <HAL_RCCEx_PeriphCLKConfig>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <HAL_HCD_MspInit+0x46>
    {
      Error_Handler();
 8001146:	f7ff ffbd 	bl	80010c4 <Error_Handler>
    }

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800114a:	4b20      	ldr	r3, [pc, #128]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 800114c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001150:	f003 0304 	and.w	r3, r3, #4
 8001154:	2b00      	cmp	r3, #0
 8001156:	d119      	bne.n	800118c <HAL_HCD_MspInit+0x88>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001158:	4b1c      	ldr	r3, [pc, #112]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 800115a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800115e:	4a1b      	ldr	r2, [pc, #108]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 8001160:	f043 0304 	orr.w	r3, r3, #4
 8001164:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001168:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 800116a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800116e:	f003 0304 	and.w	r3, r3, #4
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8001176:	f004 fb83 	bl	8005880 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 800117c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001180:	4a12      	ldr	r2, [pc, #72]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 8001182:	f023 0304 	bic.w	r3, r3, #4
 8001186:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800118a:	e001      	b.n	8001190 <HAL_HCD_MspInit+0x8c>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800118c:	f004 fb78 	bl	8005880 <HAL_PWREx_EnableVddUSB>
    }
    /* Peripheral clock enable */
    __HAL_RCC_USB_FS_CLK_ENABLE();
 8001190:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 8001192:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001196:	4a0d      	ldr	r2, [pc, #52]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 8001198:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800119c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80011a0:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <HAL_HCD_MspInit+0xc8>)
 80011a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80011a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2100      	movs	r1, #0
 80011b2:	2049      	movs	r0, #73	@ 0x49
 80011b4:	f000 fcaa 	bl	8001b0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 80011b8:	2049      	movs	r0, #73	@ 0x49
 80011ba:	f000 fcc1 	bl	8001b40 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 80011be:	bf00      	nop
 80011c0:	37d0      	adds	r7, #208	@ 0xd0
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40016000 	.word	0x40016000
 80011cc:	46020c00 	.word	0x46020c00

080011d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <NMI_Handler+0x4>

080011d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <HardFault_Handler+0x4>

080011e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <MemManage_Handler+0x4>

080011e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <BusFault_Handler+0x4>

080011f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <UsageFault_Handler+0x4>

080011f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001226:	f000 fb75 	bl	8001914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}

0800122e <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f9c6 	bl	80015c4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}

0800123c <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt.
  */
void USB_IRQHandler(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_DRD_FS);
 8001240:	4802      	ldr	r0, [pc, #8]	@ (800124c <USB_IRQHandler+0x10>)
 8001242:	f001 fe13 	bl	8002e6c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200000c8 	.word	0x200000c8

08001250 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	e00a      	b.n	8001278 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001262:	f3af 8000 	nop.w
 8001266:	4601      	mov	r1, r0
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	1c5a      	adds	r2, r3, #1
 800126c:	60ba      	str	r2, [r7, #8]
 800126e:	b2ca      	uxtb	r2, r1
 8001270:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	3301      	adds	r3, #1
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	697a      	ldr	r2, [r7, #20]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	429a      	cmp	r2, r3
 800127e:	dbf0      	blt.n	8001262 <_read+0x12>
  }

  return len;
 8001280:	687b      	ldr	r3, [r7, #4]
}
 8001282:	4618      	mov	r0, r3
 8001284:	3718      	adds	r7, #24
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b086      	sub	sp, #24
 800128e:	af00      	add	r7, sp, #0
 8001290:	60f8      	str	r0, [r7, #12]
 8001292:	60b9      	str	r1, [r7, #8]
 8001294:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
 800129a:	e009      	b.n	80012b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	60ba      	str	r2, [r7, #8]
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fa13 	bl	80016d0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	3301      	adds	r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
 80012b0:	697a      	ldr	r2, [r7, #20]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	dbf1      	blt.n	800129c <_write+0x12>
  }
  return len;
 80012b8:	687b      	ldr	r3, [r7, #4]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <_close>:

int _close(int file)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b083      	sub	sp, #12
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012da:	b480      	push	{r7}
 80012dc:	b083      	sub	sp, #12
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
 80012e2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012ea:	605a      	str	r2, [r3, #4]
  return 0;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <_isatty>:

int _isatty(int file)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001302:	2301      	movs	r3, #1
}
 8001304:	4618      	mov	r0, r3
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
	...

0800132c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001334:	4a14      	ldr	r2, [pc, #80]	@ (8001388 <_sbrk+0x5c>)
 8001336:	4b15      	ldr	r3, [pc, #84]	@ (800138c <_sbrk+0x60>)
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001340:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <_sbrk+0x64>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d102      	bne.n	800134e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <_sbrk+0x64>)
 800134a:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <_sbrk+0x68>)
 800134c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <_sbrk+0x64>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	429a      	cmp	r2, r3
 800135a:	d207      	bcs.n	800136c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800135c:	f010 fdea 	bl	8011f34 <__errno>
 8001360:	4603      	mov	r3, r0
 8001362:	220c      	movs	r2, #12
 8001364:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e009      	b.n	8001380 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800136c:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <_sbrk+0x64>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001372:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <_sbrk+0x64>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	4a05      	ldr	r2, [pc, #20]	@ (8001390 <_sbrk+0x64>)
 800137c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800137e:	68fb      	ldr	r3, [r7, #12]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20040000 	.word	0x20040000
 800138c:	00000800 	.word	0x00000800
 8001390:	20000430 	.word	0x20000430
 8001394:	20000a40 	.word	0x20000a40

08001398 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800139c:	4b18      	ldr	r3, [pc, #96]	@ (8001400 <SystemInit+0x68>)
 800139e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013a2:	4a17      	ldr	r2, [pc, #92]	@ (8001400 <SystemInit+0x68>)
 80013a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80013ac:	4b15      	ldr	r3, [pc, #84]	@ (8001404 <SystemInit+0x6c>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80013b2:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <SystemInit+0x6c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80013b8:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <SystemInit+0x6c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80013be:	4b11      	ldr	r3, [pc, #68]	@ (8001404 <SystemInit+0x6c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80013c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <SystemInit+0x6c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001404 <SystemInit+0x6c>)
 80013ca:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80013ce:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80013d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80013d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <SystemInit+0x6c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <SystemInit+0x6c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a09      	ldr	r2, [pc, #36]	@ (8001404 <SystemInit+0x6c>)
 80013e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013e4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80013e6:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <SystemInit+0x6c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013ec:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <SystemInit+0x68>)
 80013ee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80013f2:	609a      	str	r2, [r3, #8]
  #endif
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	e000ed00 	.word	0xe000ed00
 8001404:	46020c00 	.word	0x46020c00

08001408 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001408:	480d      	ldr	r0, [pc, #52]	@ (8001440 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800140a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800140c:	f7ff ffc4 	bl	8001398 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001410:	480c      	ldr	r0, [pc, #48]	@ (8001444 <LoopForever+0x6>)
  ldr r1, =_edata
 8001412:	490d      	ldr	r1, [pc, #52]	@ (8001448 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001414:	4a0d      	ldr	r2, [pc, #52]	@ (800144c <LoopForever+0xe>)
  movs r3, #0
 8001416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001418:	e002      	b.n	8001420 <LoopCopyDataInit>

0800141a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800141a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800141c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141e:	3304      	adds	r3, #4

08001420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001424:	d3f9      	bcc.n	800141a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001426:	4a0a      	ldr	r2, [pc, #40]	@ (8001450 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001428:	4c0a      	ldr	r4, [pc, #40]	@ (8001454 <LoopForever+0x16>)
  movs r3, #0
 800142a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800142c:	e001      	b.n	8001432 <LoopFillZerobss>

0800142e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001430:	3204      	adds	r2, #4

08001432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001434:	d3fb      	bcc.n	800142e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001436:	f010 fd83 	bl	8011f40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800143a:	f7ff fbe1 	bl	8000c00 <main>

0800143e <LoopForever>:

LoopForever:
    b LoopForever
 800143e:	e7fe      	b.n	800143e <LoopForever>
  ldr   r0, =_estack
 8001440:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001448:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 800144c:	08013304 	.word	0x08013304
  ldr r2, =_sbss
 8001450:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8001454:	20000a3e 	.word	0x20000a3e

08001458 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001458:	e7fe      	b.n	8001458 <ADC1_IRQHandler>
	...

0800145c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	@ 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001466:	2300      	movs	r3, #0
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d003      	beq.n	8001478 <BSP_LED_Init+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001470:	f06f 0301 	mvn.w	r3, #1
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
 8001476:	e023      	b.n	80014c0 <BSP_LED_Init+0x64>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8001478:	79fb      	ldrb	r3, [r7, #7]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d10e      	bne.n	800149c <BSP_LED_Init+0x40>
    {
      LED2_GPIO_CLK_ENABLE();
 800147e:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <BSP_LED_Init+0x70>)
 8001480:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001484:	4a11      	ldr	r2, [pc, #68]	@ (80014cc <BSP_LED_Init+0x70>)
 8001486:	f043 0301 	orr.w	r3, r3, #1
 800148a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800148e:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <BSP_LED_Init+0x70>)
 8001490:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	68fb      	ldr	r3, [r7, #12]

      LED3_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800149c:	2320      	movs	r3, #32
 800149e:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a8:	2303      	movs	r3, #3
 80014aa:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	4a08      	ldr	r2, [pc, #32]	@ (80014d0 <BSP_LED_Init+0x74>)
 80014b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b4:	f107 0210 	add.w	r2, r7, #16
 80014b8:	4611      	mov	r1, r2
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 fc8a 	bl	8001dd4 <HAL_GPIO_Init>
  }

  return ret;
 80014c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3728      	adds	r7, #40	@ 0x28
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	46020c00 	.word	0x46020c00
 80014d0:	20000008 	.word	0x20000008

080014d4 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	460a      	mov	r2, r1
 80014de:	71fb      	strb	r3, [r7, #7]
 80014e0:	4613      	mov	r3, r2
 80014e2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80014e4:	4b30      	ldr	r3, [pc, #192]	@ (80015a8 <BSP_PB_Init+0xd4>)
 80014e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014ea:	4a2f      	ldr	r2, [pc, #188]	@ (80015a8 <BSP_PB_Init+0xd4>)
 80014ec:	f043 0304 	orr.w	r3, r3, #4
 80014f0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014f4:	4b2c      	ldr	r3, [pc, #176]	@ (80015a8 <BSP_PB_Init+0xd4>)
 80014f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014fa:	f003 0304 	and.w	r3, r3, #4
 80014fe:	60bb      	str	r3, [r7, #8]
 8001500:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001502:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001506:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001508:	2302      	movs	r3, #2
 800150a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800150c:	2302      	movs	r3, #2
 800150e:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8001510:	79bb      	ldrb	r3, [r7, #6]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d10c      	bne.n	8001530 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	4a23      	ldr	r2, [pc, #140]	@ (80015ac <BSP_PB_Init+0xd8>)
 800151e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001522:	f107 020c 	add.w	r2, r7, #12
 8001526:	4611      	mov	r1, r2
 8001528:	4618      	mov	r0, r3
 800152a:	f000 fc53 	bl	8001dd4 <HAL_GPIO_Init>
 800152e:	e036      	b.n	800159e <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001530:	4b1f      	ldr	r3, [pc, #124]	@ (80015b0 <BSP_PB_Init+0xdc>)
 8001532:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	4a1d      	ldr	r2, [pc, #116]	@ (80015ac <BSP_PB_Init+0xd8>)
 8001538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153c:	f107 020c 	add.w	r2, r7, #12
 8001540:	4611      	mov	r1, r2
 8001542:	4618      	mov	r0, r3
 8001544:	f000 fc46 	bl	8001dd4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001548:	79fa      	ldrb	r2, [r7, #7]
 800154a:	4613      	mov	r3, r2
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4413      	add	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	4a18      	ldr	r2, [pc, #96]	@ (80015b4 <BSP_PB_Init+0xe0>)
 8001554:	441a      	add	r2, r3
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	4917      	ldr	r1, [pc, #92]	@ (80015b8 <BSP_PB_Init+0xe4>)
 800155a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800155e:	4619      	mov	r1, r3
 8001560:	4610      	mov	r0, r2
 8001562:	f000 fbdb 	bl	8001d1c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001566:	79fa      	ldrb	r2, [r7, #7]
 8001568:	4613      	mov	r3, r2
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4413      	add	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4a10      	ldr	r2, [pc, #64]	@ (80015b4 <BSP_PB_Init+0xe0>)
 8001572:	1898      	adds	r0, r3, r2
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	4a11      	ldr	r2, [pc, #68]	@ (80015bc <BSP_PB_Init+0xe8>)
 8001578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157c:	461a      	mov	r2, r3
 800157e:	2100      	movs	r1, #0
 8001580:	f000 fba0 	bl	8001cc4 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001584:	2018      	movs	r0, #24
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	4a0d      	ldr	r2, [pc, #52]	@ (80015c0 <BSP_PB_Init+0xec>)
 800158a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800158e:	2200      	movs	r2, #0
 8001590:	4619      	mov	r1, r3
 8001592:	f000 fabb 	bl	8001b0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001596:	2318      	movs	r3, #24
 8001598:	4618      	mov	r0, r3
 800159a:	f000 fad1 	bl	8001b40 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3720      	adds	r7, #32
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	46020c00 	.word	0x46020c00
 80015ac:	2000000c 	.word	0x2000000c
 80015b0:	10110000 	.word	0x10110000
 80015b4:	20000434 	.word	0x20000434
 80015b8:	08013190 	.word	0x08013190
 80015bc:	20000010 	.word	0x20000010
 80015c0:	20000014 	.word	0x20000014

080015c4 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80015ce:	79fa      	ldrb	r2, [r7, #7]
 80015d0:	4613      	mov	r3, r2
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	4413      	add	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4a04      	ldr	r2, [pc, #16]	@ (80015ec <BSP_PB_IRQHandler+0x28>)
 80015da:	4413      	add	r3, r2
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 fbb1 	bl	8001d44 <HAL_EXTI_IRQHandler>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000434 	.word	0x20000434

080015f0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
	...

08001608 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	6039      	str	r1, [r7, #0]
 8001612:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800161e:	f06f 0301 	mvn.w	r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	e018      	b.n	8001658 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	2294      	movs	r2, #148	@ 0x94
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	4a0d      	ldr	r2, [pc, #52]	@ (8001664 <BSP_COM_Init+0x5c>)
 8001630:	4413      	add	r3, r2
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f870 	bl	8001718 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	2294      	movs	r2, #148	@ 0x94
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	4a08      	ldr	r2, [pc, #32]	@ (8001664 <BSP_COM_Init+0x5c>)
 8001642:	4413      	add	r3, r2
 8001644:	6839      	ldr	r1, [r7, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f000 f80e 	bl	8001668 <MX_USART1_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d002      	beq.n	8001658 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001652:	f06f 0303 	mvn.w	r3, #3
 8001656:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001658:	68fb      	ldr	r3, [r7, #12]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000440 	.word	0x20000440

08001668 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 8001672:	4b16      	ldr	r3, [pc, #88]	@ (80016cc <MX_USART1_Init+0x64>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	220c      	movs	r2, #12
 8001686:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	895b      	ldrh	r3, [r3, #10]
 800168c:	461a      	mov	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685a      	ldr	r2, [r3, #4]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	891b      	ldrh	r3, [r3, #8]
 800169e:	461a      	mov	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	899b      	ldrh	r3, [r3, #12]
 80016a8:	461a      	mov	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80016b4:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f007 ff59 	bl	8009574 <HAL_UART_Init>
 80016c2:	4603      	mov	r3, r0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000004 	.word	0x20000004

080016d0 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80016d8:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <__io_putchar+0x30>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	2394      	movs	r3, #148	@ 0x94
 80016e0:	fb02 f303 	mul.w	r3, r2, r3
 80016e4:	4a07      	ldr	r2, [pc, #28]	@ (8001704 <__io_putchar+0x34>)
 80016e6:	1898      	adds	r0, r3, r2
 80016e8:	1d39      	adds	r1, r7, #4
 80016ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ee:	2201      	movs	r2, #1
 80016f0:	f007 ff9a 	bl	8009628 <HAL_UART_Transmit>
  return ch;
 80016f4:	687b      	ldr	r3, [r7, #4]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200004d4 	.word	0x200004d4
 8001704:	20000440 	.word	0x20000440

08001708 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800170c:	2000      	movs	r0, #0
 800170e:	f7ff ff6f 	bl	80015f0 <BSP_PB_Callback>
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
	...

08001718 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b08a      	sub	sp, #40	@ 0x28
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001720:	4b27      	ldr	r3, [pc, #156]	@ (80017c0 <COM1_MspInit+0xa8>)
 8001722:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001726:	4a26      	ldr	r2, [pc, #152]	@ (80017c0 <COM1_MspInit+0xa8>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001730:	4b23      	ldr	r3, [pc, #140]	@ (80017c0 <COM1_MspInit+0xa8>)
 8001732:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800173e:	4b20      	ldr	r3, [pc, #128]	@ (80017c0 <COM1_MspInit+0xa8>)
 8001740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001744:	4a1e      	ldr	r2, [pc, #120]	@ (80017c0 <COM1_MspInit+0xa8>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800174e:	4b1c      	ldr	r3, [pc, #112]	@ (80017c0 <COM1_MspInit+0xa8>)
 8001750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800175c:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <COM1_MspInit+0xa8>)
 800175e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001762:	4a17      	ldr	r2, [pc, #92]	@ (80017c0 <COM1_MspInit+0xa8>)
 8001764:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001768:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800176c:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <COM1_MspInit+0xa8>)
 800176e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001772:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800177a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800177e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001784:	2302      	movs	r3, #2
 8001786:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001788:	2301      	movs	r3, #1
 800178a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800178c:	2307      	movs	r3, #7
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	4619      	mov	r1, r3
 8001796:	480b      	ldr	r0, [pc, #44]	@ (80017c4 <COM1_MspInit+0xac>)
 8001798:	f000 fb1c 	bl	8001dd4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 800179c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017a0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80017a2:	2302      	movs	r3, #2
 80017a4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80017a6:	2307      	movs	r3, #7
 80017a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80017aa:	f107 0314 	add.w	r3, r7, #20
 80017ae:	4619      	mov	r1, r3
 80017b0:	4804      	ldr	r0, [pc, #16]	@ (80017c4 <COM1_MspInit+0xac>)
 80017b2:	f000 fb0f 	bl	8001dd4 <HAL_GPIO_Init>
}
 80017b6:	bf00      	nop
 80017b8:	3728      	adds	r7, #40	@ 0x28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	46020c00 	.word	0x46020c00
 80017c4:	42020000 	.word	0x42020000

080017c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_Init+0x50>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a11      	ldr	r2, [pc, #68]	@ (8001818 <HAL_Init+0x50>)
 80017d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d8:	2003      	movs	r0, #3
 80017da:	f000 f98c 	bl	8001af6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80017de:	f005 f92d 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 80017e2:	4602      	mov	r2, r0
 80017e4:	4b0d      	ldr	r3, [pc, #52]	@ (800181c <HAL_Init+0x54>)
 80017e6:	6a1b      	ldr	r3, [r3, #32]
 80017e8:	f003 030f 	and.w	r3, r3, #15
 80017ec:	490c      	ldr	r1, [pc, #48]	@ (8001820 <HAL_Init+0x58>)
 80017ee:	5ccb      	ldrb	r3, [r1, r3]
 80017f0:	fa22 f303 	lsr.w	r3, r2, r3
 80017f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001824 <HAL_Init+0x5c>)
 80017f6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80017f8:	2004      	movs	r0, #4
 80017fa:	f000 f9d1 	bl	8001ba0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017fe:	200f      	movs	r0, #15
 8001800:	f000 f812 	bl	8001828 <HAL_InitTick>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e002      	b.n	8001814 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800180e:	f7ff fc5f 	bl	80010d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40022000 	.word	0x40022000
 800181c:	46020c00 	.word	0x46020c00
 8001820:	08013138 	.word	0x08013138
 8001824:	20000000 	.word	0x20000000

08001828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001830:	2300      	movs	r3, #0
 8001832:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001834:	4b33      	ldr	r3, [pc, #204]	@ (8001904 <HAL_InitTick+0xdc>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e05c      	b.n	80018fa <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001840:	4b31      	ldr	r3, [pc, #196]	@ (8001908 <HAL_InitTick+0xe0>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b04      	cmp	r3, #4
 800184a:	d10c      	bne.n	8001866 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800184c:	4b2f      	ldr	r3, [pc, #188]	@ (800190c <HAL_InitTick+0xe4>)
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	4b2c      	ldr	r3, [pc, #176]	@ (8001904 <HAL_InitTick+0xdc>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	4619      	mov	r1, r3
 8001856:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800185a:	fbb3 f3f1 	udiv	r3, r3, r1
 800185e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	e037      	b.n	80018d6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001866:	f000 f9f3 	bl	8001c50 <HAL_SYSTICK_GetCLKSourceConfig>
 800186a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d023      	beq.n	80018ba <HAL_InitTick+0x92>
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d82d      	bhi.n	80018d4 <HAL_InitTick+0xac>
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_InitTick+0x5e>
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d00d      	beq.n	80018a0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001884:	e026      	b.n	80018d4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001886:	4b21      	ldr	r3, [pc, #132]	@ (800190c <HAL_InitTick+0xe4>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	4b1e      	ldr	r3, [pc, #120]	@ (8001904 <HAL_InitTick+0xdc>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	4619      	mov	r1, r3
 8001890:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001894:	fbb3 f3f1 	udiv	r3, r3, r1
 8001898:	fbb2 f3f3 	udiv	r3, r2, r3
 800189c:	60fb      	str	r3, [r7, #12]
        break;
 800189e:	e01a      	b.n	80018d6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80018a0:	4b18      	ldr	r3, [pc, #96]	@ (8001904 <HAL_InitTick+0xdc>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80018ae:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80018b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b6:	60fb      	str	r3, [r7, #12]
        break;
 80018b8:	e00d      	b.n	80018d6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80018ba:	4b12      	ldr	r3, [pc, #72]	@ (8001904 <HAL_InitTick+0xdc>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80018c8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80018cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d0:	60fb      	str	r3, [r7, #12]
        break;
 80018d2:	e000      	b.n	80018d6 <HAL_InitTick+0xae>
        break;
 80018d4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80018d6:	68f8      	ldr	r0, [r7, #12]
 80018d8:	f000 f940 	bl	8001b5c <HAL_SYSTICK_Config>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e009      	b.n	80018fa <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e6:	2200      	movs	r2, #0
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	f04f 30ff 	mov.w	r0, #4294967295
 80018ee:	f000 f90d 	bl	8001b0c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80018f2:	4a07      	ldr	r2, [pc, #28]	@ (8001910 <HAL_InitTick+0xe8>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	2000001c 	.word	0x2000001c
 8001908:	e000e010 	.word	0xe000e010
 800190c:	20000000 	.word	0x20000000
 8001910:	20000018 	.word	0x20000018

08001914 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001918:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <HAL_IncTick+0x20>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_IncTick+0x24>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4413      	add	r3, r2
 8001924:	4a04      	ldr	r2, [pc, #16]	@ (8001938 <HAL_IncTick+0x24>)
 8001926:	6013      	str	r3, [r2, #0]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	2000001c 	.word	0x2000001c
 8001938:	200004d8 	.word	0x200004d8

0800193c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return uwTick;
 8001940:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <HAL_GetTick+0x14>)
 8001942:	681b      	ldr	r3, [r3, #0]
}
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	200004d8 	.word	0x200004d8

08001954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800195c:	f7ff ffee 	bl	800193c <HAL_GetTick>
 8001960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196c:	d005      	beq.n	800197a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800196e:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <HAL_Delay+0x44>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	461a      	mov	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4413      	add	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800197a:	bf00      	nop
 800197c:	f7ff ffde 	bl	800193c <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	429a      	cmp	r2, r3
 800198a:	d8f7      	bhi.n	800197c <HAL_Delay+0x28>
  {
  }
}
 800198c:	bf00      	nop
 800198e:	bf00      	nop
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	2000001c 	.word	0x2000001c

0800199c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019ac:	4b0c      	ldr	r3, [pc, #48]	@ (80019e0 <__NVIC_SetPriorityGrouping+0x44>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019b8:	4013      	ands	r3, r2
 80019ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ce:	4a04      	ldr	r2, [pc, #16]	@ (80019e0 <__NVIC_SetPriorityGrouping+0x44>)
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	60d3      	str	r3, [r2, #12]
}
 80019d4:	bf00      	nop
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019e8:	4b04      	ldr	r3, [pc, #16]	@ (80019fc <__NVIC_GetPriorityGrouping+0x18>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	0a1b      	lsrs	r3, r3, #8
 80019ee:	f003 0307 	and.w	r3, r3, #7
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	db0b      	blt.n	8001a2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	f003 021f 	and.w	r2, r3, #31
 8001a18:	4907      	ldr	r1, [pc, #28]	@ (8001a38 <__NVIC_EnableIRQ+0x38>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	095b      	lsrs	r3, r3, #5
 8001a20:	2001      	movs	r0, #1
 8001a22:	fa00 f202 	lsl.w	r2, r0, r2
 8001a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	e000e100 	.word	0xe000e100

08001a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	6039      	str	r1, [r7, #0]
 8001a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	db0a      	blt.n	8001a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	490c      	ldr	r1, [pc, #48]	@ (8001a88 <__NVIC_SetPriority+0x4c>)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	0112      	lsls	r2, r2, #4
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	440b      	add	r3, r1
 8001a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a64:	e00a      	b.n	8001a7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4908      	ldr	r1, [pc, #32]	@ (8001a8c <__NVIC_SetPriority+0x50>)
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	f003 030f 	and.w	r3, r3, #15
 8001a72:	3b04      	subs	r3, #4
 8001a74:	0112      	lsls	r2, r2, #4
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	440b      	add	r3, r1
 8001a7a:	761a      	strb	r2, [r3, #24]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	e000e100 	.word	0xe000e100
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b089      	sub	sp, #36	@ 0x24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	f1c3 0307 	rsb	r3, r3, #7
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	bf28      	it	cs
 8001aae:	2304      	movcs	r3, #4
 8001ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2b06      	cmp	r3, #6
 8001ab8:	d902      	bls.n	8001ac0 <NVIC_EncodePriority+0x30>
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3b03      	subs	r3, #3
 8001abe:	e000      	b.n	8001ac2 <NVIC_EncodePriority+0x32>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43da      	mvns	r2, r3
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae8:	4313      	orrs	r3, r2
         );
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3724      	adds	r7, #36	@ 0x24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr

08001af6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff ff4c 	bl	800199c <__NVIC_SetPriorityGrouping>
}
 8001b04:	bf00      	nop
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
 8001b18:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b1a:	f7ff ff63 	bl	80019e4 <__NVIC_GetPriorityGrouping>
 8001b1e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	68b9      	ldr	r1, [r7, #8]
 8001b24:	6978      	ldr	r0, [r7, #20]
 8001b26:	f7ff ffb3 	bl	8001a90 <NVIC_EncodePriority>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b30:	4611      	mov	r1, r2
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff ff82 	bl	8001a3c <__NVIC_SetPriority>
}
 8001b38:	bf00      	nop
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff ff56 	bl	8001a00 <__NVIC_EnableIRQ>
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b6c:	d301      	bcc.n	8001b72 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00d      	b.n	8001b8e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001b72:	4a0a      	ldr	r2, [pc, #40]	@ (8001b9c <HAL_SYSTICK_Config+0x40>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001b7a:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <HAL_SYSTICK_Config+0x40>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001b80:	4b06      	ldr	r3, [pc, #24]	@ (8001b9c <HAL_SYSTICK_Config+0x40>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a05      	ldr	r2, [pc, #20]	@ (8001b9c <HAL_SYSTICK_Config+0x40>)
 8001b86:	f043 0303 	orr.w	r3, r3, #3
 8001b8a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	e000e010 	.word	0xe000e010

08001ba0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b04      	cmp	r3, #4
 8001bac:	d844      	bhi.n	8001c38 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001bae:	a201      	add	r2, pc, #4	@ (adr r2, 8001bb4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb4:	08001bd7 	.word	0x08001bd7
 8001bb8:	08001bf5 	.word	0x08001bf5
 8001bbc:	08001c17 	.word	0x08001c17
 8001bc0:	08001c39 	.word	0x08001c39
 8001bc4:	08001bc9 	.word	0x08001bc9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8001c48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bce:	f043 0304 	orr.w	r3, r3, #4
 8001bd2:	6013      	str	r3, [r2, #0]
      break;
 8001bd4:	e031      	b.n	8001c3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001c48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a1b      	ldr	r2, [pc, #108]	@ (8001c48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bdc:	f023 0304 	bic.w	r3, r3, #4
 8001be0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8001be2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001be8:	4a18      	ldr	r2, [pc, #96]	@ (8001c4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001bea:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001bee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001bf2:	e022      	b.n	8001c3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001bf4:	4b14      	ldr	r3, [pc, #80]	@ (8001c48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a13      	ldr	r2, [pc, #76]	@ (8001c48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bfa:	f023 0304 	bic.w	r3, r3, #4
 8001bfe:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001c00:	4b12      	ldr	r3, [pc, #72]	@ (8001c4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c06:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001c0a:	4a10      	ldr	r2, [pc, #64]	@ (8001c4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001c0c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001c14:	e011      	b.n	8001c3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001c16:	4b0c      	ldr	r3, [pc, #48]	@ (8001c48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001c48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001c1c:	f023 0304 	bic.w	r3, r3, #4
 8001c20:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001c22:	4b0a      	ldr	r3, [pc, #40]	@ (8001c4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c28:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001c2c:	4a07      	ldr	r2, [pc, #28]	@ (8001c4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001c2e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001c32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001c36:	e000      	b.n	8001c3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001c38:	bf00      	nop
  }
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000e010 	.word	0xe000e010
 8001c4c:	46020c00 	.word	0x46020c00

08001c50 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001c56:	4b19      	ldr	r3, [pc, #100]	@ (8001cbc <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0304 	and.w	r3, r3, #4
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d002      	beq.n	8001c68 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001c62:	2304      	movs	r3, #4
 8001c64:	607b      	str	r3, [r7, #4]
 8001c66:	e021      	b.n	8001cac <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8001c68:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8001c6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c6e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001c72:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001c7a:	d011      	beq.n	8001ca0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001c82:	d810      	bhi.n	8001ca6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d004      	beq.n	8001c94 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c90:	d003      	beq.n	8001c9a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001c92:	e008      	b.n	8001ca6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001c94:	2300      	movs	r3, #0
 8001c96:	607b      	str	r3, [r7, #4]
        break;
 8001c98:	e008      	b.n	8001cac <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	607b      	str	r3, [r7, #4]
        break;
 8001c9e:	e005      	b.n	8001cac <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	607b      	str	r3, [r7, #4]
        break;
 8001ca4:	e002      	b.n	8001cac <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	607b      	str	r3, [r7, #4]
        break;
 8001caa:	bf00      	nop
    }
  }
  return systick_source;
 8001cac:	687b      	ldr	r3, [r7, #4]
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	e000e010 	.word	0xe000e010
 8001cc0:	46020c00 	.word	0x46020c00

08001cc4 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	460b      	mov	r3, r1
 8001cce:	607a      	str	r2, [r7, #4]
 8001cd0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8001cd6:	7afb      	ldrb	r3, [r7, #11]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d011      	beq.n	8001d00 <HAL_EXTI_RegisterCallback+0x3c>
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	dc13      	bgt.n	8001d08 <HAL_EXTI_RegisterCallback+0x44>
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <HAL_EXTI_RegisterCallback+0x26>
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d007      	beq.n	8001cf8 <HAL_EXTI_RegisterCallback+0x34>
 8001ce8:	e00e      	b.n	8001d08 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
      break;
 8001cf6:	e00a      	b.n	8001d0e <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	605a      	str	r2, [r3, #4]
      break;
 8001cfe:	e006      	b.n	8001d0e <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	609a      	str	r2, [r3, #8]
      break;
 8001d06:	e002      	b.n	8001d0e <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	75fb      	strb	r3, [r7, #23]
      break;
 8001d0c:	bf00      	nop
  }

  return status;
 8001d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	371c      	adds	r7, #28
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d101      	bne.n	8001d30 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e003      	b.n	8001d38 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001d36:	2300      	movs	r3, #0
  }
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	0c1b      	lsrs	r3, r3, #16
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 031f 	and.w	r3, r3, #31
 8001d60:	2201      	movs	r2, #1
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	015a      	lsls	r2, r3, #5
 8001d6c:	4b17      	ldr	r3, [pc, #92]	@ (8001dcc <HAL_EXTI_IRQHandler+0x88>)
 8001d6e:	4413      	add	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d009      	beq.n	8001d96 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d002      	beq.n	8001d96 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	015a      	lsls	r2, r3, #5
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd0 <HAL_EXTI_IRQHandler+0x8c>)
 8001d9c:	4413      	add	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	4013      	ands	r3, r2
 8001da8:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d009      	beq.n	8001dc4 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d002      	beq.n	8001dc4 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	4798      	blx	r3
    }
  }
}
 8001dc4:	bf00      	nop
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	4602200c 	.word	0x4602200c
 8001dd0:	46022010 	.word	0x46022010

08001dd4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b089      	sub	sp, #36	@ 0x24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001de6:	e1c2      	b.n	800216e <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	2101      	movs	r1, #1
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	fa01 f303 	lsl.w	r3, r1, r3
 8001df4:	4013      	ands	r3, r2
 8001df6:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f000 81b2 	beq.w	8002168 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a55      	ldr	r2, [pc, #340]	@ (8001f5c <HAL_GPIO_Init+0x188>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d15d      	bne.n	8001ec8 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8001e12:	2201      	movs	r2, #1
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	69fa      	ldr	r2, [r7, #28]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 0201 	and.w	r2, r3, #1
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	69fa      	ldr	r2, [r7, #28]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69fa      	ldr	r2, [r7, #28]
 8001e3a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001e3c:	4a48      	ldr	r2, [pc, #288]	@ (8001f60 <HAL_GPIO_Init+0x18c>)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001e44:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001e46:	4a46      	ldr	r2, [pc, #280]	@ (8001f60 <HAL_GPIO_Init+0x18c>)
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	4413      	add	r3, r2
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	08da      	lsrs	r2, r3, #3
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	3208      	adds	r2, #8
 8001e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e5e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	f003 0307 	and.w	r3, r3, #7
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	220f      	movs	r2, #15
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	4013      	ands	r3, r2
 8001e74:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	220b      	movs	r2, #11
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	69fa      	ldr	r2, [r7, #28]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	08da      	lsrs	r2, r3, #3
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	3208      	adds	r2, #8
 8001e92:	69f9      	ldr	r1, [r7, #28]
 8001e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	69fa      	ldr	r2, [r7, #28]
 8001eac:	4013      	ands	r3, r2
 8001eae:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	69fa      	ldr	r2, [r7, #28]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	69fa      	ldr	r2, [r7, #28]
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	e067      	b.n	8001f98 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d003      	beq.n	8001ed8 <HAL_GPIO_Init+0x104>
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	2b12      	cmp	r3, #18
 8001ed6:	d145      	bne.n	8001f64 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	08da      	lsrs	r2, r3, #3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	3208      	adds	r2, #8
 8001ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ee4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f003 0307 	and.w	r3, r3, #7
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	220f      	movs	r2, #15
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69fa      	ldr	r2, [r7, #28]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	f003 020f 	and.w	r2, r3, #15
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	69fa      	ldr	r2, [r7, #28]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	08da      	lsrs	r2, r3, #3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3208      	adds	r2, #8
 8001f1e:	69f9      	ldr	r1, [r7, #28]
 8001f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	2203      	movs	r2, #3
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69fa      	ldr	r2, [r7, #28]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0203 	and.w	r2, r3, #3
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	69fa      	ldr	r2, [r7, #28]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	69fa      	ldr	r2, [r7, #28]
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	e01e      	b.n	8001f98 <HAL_GPIO_Init+0x1c4>
 8001f5a:	bf00      	nop
 8001f5c:	46020000 	.word	0x46020000
 8001f60:	08013194 	.word	0x08013194
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	2203      	movs	r2, #3
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	43db      	mvns	r3, r3
 8001f76:	69fa      	ldr	r2, [r7, #28]
 8001f78:	4013      	ands	r3, r2
 8001f7a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f003 0203 	and.w	r2, r3, #3
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	69fa      	ldr	r2, [r7, #28]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	69fa      	ldr	r2, [r7, #28]
 8001f96:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d00b      	beq.n	8001fb8 <HAL_GPIO_Init+0x1e4>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d007      	beq.n	8001fb8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fac:	2b11      	cmp	r3, #17
 8001fae:	d003      	beq.n	8001fb8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b12      	cmp	r3, #18
 8001fb6:	d130      	bne.n	800201a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	69fa      	ldr	r2, [r7, #28]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	68da      	ldr	r2, [r3, #12]
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	69fa      	ldr	r2, [r7, #28]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	69fa      	ldr	r2, [r7, #28]
 8001fe6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001fee:	2201      	movs	r2, #1
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	69fa      	ldr	r2, [r7, #28]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	091b      	lsrs	r3, r3, #4
 8002004:	f003 0201 	and.w	r2, r3, #1
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	69fa      	ldr	r2, [r7, #28]
 8002010:	4313      	orrs	r3, r2
 8002012:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	69fa      	ldr	r2, [r7, #28]
 8002018:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b03      	cmp	r3, #3
 8002020:	d107      	bne.n	8002032 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002026:	2b03      	cmp	r3, #3
 8002028:	d11b      	bne.n	8002062 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d017      	beq.n	8002062 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	2203      	movs	r2, #3
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	69fa      	ldr	r2, [r7, #28]
 8002046:	4013      	ands	r3, r2
 8002048:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	69fa      	ldr	r2, [r7, #28]
 8002058:	4313      	orrs	r3, r2
 800205a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	69fa      	ldr	r2, [r7, #28]
 8002060:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d07c      	beq.n	8002168 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800206e:	4a47      	ldr	r2, [pc, #284]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	089b      	lsrs	r3, r3, #2
 8002074:	3318      	adds	r3, #24
 8002076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f003 0303 	and.w	r3, r3, #3
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	220f      	movs	r2, #15
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	43db      	mvns	r3, r3
 800208c:	69fa      	ldr	r2, [r7, #28]
 800208e:	4013      	ands	r3, r2
 8002090:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	0a9a      	lsrs	r2, r3, #10
 8002096:	4b3e      	ldr	r3, [pc, #248]	@ (8002190 <HAL_GPIO_Init+0x3bc>)
 8002098:	4013      	ands	r3, r2
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	f002 0203 	and.w	r2, r2, #3
 80020a0:	00d2      	lsls	r2, r2, #3
 80020a2:	4093      	lsls	r3, r2
 80020a4:	69fa      	ldr	r2, [r7, #28]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80020aa:	4938      	ldr	r1, [pc, #224]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	089b      	lsrs	r3, r3, #2
 80020b0:	3318      	adds	r3, #24
 80020b2:	69fa      	ldr	r2, [r7, #28]
 80020b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80020b8:	4b34      	ldr	r3, [pc, #208]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	43db      	mvns	r3, r3
 80020c2:	69fa      	ldr	r2, [r7, #28]
 80020c4:	4013      	ands	r3, r2
 80020c6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d003      	beq.n	80020dc <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80020d4:	69fa      	ldr	r2, [r7, #28]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	4313      	orrs	r3, r2
 80020da:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80020dc:	4a2b      	ldr	r2, [pc, #172]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80020e2:	4b2a      	ldr	r3, [pc, #168]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	43db      	mvns	r3, r3
 80020ec:	69fa      	ldr	r2, [r7, #28]
 80020ee:	4013      	ands	r3, r2
 80020f0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80020fe:	69fa      	ldr	r2, [r7, #28]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	4313      	orrs	r3, r2
 8002104:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002106:	4a21      	ldr	r2, [pc, #132]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800210c:	4b1f      	ldr	r3, [pc, #124]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 800210e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002112:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	43db      	mvns	r3, r3
 8002118:	69fa      	ldr	r2, [r7, #28]
 800211a:	4013      	ands	r3, r2
 800211c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d003      	beq.n	8002132 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 800212a:	69fa      	ldr	r2, [r7, #28]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	4313      	orrs	r3, r2
 8002130:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002132:	4a16      	ldr	r2, [pc, #88]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800213a:	4b14      	ldr	r3, [pc, #80]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 800213c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002140:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	43db      	mvns	r3, r3
 8002146:	69fa      	ldr	r2, [r7, #28]
 8002148:	4013      	ands	r3, r2
 800214a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8002158:	69fa      	ldr	r2, [r7, #28]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4313      	orrs	r3, r2
 800215e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002160:	4a0a      	ldr	r2, [pc, #40]	@ (800218c <HAL_GPIO_Init+0x3b8>)
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	3301      	adds	r3, #1
 800216c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	fa22 f303 	lsr.w	r3, r2, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	f47f ae35 	bne.w	8001de8 <HAL_GPIO_Init+0x14>
  }
}
 800217e:	bf00      	nop
 8002180:	bf00      	nop
 8002182:	3724      	adds	r7, #36	@ 0x24
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	46022000 	.word	0x46022000
 8002190:	002f7f7f 	.word	0x002f7f7f

08002194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	807b      	strh	r3, [r7, #2]
 80021a0:	4613      	mov	r3, r2
 80021a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021a4:	787b      	ldrb	r3, [r7, #1]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021aa:	887a      	ldrh	r2, [r7, #2]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80021b0:	e002      	b.n	80021b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80021b2:	887a      	ldrh	r2, [r7, #2]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HCD_GET_CH_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bChNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t HCD_GET_CH_RX_CNT(HCD_TypeDef *Instance, uint16_t bChNum)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	460b      	mov	r3, r1
 80021ce:	807b      	strh	r3, [r7, #2]
  uint32_t HostCoreSpeed;
  uint32_t ep_reg = USB_DRD_GET_CHEP(Instance, bChNum);
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	887b      	ldrh	r3, [r7, #2]
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 10U;
 80021dc:	230a      	movs	r3, #10
 80021de:	60fb      	str	r3, [r7, #12]

  /* Get Host core Speed */
  HostCoreSpeed = USB_GetHostSpeed(Instance);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f007 ffe8 	bl	800a1b6 <USB_GetHostSpeed>
 80021e6:	6138      	str	r0, [r7, #16]

  /* Count depends on device LS */
  if ((HostCoreSpeed == USB_DRD_SPEED_LS) || ((ep_reg & USB_CHEP_LSEP) == USB_CHEP_LSEP))
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d004      	beq.n	80021f8 <HCD_GET_CH_RX_CNT+0x34>
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00e      	beq.n	8002216 <HCD_GET_CH_RX_CNT+0x52>
  {
    count = (70U * (HAL_RCC_GetHCLKFreq() / 1000000U)) / 100U;
 80021f8:	f004 fd22 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 80021fc:	4603      	mov	r3, r0
 80021fe:	4a17      	ldr	r2, [pc, #92]	@ (800225c <HCD_GET_CH_RX_CNT+0x98>)
 8002200:	fba2 2303 	umull	r2, r3, r2, r3
 8002204:	0c9b      	lsrs	r3, r3, #18
 8002206:	2246      	movs	r2, #70	@ 0x46
 8002208:	fb02 f303 	mul.w	r3, r2, r3
 800220c:	4a14      	ldr	r2, [pc, #80]	@ (8002260 <HCD_GET_CH_RX_CNT+0x9c>)
 800220e:	fba2 2303 	umull	r2, r3, r2, r3
 8002212:	095b      	lsrs	r3, r3, #5
 8002214:	60fb      	str	r3, [r7, #12]
  }

  if (count > 15U)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2b0f      	cmp	r3, #15
 800221a:	d90c      	bls.n	8002236 <HCD_GET_CH_RX_CNT+0x72>
  {
    count = HCD_MAX(10U, (count - 15U));
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	3b0f      	subs	r3, #15
 8002220:	2b09      	cmp	r3, #9
 8002222:	d902      	bls.n	800222a <HCD_GET_CH_RX_CNT+0x66>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	3b0f      	subs	r3, #15
 8002228:	e000      	b.n	800222c <HCD_GET_CH_RX_CNT+0x68>
 800222a:	230a      	movs	r3, #10
 800222c:	60fb      	str	r3, [r7, #12]
  }

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800222e:	e002      	b.n	8002236 <HCD_GET_CH_RX_CNT+0x72>
  {
    count--;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	3b01      	subs	r3, #1
 8002234:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1f9      	bne.n	8002230 <HCD_GET_CH_RX_CNT+0x6c>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bChNum));
 800223c:	887b      	ldrh	r3, [r7, #2]
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002244:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	0c1b      	lsrs	r3, r3, #16
 800224c:	b29b      	uxth	r3, r3
 800224e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002252:	b29b      	uxth	r3, r3
}
 8002254:	4618      	mov	r0, r3
 8002256:	3718      	adds	r7, #24
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	431bde83 	.word	0x431bde83
 8002260:	51eb851f 	.word	0x51eb851f

08002264 <HCD_GET_CH_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bChNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t HCD_GET_CH_DBUF0_CNT(const HCD_TypeDef *Instance, uint16_t bChNum)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = 10U;
 8002270:	230a      	movs	r3, #10
 8002272:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002274:	e002      	b.n	800227c <HCD_GET_CH_DBUF0_CNT+0x18>
  {
    count--;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	3b01      	subs	r3, #1
 800227a:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f9      	bne.n	8002276 <HCD_GET_CH_DBUF0_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bChNum));
 8002282:	887b      	ldrh	r3, [r7, #2]
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800228a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	0c1b      	lsrs	r3, r3, #16
 8002292:	b29b      	uxth	r3, r3
 8002294:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002298:	b29b      	uxth	r3, r3
}
 800229a:	4618      	mov	r0, r3
 800229c:	3714      	adds	r7, #20
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <HCD_GET_CH_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bChNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t HCD_GET_CH_DBUF1_CNT(const HCD_TypeDef *Instance, uint16_t bChNum)
{
 80022a6:	b480      	push	{r7}
 80022a8:	b085      	sub	sp, #20
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
 80022ae:	460b      	mov	r3, r1
 80022b0:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = 10U;
 80022b2:	230a      	movs	r3, #10
 80022b4:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80022b6:	e002      	b.n	80022be <HCD_GET_CH_DBUF1_CNT+0x18>
  {
    count--;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	3b01      	subs	r3, #1
 80022bc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1f9      	bne.n	80022b8 <HCD_GET_CH_DBUF1_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bChNum));
 80022c4:	887b      	ldrh	r3, [r7, #2]
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80022cc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	0c1b      	lsrs	r3, r3, #16
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022da:	b29b      	uxth	r3, r3
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af02      	add	r7, sp, #8
 80022ee:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e042      	b.n	8002380 <HAL_HCD_Init+0x98>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f893 335a 	ldrb.w	r3, [r3, #858]	@ 0x35a
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b00      	cmp	r3, #0
 8002304:	d106      	bne.n	8002314 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7fe fef8 	bl	8001104 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }
  hhcd->State = HAL_HCD_STATE_BUSY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2203      	movs	r2, #3
 8002318:	f883 235a 	strb.w	r2, [r3, #858]	@ 0x35a

  /* Disable the Interrupts */
  (void)__HAL_HCD_DISABLE(hhcd);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4618      	mov	r0, r3
 8002322:	f007 fdfb 	bl	8009f1c <USB_DisableGlobalInt>

  /* Dma not supported, force to zero */
  hhcd->Init.dma_enable = 0U;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	719a      	strb	r2, [r3, #6]

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	7c1a      	ldrb	r2, [r3, #16]
 8002334:	f88d 2000 	strb.w	r2, [sp]
 8002338:	3304      	adds	r3, #4
 800233a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800233c:	f007 fdd0 	bl	8009ee0 <USB_CoreInit>

  /* Force Host Mode */
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2101      	movs	r1, #1
 8002346:	4618      	mov	r0, r3
 8002348:	f007 fdfd 	bl	8009f46 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	7c1a      	ldrb	r2, [r3, #16]
 8002354:	f88d 2000 	strb.w	r2, [sp]
 8002358:	3304      	adds	r3, #4
 800235a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800235c:	f007 fee3 	bl	800a126 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 235a 	strb.w	r2, [r3, #858]	@ 0x35a

  /* Host Port State */
  hhcd->HostState = HCD_HCD_STATE_DISCONNECTED;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358

  /* Init PMA Address */
  (void)HAL_HCD_PMAReset(hhcd);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f003 f8c6 	bl	8005502 <HAL_HCD_PMAReset>

  hhcd->State = HAL_HCD_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 235a 	strb.w	r2, [r3, #858]	@ 0x35a

  return HAL_OK;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <HAL_HCD_HC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
                                  uint8_t epnum, uint8_t dev_address,
                                  uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002388:	b590      	push	{r4, r7, lr}
 800238a:	b08d      	sub	sp, #52	@ 0x34
 800238c:	af04      	add	r7, sp, #16
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	4608      	mov	r0, r1
 8002392:	4611      	mov	r1, r2
 8002394:	461a      	mov	r2, r3
 8002396:	4603      	mov	r3, r0
 8002398:	70fb      	strb	r3, [r7, #3]
 800239a:	460b      	mov	r3, r1
 800239c:	70bb      	strb	r3, [r7, #2]
 800239e:	4613      	mov	r3, r2
 80023a0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint8_t used_channel;
  uint8_t ep0_virtual_channel;

  __HAL_LOCK(hhcd);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3359 	ldrb.w	r3, [r3, #857]	@ 0x359
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d101      	bne.n	80023b0 <HAL_HCD_HC_Init+0x28>
 80023ac:	2302      	movs	r3, #2
 80023ae:	e375      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359

  if (ch_num > 16U)
 80023b8:	78fb      	ldrb	r3, [r7, #3]
 80023ba:	2b10      	cmp	r3, #16
 80023bc:	d905      	bls.n	80023ca <HAL_HCD_HC_Init+0x42>
  {
    __HAL_UNLOCK(hhcd);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e368      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
  }

  if (((epnum & 0xFU) == 0U) && ((hhcd->ep0_PmaAllocState & 0xF000U) != 0U))
 80023ca:	78bb      	ldrb	r3, [r7, #2]
 80023cc:	f003 030f 	and.w	r3, r3, #15
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d164      	bne.n	800249e <HAL_HCD_HC_Init+0x116>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 80023da:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d05d      	beq.n	800249e <HAL_HCD_HC_Init+0x116>
  {
    hhcd->hc[ch_num & 0xFU].pmaadress = hhcd->hc[0U].pmaadress;
 80023e2:	78fb      	ldrb	r3, [r7, #3]
 80023e4:	f003 030f 	and.w	r3, r3, #15
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	8f10      	ldrh	r0, [r2, #56]	@ 0x38
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	1c5a      	adds	r2, r3, #1
 80023f0:	4613      	mov	r3, r2
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	4413      	add	r3, r2
 80023f6:	011b      	lsls	r3, r3, #4
 80023f8:	440b      	add	r3, r1
 80023fa:	3308      	adds	r3, #8
 80023fc:	4602      	mov	r2, r0
 80023fe:	801a      	strh	r2, [r3, #0]
    hhcd->hc[ch_num & 0xFU].pmaaddr0 = hhcd->hc[0U].pmaaddr0;
 8002400:	78fb      	ldrb	r3, [r7, #3]
 8002402:	f003 030f 	and.w	r3, r3, #15
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	8f50      	ldrh	r0, [r2, #58]	@ 0x3a
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	1c5a      	adds	r2, r3, #1
 800240e:	4613      	mov	r3, r2
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4413      	add	r3, r2
 8002414:	011b      	lsls	r3, r3, #4
 8002416:	440b      	add	r3, r1
 8002418:	330a      	adds	r3, #10
 800241a:	4602      	mov	r2, r0
 800241c:	801a      	strh	r2, [r3, #0]
    hhcd->hc[ch_num & 0xFU].pmaaddr1 = hhcd->hc[0U].pmaaddr1;
 800241e:	78fb      	ldrb	r3, [r7, #3]
 8002420:	f003 020f 	and.w	r2, r3, #15
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	8f98      	ldrh	r0, [r3, #60]	@ 0x3c
 8002428:	6879      	ldr	r1, [r7, #4]
 800242a:	4613      	mov	r3, r2
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	4413      	add	r3, r2
 8002430:	011b      	lsls	r3, r3, #4
 8002432:	440b      	add	r3, r1
 8002434:	333c      	adds	r3, #60	@ 0x3c
 8002436:	4602      	mov	r2, r0
 8002438:	801a      	strh	r2, [r3, #0]

    hhcd->phy_chin_state[0U] = (((uint16_t)ch_num + 1U) << 4U) |
 800243a:	78fb      	ldrb	r3, [r7, #3]
 800243c:	b29b      	uxth	r3, r3
 800243e:	3301      	adds	r3, #1
 8002440:	b29b      	uxth	r3, r3
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	b29a      	uxth	r2, r3
                               ((uint16_t)ep_type + 1U) |
 8002446:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800244a:	b29b      	uxth	r3, r3
 800244c:	3301      	adds	r3, #1
 800244e:	b29b      	uxth	r3, r3
    hhcd->phy_chin_state[0U] = (((uint16_t)ch_num + 1U) << 4U) |
 8002450:	4313      	orrs	r3, r2
 8002452:	b29a      	uxth	r2, r3
                               (((uint16_t)epnum & 0x0FU) << 8U);
 8002454:	78bb      	ldrb	r3, [r7, #2]
 8002456:	b29b      	uxth	r3, r3
 8002458:	021b      	lsls	r3, r3, #8
 800245a:	b29b      	uxth	r3, r3
 800245c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002460:	b29b      	uxth	r3, r3
                               ((uint16_t)ep_type + 1U) |
 8002462:	4313      	orrs	r3, r2
 8002464:	b29a      	uxth	r2, r3
    hhcd->phy_chin_state[0U] = (((uint16_t)ch_num + 1U) << 4U) |
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f8a3 2318 	strh.w	r2, [r3, #792]	@ 0x318

    hhcd->phy_chout_state[0U] = (((uint16_t)ch_num + 1U) << 4U) |
 800246c:	78fb      	ldrb	r3, [r7, #3]
 800246e:	b29b      	uxth	r3, r3
 8002470:	3301      	adds	r3, #1
 8002472:	b29b      	uxth	r3, r3
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	b29a      	uxth	r2, r3
                                ((uint16_t)ep_type + 1U) |
 8002478:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800247c:	b29b      	uxth	r3, r3
 800247e:	3301      	adds	r3, #1
 8002480:	b29b      	uxth	r3, r3
    hhcd->phy_chout_state[0U] = (((uint16_t)ch_num + 1U) << 4U) |
 8002482:	4313      	orrs	r3, r2
 8002484:	b29a      	uxth	r2, r3
                                (((uint16_t)epnum & 0x0FU) << 8U);
 8002486:	78bb      	ldrb	r3, [r7, #2]
 8002488:	b29b      	uxth	r3, r3
 800248a:	021b      	lsls	r3, r3, #8
 800248c:	b29b      	uxth	r3, r3
 800248e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002492:	b29b      	uxth	r3, r3
                                ((uint16_t)ep_type + 1U) |
 8002494:	4313      	orrs	r3, r2
 8002496:	b29a      	uxth	r2, r3
    hhcd->phy_chout_state[0U] = (((uint16_t)ch_num + 1U) << 4U) |
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8a3 2328 	strh.w	r2, [r3, #808]	@ 0x328
  }

  /* Check if the logical channel are already allocated */
  used_channel = HAL_HCD_Check_usedChannel(hhcd, ch_num);
 800249e:	78fb      	ldrb	r3, [r7, #3]
 80024a0:	4619      	mov	r1, r3
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f002 fc75 	bl	8004d92 <HAL_HCD_Check_usedChannel>
 80024a8:	4603      	mov	r3, r0
 80024aa:	77fb      	strb	r3, [r7, #31]

  /* Check if the channel is not already opened */
  if (used_channel == 0U)
 80024ac:	7ffb      	ldrb	r3, [r7, #31]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d127      	bne.n	8002502 <HAL_HCD_HC_Init+0x17a>
  {
    /* Allocate New Physical channel */
    hhcd->hc[ch_num & 0xFU].phy_ch_num = HAL_HCD_Get_FreePhyChannel(hhcd, ch_num, epnum, ep_type);
 80024b2:	78fb      	ldrb	r3, [r7, #3]
 80024b4:	f003 040f 	and.w	r4, r3, #15
 80024b8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80024bc:	78ba      	ldrb	r2, [r7, #2]
 80024be:	78f9      	ldrb	r1, [r7, #3]
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f002 fd02 	bl	8004eca <HAL_HCD_Get_FreePhyChannel>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4619      	mov	r1, r3
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	4623      	mov	r3, r4
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	4423      	add	r3, r4
 80024d2:	011b      	lsls	r3, r3, #4
 80024d4:	4413      	add	r3, r2
 80024d6:	3315      	adds	r3, #21
 80024d8:	460a      	mov	r2, r1
 80024da:	701a      	strb	r2, [r3, #0]

    /* No free Channel available, return error */
    if (hhcd->hc[ch_num & 0xFU].phy_ch_num == HCD_FREE_CH_NOT_FOUND)
 80024dc:	78fb      	ldrb	r3, [r7, #3]
 80024de:	f003 020f 	and.w	r2, r3, #15
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	4613      	mov	r3, r2
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	4413      	add	r3, r2
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	440b      	add	r3, r1
 80024ee:	3315      	adds	r3, #21
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	2bff      	cmp	r3, #255	@ 0xff
 80024f4:	d114      	bne.n	8002520 <HAL_HCD_HC_Init+0x198>
    {
      __HAL_UNLOCK(hhcd);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
      return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e2cc      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
  }
  /* Channel already opened */
  else
  {
    /* Get Physical Channel number */
    hhcd->hc[ch_num & 0xFU].phy_ch_num = (used_channel & 0xF0U) >> 4U;
 8002502:	78fb      	ldrb	r3, [r7, #3]
 8002504:	f003 020f 	and.w	r2, r3, #15
 8002508:	7ffb      	ldrb	r3, [r7, #31]
 800250a:	091b      	lsrs	r3, r3, #4
 800250c:	b2d8      	uxtb	r0, r3
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	4613      	mov	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4413      	add	r3, r2
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	440b      	add	r3, r1
 800251a:	3315      	adds	r3, #21
 800251c:	4602      	mov	r2, r0
 800251e:	701a      	strb	r2, [r3, #0]
  }

  if ((epnum & 0x80U) != 0U)
 8002520:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002524:	2b00      	cmp	r3, #0
 8002526:	da0c      	bge.n	8002542 <HAL_HCD_HC_Init+0x1ba>
  {
    hhcd->hc[ch_num & 0xFU].ch_dir = CH_IN_DIR;
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	f003 020f 	and.w	r2, r3, #15
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	4413      	add	r3, r2
 8002536:	011b      	lsls	r3, r3, #4
 8002538:	440b      	add	r3, r1
 800253a:	3317      	adds	r3, #23
 800253c:	2201      	movs	r2, #1
 800253e:	701a      	strb	r2, [r3, #0]
 8002540:	e00b      	b.n	800255a <HAL_HCD_HC_Init+0x1d2>
  }
  else
  {
    hhcd->hc[ch_num & 0xFU].ch_dir = CH_OUT_DIR;
 8002542:	78fb      	ldrb	r3, [r7, #3]
 8002544:	f003 020f 	and.w	r2, r3, #15
 8002548:	6879      	ldr	r1, [r7, #4]
 800254a:	4613      	mov	r3, r2
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	4413      	add	r3, r2
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	440b      	add	r3, r1
 8002554:	3317      	adds	r3, #23
 8002556:	2200      	movs	r2, #0
 8002558:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num & 0xFU].dev_addr   = dev_address;
 800255a:	78fb      	ldrb	r3, [r7, #3]
 800255c:	f003 020f 	and.w	r2, r3, #15
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	4413      	add	r3, r2
 8002568:	011b      	lsls	r3, r3, #4
 800256a:	440b      	add	r3, r1
 800256c:	3314      	adds	r3, #20
 800256e:	787a      	ldrb	r2, [r7, #1]
 8002570:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num & 0xFU].max_packet = mps;
 8002572:	78fb      	ldrb	r3, [r7, #3]
 8002574:	f003 020f 	and.w	r2, r3, #15
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	011b      	lsls	r3, r3, #4
 8002582:	440b      	add	r3, r1
 8002584:	331c      	adds	r3, #28
 8002586:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8002588:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num & 0xFU].ep_type    = ep_type;
 800258a:	78fb      	ldrb	r3, [r7, #3]
 800258c:	f003 020f 	and.w	r2, r3, #15
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	4413      	add	r3, r2
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	440b      	add	r3, r1
 800259c:	331b      	adds	r3, #27
 800259e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80025a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num & 0xFU].ep_num     = epnum & 0x7FU;
 80025a4:	78fb      	ldrb	r3, [r7, #3]
 80025a6:	f003 020f 	and.w	r2, r3, #15
 80025aa:	78bb      	ldrb	r3, [r7, #2]
 80025ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025b0:	b2d8      	uxtb	r0, r3
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	440b      	add	r3, r1
 80025be:	3316      	adds	r3, #22
 80025c0:	4602      	mov	r2, r0
 80025c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num & 0xFU].speed      = speed;
 80025c4:	78fb      	ldrb	r3, [r7, #3]
 80025c6:	f003 020f 	and.w	r2, r3, #15
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	4613      	mov	r3, r2
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	4413      	add	r3, r2
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	440b      	add	r3, r1
 80025d6:	3318      	adds	r3, #24
 80025d8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80025dc:	701a      	strb	r2, [r3, #0]

  /* Check if the channel is not already opened */
  if (used_channel == 0U)
 80025de:	7ffb      	ldrb	r3, [r7, #31]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f040 81a0 	bne.w	8002926 <HAL_HCD_HC_Init+0x59e>
  {
    if (((ep_type == EP_TYPE_ISOC) && (hhcd->Init.iso_singlebuffer_enable == 0U)) ||
 80025e6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d103      	bne.n	80025f6 <HAL_HCD_HC_Init+0x26e>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	7c1b      	ldrb	r3, [r3, #16]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d009      	beq.n	800260a <HAL_HCD_HC_Init+0x282>
 80025f6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	f040 809a 	bne.w	8002734 <HAL_HCD_HC_Init+0x3ac>
        ((ep_type == EP_TYPE_BULK) && (hhcd->Init.bulk_doublebuffer_enable == 1U)))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	7bdb      	ldrb	r3, [r3, #15]
 8002604:	2b01      	cmp	r3, #1
 8002606:	f040 8095 	bne.w	8002734 <HAL_HCD_HC_Init+0x3ac>
    {
      /* PMA Dynamic Allocation */
      status = HAL_HCD_PMAlloc(hhcd, ch_num, HCD_DBL_BUF, mps);
 800260a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800260c:	78f9      	ldrb	r1, [r7, #3]
 800260e:	2201      	movs	r2, #1
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f002 febc 	bl	800538e <HAL_HCD_PMAlloc>
 8002616:	4603      	mov	r3, r0
 8002618:	77bb      	strb	r3, [r7, #30]

      if (status == HAL_ERROR)
 800261a:	7fbb      	ldrb	r3, [r7, #30]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d105      	bne.n	800262c <HAL_HCD_HC_Init+0x2a4>
      {
        __HAL_UNLOCK(hhcd);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e237      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
      }

      /* Clear Channel DTOG_TX */
      HCD_CLEAR_TX_DTOG(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4618      	mov	r0, r3
 8002632:	78fb      	ldrb	r3, [r7, #3]
 8002634:	f003 020f 	and.w	r2, r3, #15
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	011b      	lsls	r3, r3, #4
 8002642:	440b      	add	r3, r1
 8002644:	3315      	adds	r3, #21
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	4403      	add	r3, r0
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	61bb      	str	r3, [r7, #24]
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002656:	2b00      	cmp	r3, #0
 8002658:	d029      	beq.n	80026ae <HAL_HCD_HC_Init+0x326>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4618      	mov	r0, r3
 8002660:	78fb      	ldrb	r3, [r7, #3]
 8002662:	f003 020f 	and.w	r2, r3, #15
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	4413      	add	r3, r2
 800266e:	011b      	lsls	r3, r3, #4
 8002670:	440b      	add	r3, r1
 8002672:	3315      	adds	r3, #21
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4403      	add	r3, r0
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4ba8      	ldr	r3, [pc, #672]	@ (8002920 <HAL_HCD_HC_Init+0x598>)
 800267e:	4013      	ands	r3, r2
 8002680:	617b      	str	r3, [r7, #20]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	78fb      	ldrb	r3, [r7, #3]
 800268a:	f003 020f 	and.w	r2, r3, #15
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	4413      	add	r3, r2
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	440b      	add	r3, r1
 800269a:	3315      	adds	r3, #21
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	18c2      	adds	r2, r0, r3
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80026ac:	6013      	str	r3, [r2, #0]

      /* Clear Channel DTOG RX */
      HCD_CLEAR_RX_DTOG(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4618      	mov	r0, r3
 80026b4:	78fb      	ldrb	r3, [r7, #3]
 80026b6:	f003 020f 	and.w	r2, r3, #15
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	011b      	lsls	r3, r3, #4
 80026c4:	440b      	add	r3, r1
 80026c6:	3315      	adds	r3, #21
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4403      	add	r3, r0
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	613b      	str	r3, [r7, #16]
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 811e 	beq.w	800291a <HAL_HCD_HC_Init+0x592>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4618      	mov	r0, r3
 80026e4:	78fb      	ldrb	r3, [r7, #3]
 80026e6:	f003 020f 	and.w	r2, r3, #15
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4413      	add	r3, r2
 80026f2:	011b      	lsls	r3, r3, #4
 80026f4:	440b      	add	r3, r1
 80026f6:	3315      	adds	r3, #21
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4403      	add	r3, r0
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	4b87      	ldr	r3, [pc, #540]	@ (8002920 <HAL_HCD_HC_Init+0x598>)
 8002702:	4013      	ands	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	f003 020f 	and.w	r2, r3, #15
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	4413      	add	r3, r2
 800271a:	011b      	lsls	r3, r3, #4
 800271c:	440b      	add	r3, r1
 800271e:	3315      	adds	r3, #21
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	18c2      	adds	r2, r0, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800272c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	e0f2      	b.n	800291a <HAL_HCD_HC_Init+0x592>

    }
    else
    {
      if (hhcd->hc[ch_num & 0xFU].ep_num != 0U)
 8002734:	78fb      	ldrb	r3, [r7, #3]
 8002736:	f003 020f 	and.w	r2, r3, #15
 800273a:	6879      	ldr	r1, [r7, #4]
 800273c:	4613      	mov	r3, r2
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	4413      	add	r3, r2
 8002742:	011b      	lsls	r3, r3, #4
 8002744:	440b      	add	r3, r1
 8002746:	3316      	adds	r3, #22
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d011      	beq.n	8002772 <HAL_HCD_HC_Init+0x3ea>
      {
        status = HAL_HCD_PMAlloc(hhcd, ch_num, HCD_SNG_BUF, mps);
 800274e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002750:	78f9      	ldrb	r1, [r7, #3]
 8002752:	2200      	movs	r2, #0
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f002 fe1a 	bl	800538e <HAL_HCD_PMAlloc>
 800275a:	4603      	mov	r3, r0
 800275c:	77bb      	strb	r3, [r7, #30]

        if (status == HAL_ERROR)
 800275e:	7fbb      	ldrb	r3, [r7, #30]
 8002760:	2b01      	cmp	r3, #1
 8002762:	f040 80e0 	bne.w	8002926 <HAL_HCD_HC_Init+0x59e>
        {
          __HAL_UNLOCK(hhcd);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
          return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e194      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
        }
      }
      else
      {
        if (ch_num == 0U)
 8002772:	78fb      	ldrb	r3, [r7, #3]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d177      	bne.n	8002868 <HAL_HCD_HC_Init+0x4e0>
        {
          ep0_virtual_channel = (uint8_t)(hhcd->ep0_PmaAllocState & 0xFU);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 800277e:	b2db      	uxtb	r3, r3
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	777b      	strb	r3, [r7, #29]

          if ((ep0_virtual_channel != 0U) && (((hhcd->ep0_PmaAllocState & 0xF0U) >> 4) == CH_IN_DIR))
 8002786:	7f7b      	ldrb	r3, [r7, #29]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d02b      	beq.n	80027e4 <HAL_HCD_HC_Init+0x45c>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 8002792:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002796:	2b10      	cmp	r3, #16
 8002798:	d124      	bne.n	80027e4 <HAL_HCD_HC_Init+0x45c>
          {
            if (hhcd->hc[ch_num & 0xFU].ch_dir == CH_OUT_DIR)
 800279a:	78fb      	ldrb	r3, [r7, #3]
 800279c:	f003 020f 	and.w	r2, r3, #15
 80027a0:	6879      	ldr	r1, [r7, #4]
 80027a2:	4613      	mov	r3, r2
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	4413      	add	r3, r2
 80027a8:	011b      	lsls	r3, r3, #4
 80027aa:	440b      	add	r3, r1
 80027ac:	3317      	adds	r3, #23
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d111      	bne.n	80027d8 <HAL_HCD_HC_Init+0x450>
            {
              status = HAL_HCD_PMAlloc(hhcd, ch_num, HCD_SNG_BUF, 64U);
 80027b4:	78f9      	ldrb	r1, [r7, #3]
 80027b6:	2340      	movs	r3, #64	@ 0x40
 80027b8:	2200      	movs	r2, #0
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f002 fde7 	bl	800538e <HAL_HCD_PMAlloc>
 80027c0:	4603      	mov	r3, r0
 80027c2:	77bb      	strb	r3, [r7, #30]

              if (status == HAL_ERROR)
 80027c4:	7fbb      	ldrb	r3, [r7, #30]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	f040 80ac 	bne.w	8002924 <HAL_HCD_HC_Init+0x59c>
              {
                __HAL_UNLOCK(hhcd);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
                return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e161      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
              }
            }
            else
            {
              __HAL_UNLOCK(hhcd);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
              return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e15b      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
            }
          }
          else
          {
            /* This is a dual EP0 PMA allocation */
            hhcd->ep0_PmaAllocState |= (0x1UL << 12);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 80027ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314

            /* PMA Dynamic Allocation for EP0 OUT direction */
            hhcd->hc[ch_num & 0xFU].ch_dir = CH_OUT_DIR;
 80027f4:	78fb      	ldrb	r3, [r7, #3]
 80027f6:	f003 020f 	and.w	r2, r3, #15
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	4613      	mov	r3, r2
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	4413      	add	r3, r2
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	440b      	add	r3, r1
 8002806:	3317      	adds	r3, #23
 8002808:	2200      	movs	r2, #0
 800280a:	701a      	strb	r2, [r3, #0]
            status = HAL_HCD_PMAlloc(hhcd, ch_num, HCD_SNG_BUF, 64U);
 800280c:	78f9      	ldrb	r1, [r7, #3]
 800280e:	2340      	movs	r3, #64	@ 0x40
 8002810:	2200      	movs	r2, #0
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f002 fdbb 	bl	800538e <HAL_HCD_PMAlloc>
 8002818:	4603      	mov	r3, r0
 800281a:	77bb      	strb	r3, [r7, #30]

            if (status == HAL_ERROR)
 800281c:	7fbb      	ldrb	r3, [r7, #30]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d105      	bne.n	800282e <HAL_HCD_HC_Init+0x4a6>
            {
              __HAL_UNLOCK(hhcd);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
              return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e136      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
            }

            /* PMA Dynamic Allocation for EP0 IN direction */
            hhcd->hc[ch_num & 0xFU].ch_dir = CH_IN_DIR;
 800282e:	78fb      	ldrb	r3, [r7, #3]
 8002830:	f003 020f 	and.w	r2, r3, #15
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	4413      	add	r3, r2
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	440b      	add	r3, r1
 8002840:	3317      	adds	r3, #23
 8002842:	2201      	movs	r2, #1
 8002844:	701a      	strb	r2, [r3, #0]
            status = HAL_HCD_PMAlloc(hhcd, ch_num, HCD_SNG_BUF, 64U);
 8002846:	78f9      	ldrb	r1, [r7, #3]
 8002848:	2340      	movs	r3, #64	@ 0x40
 800284a:	2200      	movs	r2, #0
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f002 fd9e 	bl	800538e <HAL_HCD_PMAlloc>
 8002852:	4603      	mov	r3, r0
 8002854:	77bb      	strb	r3, [r7, #30]

            if (status == HAL_ERROR)
 8002856:	7fbb      	ldrb	r3, [r7, #30]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d164      	bne.n	8002926 <HAL_HCD_HC_Init+0x59e>
            {
              __HAL_UNLOCK(hhcd);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
              return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e119      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
            }
          }
        }
        else
        {
          if (((hhcd->ep0_PmaAllocState & 0xF00U) >> 8) == 1U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 800286e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002876:	d13f      	bne.n	80028f8 <HAL_HCD_HC_Init+0x570>
          {
            ep0_virtual_channel = (uint8_t)(hhcd->ep0_PmaAllocState & 0xFU);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 800287e:	b2db      	uxtb	r3, r3
 8002880:	f003 030f 	and.w	r3, r3, #15
 8002884:	777b      	strb	r3, [r7, #29]

            if (((hhcd->ep0_PmaAllocState & 0xF0U) >> 4) == CH_IN_DIR)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 800288c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002890:	2b10      	cmp	r3, #16
 8002892:	d117      	bne.n	80028c4 <HAL_HCD_HC_Init+0x53c>
            {
              hhcd->hc[ch_num & 0xFU].pmaaddr1 = hhcd->hc[ep0_virtual_channel & 0xFU].pmaaddr1;
 8002894:	7f7b      	ldrb	r3, [r7, #29]
 8002896:	f003 010f 	and.w	r1, r3, #15
 800289a:	78fb      	ldrb	r3, [r7, #3]
 800289c:	f003 020f 	and.w	r2, r3, #15
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	460b      	mov	r3, r1
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	440b      	add	r3, r1
 80028a8:	011b      	lsls	r3, r3, #4
 80028aa:	4403      	add	r3, r0
 80028ac:	333c      	adds	r3, #60	@ 0x3c
 80028ae:	8818      	ldrh	r0, [r3, #0]
 80028b0:	6879      	ldr	r1, [r7, #4]
 80028b2:	4613      	mov	r3, r2
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	4413      	add	r3, r2
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	440b      	add	r3, r1
 80028bc:	333c      	adds	r3, #60	@ 0x3c
 80028be:	4602      	mov	r2, r0
 80028c0:	801a      	strh	r2, [r3, #0]
 80028c2:	e030      	b.n	8002926 <HAL_HCD_HC_Init+0x59e>
            }
            else
            {
              hhcd->hc[ch_num & 0xFU].pmaaddr0 = hhcd->hc[ep0_virtual_channel & 0xFU].pmaaddr0;
 80028c4:	7f7b      	ldrb	r3, [r7, #29]
 80028c6:	f003 030f 	and.w	r3, r3, #15
 80028ca:	78fa      	ldrb	r2, [r7, #3]
 80028cc:	f002 000f 	and.w	r0, r2, #15
 80028d0:	6879      	ldr	r1, [r7, #4]
 80028d2:	1c5a      	adds	r2, r3, #1
 80028d4:	4613      	mov	r3, r2
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	4413      	add	r3, r2
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	440b      	add	r3, r1
 80028de:	330a      	adds	r3, #10
 80028e0:	881c      	ldrh	r4, [r3, #0]
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	1c42      	adds	r2, r0, #1
 80028e6:	4613      	mov	r3, r2
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	4413      	add	r3, r2
 80028ec:	011b      	lsls	r3, r3, #4
 80028ee:	440b      	add	r3, r1
 80028f0:	330a      	adds	r3, #10
 80028f2:	4622      	mov	r2, r4
 80028f4:	801a      	strh	r2, [r3, #0]
 80028f6:	e016      	b.n	8002926 <HAL_HCD_HC_Init+0x59e>
            }
          }
          else
          {
            status = HAL_HCD_PMAlloc(hhcd, ch_num, HCD_SNG_BUF, 64U);
 80028f8:	78f9      	ldrb	r1, [r7, #3]
 80028fa:	2340      	movs	r3, #64	@ 0x40
 80028fc:	2200      	movs	r2, #0
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f002 fd45 	bl	800538e <HAL_HCD_PMAlloc>
 8002904:	4603      	mov	r3, r0
 8002906:	77bb      	strb	r3, [r7, #30]

            if (status == HAL_ERROR)
 8002908:	7fbb      	ldrb	r3, [r7, #30]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d10b      	bne.n	8002926 <HAL_HCD_HC_Init+0x59e>
            {
              __HAL_UNLOCK(hhcd);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
              return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e0c0      	b.n	8002a9c <HAL_HCD_HC_Init+0x714>
      HCD_CLEAR_RX_DTOG(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num);
 800291a:	bf00      	nop
 800291c:	e003      	b.n	8002926 <HAL_HCD_HC_Init+0x59e>
 800291e:	bf00      	nop
 8002920:	07ff8f8f 	.word	0x07ff8f8f
            if (hhcd->hc[ch_num & 0xFU].ch_dir == CH_OUT_DIR)
 8002924:	bf00      	nop
        }
      }
    }
  }

  if ((epnum & 0x80U) != 0U)
 8002926:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800292a:	2b00      	cmp	r3, #0
 800292c:	da31      	bge.n	8002992 <HAL_HCD_HC_Init+0x60a>
  {
    hhcd->hc[ch_num & 0xFU].ch_dir = CH_IN_DIR;
 800292e:	78fb      	ldrb	r3, [r7, #3]
 8002930:	f003 020f 	and.w	r2, r3, #15
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	4413      	add	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	440b      	add	r3, r1
 8002940:	3317      	adds	r3, #23
 8002942:	2201      	movs	r2, #1
 8002944:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[ch_num & 0xFU].ep_num == 0U)
 8002946:	78fb      	ldrb	r3, [r7, #3]
 8002948:	f003 020f 	and.w	r2, r3, #15
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	4613      	mov	r3, r2
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	4413      	add	r3, r2
 8002954:	011b      	lsls	r3, r3, #4
 8002956:	440b      	add	r3, r1
 8002958:	3316      	adds	r3, #22
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d14a      	bne.n	80029f6 <HAL_HCD_HC_Init+0x66e>
    {
      hhcd->hc[ch_num & 0xFU].pmaadress = hhcd->hc[ch_num & 0xFU].pmaaddr1;
 8002960:	78fb      	ldrb	r3, [r7, #3]
 8002962:	f003 020f 	and.w	r2, r3, #15
 8002966:	78fb      	ldrb	r3, [r7, #3]
 8002968:	f003 000f 	and.w	r0, r3, #15
 800296c:	6879      	ldr	r1, [r7, #4]
 800296e:	4613      	mov	r3, r2
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	4413      	add	r3, r2
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	440b      	add	r3, r1
 8002978:	333c      	adds	r3, #60	@ 0x3c
 800297a:	881c      	ldrh	r4, [r3, #0]
 800297c:	6879      	ldr	r1, [r7, #4]
 800297e:	1c42      	adds	r2, r0, #1
 8002980:	4613      	mov	r3, r2
 8002982:	005b      	lsls	r3, r3, #1
 8002984:	4413      	add	r3, r2
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	440b      	add	r3, r1
 800298a:	3308      	adds	r3, #8
 800298c:	4622      	mov	r2, r4
 800298e:	801a      	strh	r2, [r3, #0]
 8002990:	e031      	b.n	80029f6 <HAL_HCD_HC_Init+0x66e>
    }
  }
  else
  {
    hhcd->hc[ch_num & 0xFU].ch_dir = CH_OUT_DIR;
 8002992:	78fb      	ldrb	r3, [r7, #3]
 8002994:	f003 020f 	and.w	r2, r3, #15
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	4613      	mov	r3, r2
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	4413      	add	r3, r2
 80029a0:	011b      	lsls	r3, r3, #4
 80029a2:	440b      	add	r3, r1
 80029a4:	3317      	adds	r3, #23
 80029a6:	2200      	movs	r2, #0
 80029a8:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[ch_num & 0xFU].ep_num == 0U)
 80029aa:	78fb      	ldrb	r3, [r7, #3]
 80029ac:	f003 020f 	and.w	r2, r3, #15
 80029b0:	6879      	ldr	r1, [r7, #4]
 80029b2:	4613      	mov	r3, r2
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	4413      	add	r3, r2
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	440b      	add	r3, r1
 80029bc:	3316      	adds	r3, #22
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d118      	bne.n	80029f6 <HAL_HCD_HC_Init+0x66e>
    {
      hhcd->hc[ch_num & 0xFU].pmaadress = hhcd->hc[ch_num & 0xFU].pmaaddr0;
 80029c4:	78fb      	ldrb	r3, [r7, #3]
 80029c6:	f003 030f 	and.w	r3, r3, #15
 80029ca:	78fa      	ldrb	r2, [r7, #3]
 80029cc:	f002 000f 	and.w	r0, r2, #15
 80029d0:	6879      	ldr	r1, [r7, #4]
 80029d2:	1c5a      	adds	r2, r3, #1
 80029d4:	4613      	mov	r3, r2
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	4413      	add	r3, r2
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	440b      	add	r3, r1
 80029de:	330a      	adds	r3, #10
 80029e0:	881c      	ldrh	r4, [r3, #0]
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	1c42      	adds	r2, r0, #1
 80029e6:	4613      	mov	r3, r2
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	4413      	add	r3, r2
 80029ec:	011b      	lsls	r3, r3, #4
 80029ee:	440b      	add	r3, r1
 80029f0:	3308      	adds	r3, #8
 80029f2:	4622      	mov	r2, r4
 80029f4:	801a      	strh	r2, [r3, #0]
    }
  }

  /* Init the USB Channel CHEPRx */
  status =  USB_HC_Init(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6818      	ldr	r0, [r3, #0]
 80029fa:	78fb      	ldrb	r3, [r7, #3]
 80029fc:	f003 020f 	and.w	r2, r3, #15
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4413      	add	r3, r2
 8002a08:	011b      	lsls	r3, r3, #4
 8002a0a:	440b      	add	r3, r1
 8002a0c:	3315      	adds	r3, #21
 8002a0e:	7819      	ldrb	r1, [r3, #0]
 8002a10:	787c      	ldrb	r4, [r7, #1]
 8002a12:	78ba      	ldrb	r2, [r7, #2]
 8002a14:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002a16:	9302      	str	r3, [sp, #8]
 8002a18:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002a1c:	9301      	str	r3, [sp, #4]
 8002a1e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	4623      	mov	r3, r4
 8002a26:	f007 fbe7 	bl	800a1f8 <USB_HC_Init>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	77bb      	strb	r3, [r7, #30]
                        epnum, dev_address, speed, ep_type, mps);

  /* check single buffer for isochronous channel */
  if (ep_type == EP_TYPE_ISOC)
 8002a2e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d114      	bne.n	8002a60 <HAL_HCD_HC_Init+0x6d8>
  {
    if (hhcd->Init.iso_singlebuffer_enable == 1U)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	7c1b      	ldrb	r3, [r3, #16]
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d110      	bne.n	8002a60 <HAL_HCD_HC_Init+0x6d8>
    {
      (void)USB_HC_DoubleBuffer(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6818      	ldr	r0, [r3, #0]
 8002a42:	78fb      	ldrb	r3, [r7, #3]
 8002a44:	f003 020f 	and.w	r2, r3, #15
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	4413      	add	r3, r2
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	440b      	add	r3, r1
 8002a54:	3315      	adds	r3, #21
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	2204      	movs	r2, #4
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	f007 fc34 	bl	800a2c8 <USB_HC_DoubleBuffer>
                                USB_DRD_ISOC_DBUFF_DISABLE);
    }
  }

  /* Bulk double buffer check */
  if (ep_type == EP_TYPE_BULK)
 8002a60:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d114      	bne.n	8002a92 <HAL_HCD_HC_Init+0x70a>
  {
    if (hhcd->Init.bulk_doublebuffer_enable == 1U)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	7bdb      	ldrb	r3, [r3, #15]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d110      	bne.n	8002a92 <HAL_HCD_HC_Init+0x70a>
    {
      (void)USB_HC_DoubleBuffer(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num,
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6818      	ldr	r0, [r3, #0]
 8002a74:	78fb      	ldrb	r3, [r7, #3]
 8002a76:	f003 020f 	and.w	r2, r3, #15
 8002a7a:	6879      	ldr	r1, [r7, #4]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	4413      	add	r3, r2
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	440b      	add	r3, r1
 8002a86:	3315      	adds	r3, #21
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f007 fc1b 	bl	800a2c8 <USB_HC_DoubleBuffer>
                                USB_DRD_BULK_DBUFF_ENBALE);
    }
  }

  __HAL_UNLOCK(hhcd);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359

  return status;
 8002a9a:	7fbb      	ldrb	r3, [r7, #30]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3724      	adds	r7, #36	@ 0x24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd90      	pop	{r4, r7, pc}

08002aa4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	460b      	mov	r3, r1
 8002aae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f893 3359 	ldrb.w	r3, [r3, #857]	@ 0x359
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d101      	bne.n	8002ac2 <HAL_HCD_HC_Halt+0x1e>
 8002abe:	2302      	movs	r3, #2
 8002ac0:	e036      	b.n	8002b30 <HAL_HCD_HC_Halt+0x8c>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
  if (hhcd->hc[ch_num & 0xFU].ch_dir == CH_IN_DIR)
 8002aca:	78fb      	ldrb	r3, [r7, #3]
 8002acc:	f003 020f 	and.w	r2, r3, #15
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	4413      	add	r3, r2
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	440b      	add	r3, r1
 8002adc:	3317      	adds	r3, #23
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d110      	bne.n	8002b06 <HAL_HCD_HC_Halt+0x62>
  {
    (void)USB_HC_IN_Halt(hhcd->Instance, (uint8_t) hhcd->hc[ch_num & 0xFU].phy_ch_num);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6818      	ldr	r0, [r3, #0]
 8002ae8:	78fb      	ldrb	r3, [r7, #3]
 8002aea:	f003 020f 	and.w	r2, r3, #15
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	4613      	mov	r3, r2
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	4413      	add	r3, r2
 8002af6:	011b      	lsls	r3, r3, #4
 8002af8:	440b      	add	r3, r1
 8002afa:	3315      	adds	r3, #21
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	4619      	mov	r1, r3
 8002b00:	f008 f95e 	bl	800adc0 <USB_HC_IN_Halt>
 8002b04:	e00f      	b.n	8002b26 <HAL_HCD_HC_Halt+0x82>
  }
  else
  {
    (void)USB_HC_OUT_Halt(hhcd->Instance, (uint8_t) hhcd->hc[ch_num & 0xFU].phy_ch_num);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6818      	ldr	r0, [r3, #0]
 8002b0a:	78fb      	ldrb	r3, [r7, #3]
 8002b0c:	f003 020f 	and.w	r2, r3, #15
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	4413      	add	r3, r2
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	440b      	add	r3, r1
 8002b1c:	3315      	adds	r3, #21
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	4619      	mov	r1, r3
 8002b22:	f008 f96f 	bl	800ae04 <USB_HC_OUT_Halt>
  }
  __HAL_UNLOCK(hhcd);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359

  return status;
 8002b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <HAL_HCD_SuspendCallback>:
  the HAL_HCD_MspDeInit could be implemented in the user file
  */
}

__weak void HAL_HCD_SuspendCallback(HCD_HandleTypeDef *hhcd)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_HCD_SuspendCallback could be implemented in the user file
  */

}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <HAL_HCD_ResumeCallback>:

__weak void HAL_HCD_ResumeCallback(HCD_HandleTypeDef *hhcd)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_HCD_ResumeCallback could be implemented in the user file
  */
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <HAL_HCD_HC_SubmitRequest>:
  */
HAL_StatusTypeDef HAL_HCD_HC_SubmitRequest(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
                                           uint8_t direction, uint8_t ep_type,
                                           uint8_t token, uint8_t *pbuff,
                                           uint16_t length, uint8_t do_ping)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	4608      	mov	r0, r1
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	4603      	mov	r3, r0
 8002b70:	70fb      	strb	r3, [r7, #3]
 8002b72:	460b      	mov	r3, r1
 8002b74:	70bb      	strb	r3, [r7, #2]
 8002b76:	4613      	mov	r3, r2
 8002b78:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  if (token == 0U)
 8002b7a:	7c3b      	ldrb	r3, [r7, #16]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10c      	bne.n	8002b9a <HAL_HCD_HC_SubmitRequest+0x3a>
  {
    hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_SETUP;
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	f003 020f 	and.w	r2, r3, #15
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4413      	add	r3, r2
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	440b      	add	r3, r1
 8002b92:	331e      	adds	r3, #30
 8002b94:	2203      	movs	r2, #3
 8002b96:	701a      	strb	r2, [r3, #0]
 8002b98:	e00b      	b.n	8002bb2 <HAL_HCD_HC_SubmitRequest+0x52>
  }
  else
  {
    hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
 8002b9a:	78fb      	ldrb	r3, [r7, #3]
 8002b9c:	f003 020f 	and.w	r2, r3, #15
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	4413      	add	r3, r2
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	440b      	add	r3, r1
 8002bac:	331e      	adds	r3, #30
 8002bae:	2202      	movs	r2, #2
 8002bb0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002bb2:	787b      	ldrb	r3, [r7, #1]
 8002bb4:	2b03      	cmp	r3, #3
 8002bb6:	f200 80f8 	bhi.w	8002daa <HAL_HCD_HC_SubmitRequest+0x24a>
 8002bba:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc0 <HAL_HCD_HC_SubmitRequest+0x60>)
 8002bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc0:	08002bd1 	.word	0x08002bd1
 8002bc4:	08002d91 	.word	0x08002d91
 8002bc8:	08002c4d 	.word	0x08002c4d
 8002bcc:	08002cef 	.word	0x08002cef
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /* send data */
 8002bd0:	7c3b      	ldrb	r3, [r7, #16]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	f040 80eb 	bne.w	8002dae <HAL_HCD_HC_SubmitRequest+0x24e>
 8002bd8:	78bb      	ldrb	r3, [r7, #2]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 80e7 	bne.w	8002dae <HAL_HCD_HC_SubmitRequest+0x24e>
      {
        if (length == 0U)
 8002be0:	8b3b      	ldrh	r3, [r7, #24]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d10b      	bne.n	8002bfe <HAL_HCD_HC_SubmitRequest+0x9e>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num & 0xFU].toggle_out = 1U;
 8002be6:	78fb      	ldrb	r3, [r7, #3]
 8002be8:	f003 020f 	and.w	r2, r3, #15
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	4413      	add	r3, r2
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	440b      	add	r3, r1
 8002bf8:	3331      	adds	r3, #49	@ 0x31
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num & 0xFU].toggle_out == 0U)
 8002bfe:	78fb      	ldrb	r3, [r7, #3]
 8002c00:	f003 020f 	and.w	r2, r3, #15
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	011b      	lsls	r3, r3, #4
 8002c0e:	440b      	add	r3, r1
 8002c10:	3331      	adds	r3, #49	@ 0x31
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10c      	bne.n	8002c32 <HAL_HCD_HC_SubmitRequest+0xd2>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
 8002c18:	78fb      	ldrb	r3, [r7, #3]
 8002c1a:	f003 020f 	and.w	r2, r3, #15
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	4613      	mov	r3, r2
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	4413      	add	r3, r2
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	440b      	add	r3, r1
 8002c2a:	331e      	adds	r3, #30
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002c30:	e0bd      	b.n	8002dae <HAL_HCD_HC_SubmitRequest+0x24e>
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
 8002c32:	78fb      	ldrb	r3, [r7, #3]
 8002c34:	f003 020f 	and.w	r2, r3, #15
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	4413      	add	r3, r2
 8002c40:	011b      	lsls	r3, r3, #4
 8002c42:	440b      	add	r3, r1
 8002c44:	331e      	adds	r3, #30
 8002c46:	2202      	movs	r2, #2
 8002c48:	701a      	strb	r2, [r3, #0]
      break;
 8002c4a:	e0b0      	b.n	8002dae <HAL_HCD_HC_SubmitRequest+0x24e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002c4c:	78bb      	ldrb	r3, [r7, #2]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d126      	bne.n	8002ca0 <HAL_HCD_HC_SubmitRequest+0x140>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num & 0xFU].toggle_out == 0U)
 8002c52:	78fb      	ldrb	r3, [r7, #3]
 8002c54:	f003 020f 	and.w	r2, r3, #15
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4413      	add	r3, r2
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	440b      	add	r3, r1
 8002c64:	3331      	adds	r3, #49	@ 0x31
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10c      	bne.n	8002c86 <HAL_HCD_HC_SubmitRequest+0x126>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
 8002c6c:	78fb      	ldrb	r3, [r7, #3]
 8002c6e:	f003 020f 	and.w	r2, r3, #15
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	4413      	add	r3, r2
 8002c7a:	011b      	lsls	r3, r3, #4
 8002c7c:	440b      	add	r3, r1
 8002c7e:	331e      	adds	r3, #30
 8002c80:	2200      	movs	r2, #0
 8002c82:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002c84:	e094      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	f003 020f 	and.w	r2, r3, #15
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4413      	add	r3, r2
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	440b      	add	r3, r1
 8002c98:	331e      	adds	r3, #30
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	701a      	strb	r2, [r3, #0]
      break;
 8002c9e:	e087      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>
        if (hhcd->hc[ch_num & 0xFU].toggle_in == 0U)
 8002ca0:	78fb      	ldrb	r3, [r7, #3]
 8002ca2:	f003 020f 	and.w	r2, r3, #15
 8002ca6:	6879      	ldr	r1, [r7, #4]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	440b      	add	r3, r1
 8002cb2:	3330      	adds	r3, #48	@ 0x30
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10c      	bne.n	8002cd4 <HAL_HCD_HC_SubmitRequest+0x174>
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
 8002cba:	78fb      	ldrb	r3, [r7, #3]
 8002cbc:	f003 020f 	and.w	r2, r3, #15
 8002cc0:	6879      	ldr	r1, [r7, #4]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	4413      	add	r3, r2
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	440b      	add	r3, r1
 8002ccc:	331e      	adds	r3, #30
 8002cce:	2200      	movs	r2, #0
 8002cd0:	701a      	strb	r2, [r3, #0]
      break;
 8002cd2:	e06d      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
 8002cd4:	78fb      	ldrb	r3, [r7, #3]
 8002cd6:	f003 020f 	and.w	r2, r3, #15
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4413      	add	r3, r2
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	440b      	add	r3, r1
 8002ce6:	331e      	adds	r3, #30
 8002ce8:	2202      	movs	r2, #2
 8002cea:	701a      	strb	r2, [r3, #0]
      break;
 8002cec:	e060      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>

    case EP_TYPE_INTR:
      if (direction == 0U)
 8002cee:	78bb      	ldrb	r3, [r7, #2]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d126      	bne.n	8002d42 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num & 0xFU].toggle_out == 0U)
 8002cf4:	78fb      	ldrb	r3, [r7, #3]
 8002cf6:	f003 020f 	and.w	r2, r3, #15
 8002cfa:	6879      	ldr	r1, [r7, #4]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	4413      	add	r3, r2
 8002d02:	011b      	lsls	r3, r3, #4
 8002d04:	440b      	add	r3, r1
 8002d06:	3331      	adds	r3, #49	@ 0x31
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10c      	bne.n	8002d28 <HAL_HCD_HC_SubmitRequest+0x1c8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
 8002d0e:	78fb      	ldrb	r3, [r7, #3]
 8002d10:	f003 020f 	and.w	r2, r3, #15
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	4613      	mov	r3, r2
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	4413      	add	r3, r2
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	440b      	add	r3, r1
 8002d20:	331e      	adds	r3, #30
 8002d22:	2200      	movs	r2, #0
 8002d24:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002d26:	e043      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
 8002d28:	78fb      	ldrb	r3, [r7, #3]
 8002d2a:	f003 020f 	and.w	r2, r3, #15
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	440b      	add	r3, r1
 8002d3a:	331e      	adds	r3, #30
 8002d3c:	2202      	movs	r2, #2
 8002d3e:	701a      	strb	r2, [r3, #0]
      break;
 8002d40:	e036      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>
        if (hhcd->hc[ch_num & 0xFU].toggle_in == 0U)
 8002d42:	78fb      	ldrb	r3, [r7, #3]
 8002d44:	f003 020f 	and.w	r2, r3, #15
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	4413      	add	r3, r2
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	440b      	add	r3, r1
 8002d54:	3330      	adds	r3, #48	@ 0x30
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10c      	bne.n	8002d76 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
 8002d5c:	78fb      	ldrb	r3, [r7, #3]
 8002d5e:	f003 020f 	and.w	r2, r3, #15
 8002d62:	6879      	ldr	r1, [r7, #4]
 8002d64:	4613      	mov	r3, r2
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	4413      	add	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	440b      	add	r3, r1
 8002d6e:	331e      	adds	r3, #30
 8002d70:	2200      	movs	r2, #0
 8002d72:	701a      	strb	r2, [r3, #0]
      break;
 8002d74:	e01c      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>
          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
 8002d76:	78fb      	ldrb	r3, [r7, #3]
 8002d78:	f003 020f 	and.w	r2, r3, #15
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	4413      	add	r3, r2
 8002d84:	011b      	lsls	r3, r3, #4
 8002d86:	440b      	add	r3, r1
 8002d88:	331e      	adds	r3, #30
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	701a      	strb	r2, [r3, #0]
      break;
 8002d8e:	e00f      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
 8002d90:	78fb      	ldrb	r3, [r7, #3]
 8002d92:	f003 020f 	and.w	r2, r3, #15
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	440b      	add	r3, r1
 8002da2:	331e      	adds	r3, #30
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
      break;
 8002da8:	e002      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>

    default:
      break;
 8002daa:	bf00      	nop
 8002dac:	e000      	b.n	8002db0 <HAL_HCD_HC_SubmitRequest+0x250>
      break;
 8002dae:	bf00      	nop
  }

  hhcd->hc[ch_num & 0xFU].xfer_buff = pbuff;
 8002db0:	78fb      	ldrb	r3, [r7, #3]
 8002db2:	f003 020f 	and.w	r2, r3, #15
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	4413      	add	r3, r2
 8002dbe:	011b      	lsls	r3, r3, #4
 8002dc0:	440b      	add	r3, r1
 8002dc2:	3320      	adds	r3, #32
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num & 0xFU].xfer_len = length;
 8002dc8:	78fb      	ldrb	r3, [r7, #3]
 8002dca:	f003 020f 	and.w	r2, r3, #15
 8002dce:	8b39      	ldrh	r1, [r7, #24]
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4413      	add	r3, r2
 8002dd8:	011b      	lsls	r3, r3, #4
 8002dda:	4403      	add	r3, r0
 8002ddc:	3324      	adds	r3, #36	@ 0x24
 8002dde:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num & 0xFU].xfer_len_db = length;
 8002de0:	78fb      	ldrb	r3, [r7, #3]
 8002de2:	f003 020f 	and.w	r2, r3, #15
 8002de6:	8b39      	ldrh	r1, [r7, #24]
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	4413      	add	r3, r2
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	4403      	add	r3, r0
 8002df4:	3328      	adds	r3, #40	@ 0x28
 8002df6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num & 0xFU].urb_state = URB_IDLE;
 8002df8:	78fb      	ldrb	r3, [r7, #3]
 8002dfa:	f003 020f 	and.w	r2, r3, #15
 8002dfe:	6879      	ldr	r1, [r7, #4]
 8002e00:	4613      	mov	r3, r2
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	4413      	add	r3, r2
 8002e06:	011b      	lsls	r3, r3, #4
 8002e08:	440b      	add	r3, r1
 8002e0a:	333f      	adds	r3, #63	@ 0x3f
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num & 0xFU].xfer_count = 0U;
 8002e10:	78fb      	ldrb	r3, [r7, #3]
 8002e12:	f003 020f 	and.w	r2, r3, #15
 8002e16:	6879      	ldr	r1, [r7, #4]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	4413      	add	r3, r2
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	440b      	add	r3, r1
 8002e22:	332c      	adds	r3, #44	@ 0x2c
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num & 0xFU].state = HC_IDLE;
 8002e28:	78fb      	ldrb	r3, [r7, #3]
 8002e2a:	f003 020f 	and.w	r2, r3, #15
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	4613      	mov	r3, r2
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	4413      	add	r3, r2
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	440b      	add	r3, r1
 8002e3a:	3340      	adds	r3, #64	@ 0x40
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num & 0xFU]);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6818      	ldr	r0, [r3, #0]
 8002e44:	78fb      	ldrb	r3, [r7, #3]
 8002e46:	f003 020f 	and.w	r2, r3, #15
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	4413      	add	r3, r2
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	3310      	adds	r3, #16
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	4413      	add	r3, r2
 8002e58:	3304      	adds	r3, #4
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	f007 fa66 	bl	800a32c <USB_HC_StartXfer>
 8002e60:	4603      	mov	r3, r0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop

08002e6c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint8_t phy_chnum;
  uint8_t ch_dir;
  uint32_t wIstr = USB_ReadInterrupts(hhcd->Instance);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f007 f887 	bl	8009f8c <USB_ReadInterrupts>
 8002e7e:	60f8      	str	r0, [r7, #12]

  /* Port Change Detected (Connection/Disconnection) */
  if ((wIstr & USB_ISTR_DCON) == USB_ISTR_DCON)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00b      	beq.n	8002ea2 <HAL_HCD_IRQHandler+0x36>
  {
    /* Clear Flag */
    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_DCON);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Call Port IRQHandler */
    HCD_Port_IRQHandler(hhcd);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f001 ff1c 	bl	8004cd8 <HCD_Port_IRQHandler>

    return;
 8002ea0:	e0a2      	b.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
  }

  /* Correct Transaction Detected -------*/
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d01c      	beq.n	8002ee6 <HAL_HCD_IRQHandler+0x7a>
  {
    /* Get Physical channel */
    phy_chnum = (uint8_t)__HAL_HCD_GET_CHNUM(hhcd);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	f003 030f 	and.w	r3, r3, #15
 8002eb8:	72fb      	strb	r3, [r7, #11]

    /* Get channel direction */
    ch_dir = (uint8_t)__HAL_HCD_GET_CHDIR(hhcd);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	f003 0310 	and.w	r3, r3, #16
 8002ec6:	72bb      	strb	r3, [r7, #10]

    if (ch_dir == CH_OUT_DIR)
 8002ec8:	7abb      	ldrb	r3, [r7, #10]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d105      	bne.n	8002eda <HAL_HCD_IRQHandler+0x6e>
    {
      /* Call Channel_OUT_IRQ() */
      HCD_HC_OUT_IRQHandler(hhcd, phy_chnum);
 8002ece:	7afb      	ldrb	r3, [r7, #11]
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f001 fb8a 	bl	80045ec <HCD_HC_OUT_IRQHandler>
    {
      /* Call Channel_IN_IRQ() */
      HCD_HC_IN_IRQHandler(hhcd, phy_chnum);
    }

    return;
 8002ed8:	e086      	b.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
      HCD_HC_IN_IRQHandler(hhcd, phy_chnum);
 8002eda:	7afb      	ldrb	r3, [r7, #11]
 8002edc:	4619      	mov	r1, r3
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f001 f874 	bl	8003fcc <HCD_HC_IN_IRQHandler>
    return;
 8002ee4:	e080      	b.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
  }

  /* Wakeup Flag Detected */
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d025      	beq.n	8002f3c <HAL_HCD_IRQHandler+0xd0>
  {
    if (hhcd->HostState == HCD_HCD_STATE_SUSPEND)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	d117      	bne.n	8002f2a <HAL_HCD_IRQHandler+0xbe>
    {
      /* Set The L2Resume bit */
      hhcd->Instance->CNTR |= USB_CNTR_L2RES;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f042 0210 	orr.w	r2, r2, #16
 8002f08:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Clear the wake-up flag */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_WKUP);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f18:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the USB Software state machine */
      HAL_HCD_ResumeCallback(hhcd);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff fe16 	bl	8002b4c <HAL_HCD_ResumeCallback>
      hhcd->HostState = HCD_HCD_STATE_RESUME;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2205      	movs	r2, #5
 8002f24:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358
    {
      /* Clear the wake-up flag */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_WKUP);
    }

    return;
 8002f28:	e05e      	b.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_WKUP);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f38:	645a      	str	r2, [r3, #68]	@ 0x44
    return;
 8002f3a:	e055      	b.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
  }

  /* Global Error Flag Detected */
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d008      	beq.n	8002f58 <HAL_HCD_IRQHandler+0xec>
  {
    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_ERR);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f54:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002f56:	e047      	b.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
  }

  /* PMA Overrun detected */
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d008      	beq.n	8002f74 <HAL_HCD_IRQHandler+0x108>
  {
    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_PMAOVR);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f70:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002f72:	e039      	b.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
  }

  /* Suspend Detected */
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d017      	beq.n	8002fae <HAL_HCD_IRQHandler+0x142>
  {
    /* Set HAL State to Suspend */
    hhcd->HostState = HCD_HCD_STATE_SUSPEND;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2204      	movs	r2, #4
 8002f82:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358

    /* Force low-power mode in the macrocell */
    hhcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f042 0208 	orr.w	r2, r2, #8
 8002f94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_SUSP);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fa4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Call suspend Callback */
    HAL_HCD_SuspendCallback(hhcd);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7ff fdc6 	bl	8002b38 <HAL_HCD_SuspendCallback>

    return;
 8002fac:	e01c      	b.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
  }

  /* Start Of Frame Detected */
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d017      	beq.n	8002fe8 <HAL_HCD_IRQHandler+0x17c>
  {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->SOFCallback(hhcd);
#else
    HAL_HCD_SOF_Callback(hhcd);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f00e fa2f 	bl	801141c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_SOF);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002fcc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* when first SOF is detected after USB_RESET is asserted */
    if (hhcd->HostState == HCD_HCD_STATE_RESETED)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d106      	bne.n	8002fe6 <HAL_HCD_IRQHandler+0x17a>
    {
      /* HAL State */
      hhcd->HostState = HCD_HCD_STATE_RUN;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2203      	movs	r2, #3
 8002fdc:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f00e fa53 	bl	801148c <HAL_HCD_PortEnabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }

    return;
 8002fe6:	bf00      	nop
  }
}
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b085      	sub	sp, #20
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = HCD_PDWN_EXIT_CNT;
 8002ff6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ffa:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3359 	ldrb.w	r3, [r3, #857]	@ 0x359
 8003002:	2b01      	cmp	r3, #1
 8003004:	d101      	bne.n	800300a <HAL_HCD_Start+0x1c>
 8003006:	2302      	movs	r3, #2
 8003008:	e01f      	b.n	800304a <HAL_HCD_Start+0x5c>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359

  /* Remove PowerDown */
  hhcd->Instance->CNTR &= ~USB_CNTR_PDWN;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0202 	bic.w	r2, r2, #2
 8003020:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Few cycles to ensure exit from powerdown */
  while (count > 0U)
 8003022:	e002      	b.n	800302a <HAL_HCD_Start+0x3c>
  {
    count--;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	3b01      	subs	r3, #1
 8003028:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1f9      	bne.n	8003024 <HAL_HCD_Start+0x36>
  }

  /* Clear Reset */
  hhcd->Instance->CNTR &= ~USB_CNTR_USBRST;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f022 0201 	bic.w	r2, r2, #1
 800303e:	641a      	str	r2, [r3, #64]	@ 0x40

  __HAL_UNLOCK(hhcd);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <HAL_HCD_Stop>:
  * @brief  Stop the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b082      	sub	sp, #8
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 3359 	ldrb.w	r3, [r3, #857]	@ 0x359
 8003064:	2b01      	cmp	r3, #1
 8003066:	d101      	bne.n	800306c <HAL_HCD_Stop+0x16>
 8003068:	2302      	movs	r3, #2
 800306a:	e017      	b.n	800309c <HAL_HCD_Stop+0x46>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
  /*Stop the Host IP: setting powerdown  */
  (void)USB_StopHost(hhcd->Instance);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f007 fee5 	bl	800ae48 <USB_StopHost>

  /* clear all allocated virtual channel */
  HAL_HCD_ClearPhyChannel(hhcd);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f002 f887 	bl	8005192 <HAL_HCD_ClearPhyChannel>

  /* Reset the PMA current pointer */
  (void)HAL_HCD_PMAReset(hhcd);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f002 fa3c 	bl	8005502 <HAL_HCD_PMAReset>

  /* reset Ep0 Pma allocation state */
  hhcd->ep0_PmaAllocState = 0U;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314

  __HAL_UNLOCK(hhcd);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3359 	ldrb.w	r3, [r3, #857]	@ 0x359
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_HCD_ResetPort+0x16>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e016      	b.n	80030e8 <HAL_HCD_ResetPort+0x44>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359

  /* Reset the USB Port by inserting an SE0 on the bus */
  (void)USB_ResetPort(hhcd->Instance);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f007 f85a 	bl	800a180 <USB_ResetPort>

  if (hhcd->HostState == HCD_HCD_STATE_CONNECTED)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d103      	bne.n	80030de <HAL_HCD_ResetPort+0x3a>
  {
    hhcd->HostState = HCD_HCD_STATE_RESETED;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2202      	movs	r2, #2
 80030da:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358
  }
  __HAL_UNLOCK(hhcd);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359

  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3708      	adds	r7, #8
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80030fc:	78fa      	ldrb	r2, [r7, #3]
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	4413      	add	r3, r2
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	440b      	add	r3, r1
 800310a:	333f      	adds	r3, #63	@ 0x3f
 800310c:	781b      	ldrb	r3, [r3, #0]
}
 800310e:	4618      	mov	r0, r3
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
 8003122:	460b      	mov	r3, r1
 8003124:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003126:	78fa      	ldrb	r2, [r7, #3]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	4413      	add	r3, r2
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	440b      	add	r3, r1
 8003134:	332c      	adds	r3, #44	@ 0x2c
 8003136:	681b      	ldr	r3, [r3, #0]
}
 8003138:	4618      	mov	r0, r3
 800313a:	370c      	adds	r7, #12
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f007 f843 	bl	800a1dc <USB_GetCurrentFrame>
 8003156:	4603      	mov	r3, r0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3708      	adds	r7, #8
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_HCD_GetCurrentSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f007 f822 	bl	800a1b6 <USB_GetHostSpeed>
 8003172:	4603      	mov	r3, r0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HCD_HC_OUT_BulkDb>:
  * @param  regvalue contain Snapshot of the EPCHn register when ISR is detected
  * @retval none
  */
static void HCD_HC_OUT_BulkDb(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
                              uint8_t phy_chnum, uint32_t regvalue)
{
 800317c:	b590      	push	{r4, r7, lr}
 800317e:	b095      	sub	sp, #84	@ 0x54
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	607b      	str	r3, [r7, #4]
 8003186:	460b      	mov	r3, r1
 8003188:	72fb      	strb	r3, [r7, #11]
 800318a:	4613      	mov	r3, r2
 800318c:	72bb      	strb	r3, [r7, #10]
  uint16_t data_xfr;
  uint16_t len;

  /* Send Buffer0 */
  if ((regvalue & USB_CH_DTOG_TX) != 0U)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 8208 	beq.w	80035aa <HCD_HC_OUT_BulkDb+0x42e>
  {
    data_xfr = (uint16_t)(((USB_DRD_PMA_BUFF + phy_chnum)->TXBD & 0x03FF0000U) >> 16U);
 800319a:	7abb      	ldrb	r3, [r7, #10]
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80031a2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	0c1b      	lsrs	r3, r3, #16
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031b0:	857b      	strh	r3, [r7, #42]	@ 0x2a

    if (hhcd->hc[ch_num & 0xFU].xfer_len >= data_xfr)
 80031b2:	7afb      	ldrb	r3, [r7, #11]
 80031b4:	f003 020f 	and.w	r2, r3, #15
 80031b8:	68f9      	ldr	r1, [r7, #12]
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	440b      	add	r3, r1
 80031c4:	3324      	adds	r3, #36	@ 0x24
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d318      	bcc.n	8003200 <HCD_HC_OUT_BulkDb+0x84>
    {
      hhcd->hc[ch_num & 0xFU].xfer_len -= data_xfr;
 80031ce:	7afb      	ldrb	r3, [r7, #11]
 80031d0:	f003 020f 	and.w	r2, r3, #15
 80031d4:	68f9      	ldr	r1, [r7, #12]
 80031d6:	4613      	mov	r3, r2
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	4413      	add	r3, r2
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	440b      	add	r3, r1
 80031e0:	3324      	adds	r3, #36	@ 0x24
 80031e2:	6819      	ldr	r1, [r3, #0]
 80031e4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80031e6:	7afa      	ldrb	r2, [r7, #11]
 80031e8:	f002 020f 	and.w	r2, r2, #15
 80031ec:	1ac9      	subs	r1, r1, r3
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	011b      	lsls	r3, r3, #4
 80031f8:	4403      	add	r3, r0
 80031fa:	3324      	adds	r3, #36	@ 0x24
 80031fc:	6019      	str	r1, [r3, #0]
 80031fe:	e00b      	b.n	8003218 <HCD_HC_OUT_BulkDb+0x9c>
    }
    else
    {
      hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
 8003200:	7afb      	ldrb	r3, [r7, #11]
 8003202:	f003 020f 	and.w	r2, r3, #15
 8003206:	68f9      	ldr	r1, [r7, #12]
 8003208:	4613      	mov	r3, r2
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	4413      	add	r3, r2
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	440b      	add	r3, r1
 8003212:	3324      	adds	r3, #36	@ 0x24
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
    }

    /* Transfer no yet finished only one packet of mps is transferred and ACKed from device */
    if (hhcd->hc[ch_num & 0xFU].xfer_len != 0U)
 8003218:	7afb      	ldrb	r3, [r7, #11]
 800321a:	f003 020f 	and.w	r2, r3, #15
 800321e:	68f9      	ldr	r1, [r7, #12]
 8003220:	4613      	mov	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4413      	add	r3, r2
 8003226:	011b      	lsls	r3, r3, #4
 8003228:	440b      	add	r3, r1
 800322a:	3324      	adds	r3, #36	@ 0x24
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 815a 	beq.w	80034e8 <HCD_HC_OUT_BulkDb+0x36c>
    {
      /* manage multiple Xfer */
      hhcd->hc[ch_num & 0xFU].xfer_count += data_xfr;
 8003234:	7afb      	ldrb	r3, [r7, #11]
 8003236:	f003 020f 	and.w	r2, r3, #15
 800323a:	68f9      	ldr	r1, [r7, #12]
 800323c:	4613      	mov	r3, r2
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	4413      	add	r3, r2
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	440b      	add	r3, r1
 8003246:	332c      	adds	r3, #44	@ 0x2c
 8003248:	6819      	ldr	r1, [r3, #0]
 800324a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800324c:	7afa      	ldrb	r2, [r7, #11]
 800324e:	f002 020f 	and.w	r2, r2, #15
 8003252:	4419      	add	r1, r3
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	4613      	mov	r3, r2
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	4413      	add	r3, r2
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	4403      	add	r3, r0
 8003260:	332c      	adds	r3, #44	@ 0x2c
 8003262:	6019      	str	r1, [r3, #0]

      /* check if we need to free user buffer */
      if ((regvalue & USB_CH_DTOG_RX) != 0U)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d05b      	beq.n	8003326 <HCD_HC_OUT_BulkDb+0x1aa>
      {
        /* Toggle SwBuff */
        HCD_CLEAR_TX_DTOG(hhcd->Instance, phy_chnum);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	7abb      	ldrb	r3, [r7, #10]
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4413      	add	r3, r2
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	637b      	str	r3, [r7, #52]	@ 0x34
 800327e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003284:	2b00      	cmp	r3, #0
 8003286:	d015      	beq.n	80032b4 <HCD_HC_OUT_BulkDb+0x138>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	461a      	mov	r2, r3
 800328e:	7abb      	ldrb	r3, [r7, #10]
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	4413      	add	r3, r2
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	4b92      	ldr	r3, [pc, #584]	@ (80034e0 <HCD_HC_OUT_BulkDb+0x364>)
 8003298:	4013      	ands	r3, r2
 800329a:	633b      	str	r3, [r7, #48]	@ 0x30
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	461a      	mov	r2, r3
 80032a2:	7abb      	ldrb	r3, [r7, #10]
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	441a      	add	r2, r3
 80032a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032ae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80032b2:	6013      	str	r3, [r2, #0]
        HCD_CLEAR_RX_DTOG(hhcd->Instance, phy_chnum);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	461a      	mov	r2, r3
 80032ba:	7abb      	ldrb	r3, [r7, #10]
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	4413      	add	r3, r2
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80032c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d015      	beq.n	80032fa <HCD_HC_OUT_BulkDb+0x17e>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	461a      	mov	r2, r3
 80032d4:	7abb      	ldrb	r3, [r7, #10]
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	4413      	add	r3, r2
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	4b80      	ldr	r3, [pc, #512]	@ (80034e0 <HCD_HC_OUT_BulkDb+0x364>)
 80032de:	4013      	ands	r3, r2
 80032e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	7abb      	ldrb	r3, [r7, #10]
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	441a      	add	r2, r3
 80032ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80032f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032f8:	6013      	str	r3, [r2, #0]
        HCD_TX_DTOG(hhcd->Instance, phy_chnum);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	461a      	mov	r2, r3
 8003300:	7abb      	ldrb	r3, [r7, #10]
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4413      	add	r3, r2
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	4b75      	ldr	r3, [pc, #468]	@ (80034e0 <HCD_HC_OUT_BulkDb+0x364>)
 800330a:	4013      	ands	r3, r2
 800330c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	461a      	mov	r2, r3
 8003314:	7abb      	ldrb	r3, [r7, #10]
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	441a      	add	r2, r3
 800331a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800331c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003320:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003324:	6013      	str	r3, [r2, #0]
      }

      /* hhcd->hc[ch_num&0xFU].xfer_len_db==0 ==> when all data are written in the PMA to yet transferred */
      if (hhcd->hc[ch_num & 0xFU].xfer_len_db > 0U) /* Still data to fill in the buffer */
 8003326:	7afb      	ldrb	r3, [r7, #11]
 8003328:	f003 020f 	and.w	r2, r3, #15
 800332c:	68f9      	ldr	r1, [r7, #12]
 800332e:	4613      	mov	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	4413      	add	r3, r2
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	440b      	add	r3, r1
 8003338:	3328      	adds	r3, #40	@ 0x28
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 80af 	beq.w	80034a0 <HCD_HC_OUT_BulkDb+0x324>
      {
        hhcd->hc[ch_num & 0xFU].xfer_buff += data_xfr;
 8003342:	7afb      	ldrb	r3, [r7, #11]
 8003344:	f003 020f 	and.w	r2, r3, #15
 8003348:	68f9      	ldr	r1, [r7, #12]
 800334a:	4613      	mov	r3, r2
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	4413      	add	r3, r2
 8003350:	011b      	lsls	r3, r3, #4
 8003352:	440b      	add	r3, r1
 8003354:	3320      	adds	r3, #32
 8003356:	6819      	ldr	r1, [r3, #0]
 8003358:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800335a:	7afa      	ldrb	r2, [r7, #11]
 800335c:	f002 020f 	and.w	r2, r2, #15
 8003360:	4419      	add	r1, r3
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	4613      	mov	r3, r2
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	4413      	add	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	4403      	add	r3, r0
 800336e:	3320      	adds	r3, #32
 8003370:	6019      	str	r1, [r3, #0]

        /* calculate len of new buffer to fill */
        if (hhcd->hc[ch_num & 0xFU].xfer_len_db > hhcd->hc[ch_num & 0xFU].max_packet)
 8003372:	7afb      	ldrb	r3, [r7, #11]
 8003374:	f003 020f 	and.w	r2, r3, #15
 8003378:	68f9      	ldr	r1, [r7, #12]
 800337a:	4613      	mov	r3, r2
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	4413      	add	r3, r2
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	440b      	add	r3, r1
 8003384:	3328      	adds	r3, #40	@ 0x28
 8003386:	6819      	ldr	r1, [r3, #0]
 8003388:	7afb      	ldrb	r3, [r7, #11]
 800338a:	f003 020f 	and.w	r2, r3, #15
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	4613      	mov	r3, r2
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	4413      	add	r3, r2
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	4403      	add	r3, r0
 800339a:	331c      	adds	r3, #28
 800339c:	881b      	ldrh	r3, [r3, #0]
 800339e:	4299      	cmp	r1, r3
 80033a0:	d926      	bls.n	80033f0 <HCD_HC_OUT_BulkDb+0x274>
        {
          len = (uint16_t)hhcd->hc[ch_num & 0xFU].max_packet;
 80033a2:	7afb      	ldrb	r3, [r7, #11]
 80033a4:	f003 020f 	and.w	r2, r3, #15
 80033a8:	68f9      	ldr	r1, [r7, #12]
 80033aa:	4613      	mov	r3, r2
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	4413      	add	r3, r2
 80033b0:	011b      	lsls	r3, r3, #4
 80033b2:	440b      	add	r3, r1
 80033b4:	331c      	adds	r3, #28
 80033b6:	881b      	ldrh	r3, [r3, #0]
 80033b8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          hhcd->hc[ch_num & 0xFU].xfer_len_db -= len;
 80033bc:	7afb      	ldrb	r3, [r7, #11]
 80033be:	f003 020f 	and.w	r2, r3, #15
 80033c2:	68f9      	ldr	r1, [r7, #12]
 80033c4:	4613      	mov	r3, r2
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	4413      	add	r3, r2
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	440b      	add	r3, r1
 80033ce:	3328      	adds	r3, #40	@ 0x28
 80033d0:	6819      	ldr	r1, [r3, #0]
 80033d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80033d6:	7afa      	ldrb	r2, [r7, #11]
 80033d8:	f002 020f 	and.w	r2, r2, #15
 80033dc:	1ac9      	subs	r1, r1, r3
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	4613      	mov	r3, r2
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	4413      	add	r3, r2
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	4403      	add	r3, r0
 80033ea:	3328      	adds	r3, #40	@ 0x28
 80033ec:	6019      	str	r1, [r3, #0]
 80033ee:	e018      	b.n	8003422 <HCD_HC_OUT_BulkDb+0x2a6>
        }
        else
        {
          len = (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_len_db;
 80033f0:	7afb      	ldrb	r3, [r7, #11]
 80033f2:	f003 020f 	and.w	r2, r3, #15
 80033f6:	68f9      	ldr	r1, [r7, #12]
 80033f8:	4613      	mov	r3, r2
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4413      	add	r3, r2
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	440b      	add	r3, r1
 8003402:	3328      	adds	r3, #40	@ 0x28
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          hhcd->hc[ch_num & 0xFU].xfer_len_db = 0U; /* end of fill buffer */
 800340a:	7afb      	ldrb	r3, [r7, #11]
 800340c:	f003 020f 	and.w	r2, r3, #15
 8003410:	68f9      	ldr	r1, [r7, #12]
 8003412:	4613      	mov	r3, r2
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	4413      	add	r3, r2
 8003418:	011b      	lsls	r3, r3, #4
 800341a:	440b      	add	r3, r1
 800341c:	3328      	adds	r3, #40	@ 0x28
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
        }

        /* Write remaining data to Buffer0 */
        HCD_SET_CH_DBUF0_CNT(hhcd->Instance, phy_chnum, 1U, (uint16_t)len);
 8003422:	7abb      	ldrb	r3, [r7, #10]
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800342a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	7abb      	ldrb	r3, [r7, #10]
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003438:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800343c:	b292      	uxth	r2, r2
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	7abb      	ldrb	r3, [r7, #10]
 8003442:	00db      	lsls	r3, r3, #3
 8003444:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003448:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800344c:	6819      	ldr	r1, [r3, #0]
 800344e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003452:	041a      	lsls	r2, r3, #16
 8003454:	7abb      	ldrb	r3, [r7, #10]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800345c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003460:	430a      	orrs	r2, r1
 8003462:	601a      	str	r2, [r3, #0]
        USB_WritePMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6818      	ldr	r0, [r3, #0]
 8003468:	7afb      	ldrb	r3, [r7, #11]
 800346a:	f003 020f 	and.w	r2, r3, #15
 800346e:	68f9      	ldr	r1, [r7, #12]
 8003470:	4613      	mov	r3, r2
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	4413      	add	r3, r2
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	440b      	add	r3, r1
 800347a:	3320      	adds	r3, #32
 800347c:	681c      	ldr	r4, [r3, #0]
                     hhcd->hc[ch_num & 0xFU].pmaaddr0, (uint16_t)len);
 800347e:	7afb      	ldrb	r3, [r7, #11]
 8003480:	f003 030f 	and.w	r3, r3, #15
        USB_WritePMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003484:	68f9      	ldr	r1, [r7, #12]
 8003486:	1c5a      	adds	r2, r3, #1
 8003488:	4613      	mov	r3, r2
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	4413      	add	r3, r2
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	440b      	add	r3, r1
 8003492:	330a      	adds	r3, #10
 8003494:	881a      	ldrh	r2, [r3, #0]
 8003496:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800349a:	4621      	mov	r1, r4
 800349c:	f006 fd84 	bl	8009fa8 <USB_WritePMA>
      }
      /* start a new transfer */
      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_VALID);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	461a      	mov	r2, r3
 80034a6:	7abb      	ldrb	r3, [r7, #10]
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4413      	add	r3, r2
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	4b0d      	ldr	r3, [pc, #52]	@ (80034e4 <HCD_HC_OUT_BulkDb+0x368>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034b6:	f083 0310 	eor.w	r3, r3, #16
 80034ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034be:	f083 0320 	eor.w	r3, r3, #32
 80034c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	461a      	mov	r2, r3
 80034ca:	7abb      	ldrb	r3, [r7, #10]
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	441a      	add	r2, r3
 80034d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034da:	6013      	str	r3, [r2, #0]

      /* Close the channel */
      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_DIS);
    }
  }
}
 80034dc:	e25e      	b.n	800399c <HCD_HC_OUT_BulkDb+0x820>
 80034de:	bf00      	nop
 80034e0:	07ff8f8f 	.word	0x07ff8f8f
 80034e4:	07ff8fbf 	.word	0x07ff8fbf
      hhcd->hc[ch_num & 0xFU].xfer_count += data_xfr;
 80034e8:	7afb      	ldrb	r3, [r7, #11]
 80034ea:	f003 020f 	and.w	r2, r3, #15
 80034ee:	68f9      	ldr	r1, [r7, #12]
 80034f0:	4613      	mov	r3, r2
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	4413      	add	r3, r2
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	440b      	add	r3, r1
 80034fa:	332c      	adds	r3, #44	@ 0x2c
 80034fc:	6819      	ldr	r1, [r3, #0]
 80034fe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003500:	7afa      	ldrb	r2, [r7, #11]
 8003502:	f002 020f 	and.w	r2, r2, #15
 8003506:	4419      	add	r1, r3
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	4613      	mov	r3, r2
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	4413      	add	r3, r2
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	4403      	add	r3, r0
 8003514:	332c      	adds	r3, #44	@ 0x2c
 8003516:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
 8003518:	7afb      	ldrb	r3, [r7, #11]
 800351a:	f003 020f 	and.w	r2, r3, #15
 800351e:	68f9      	ldr	r1, [r7, #12]
 8003520:	4613      	mov	r3, r2
 8003522:	005b      	lsls	r3, r3, #1
 8003524:	4413      	add	r3, r2
 8003526:	011b      	lsls	r3, r3, #4
 8003528:	440b      	add	r3, r1
 800352a:	3340      	adds	r3, #64	@ 0x40
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
 8003530:	7afb      	ldrb	r3, [r7, #11]
 8003532:	f003 020f 	and.w	r2, r3, #15
 8003536:	68f9      	ldr	r1, [r7, #12]
 8003538:	4613      	mov	r3, r2
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	4413      	add	r3, r2
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	440b      	add	r3, r1
 8003542:	333f      	adds	r3, #63	@ 0x3f
 8003544:	2201      	movs	r2, #1
 8003546:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num & 0xFU].toggle_out ^= 1U;
 8003548:	7afb      	ldrb	r3, [r7, #11]
 800354a:	f003 020f 	and.w	r2, r3, #15
 800354e:	68f9      	ldr	r1, [r7, #12]
 8003550:	4613      	mov	r3, r2
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	4413      	add	r3, r2
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	440b      	add	r3, r1
 800355a:	3331      	adds	r3, #49	@ 0x31
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	7afa      	ldrb	r2, [r7, #11]
 8003560:	f002 020f 	and.w	r2, r2, #15
 8003564:	f083 0301 	eor.w	r3, r3, #1
 8003568:	b2d8      	uxtb	r0, r3
 800356a:	68f9      	ldr	r1, [r7, #12]
 800356c:	4613      	mov	r3, r2
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	4413      	add	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	440b      	add	r3, r1
 8003576:	3331      	adds	r3, #49	@ 0x31
 8003578:	4602      	mov	r2, r0
 800357a:	701a      	strb	r2, [r3, #0]
      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_DIS);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	461a      	mov	r2, r3
 8003582:	7abb      	ldrb	r3, [r7, #10]
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	4b97      	ldr	r3, [pc, #604]	@ (80037e8 <HCD_HC_OUT_BulkDb+0x66c>)
 800358c:	4013      	ands	r3, r2
 800358e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	461a      	mov	r2, r3
 8003596:	7abb      	ldrb	r3, [r7, #10]
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	441a      	add	r2, r3
 800359c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800359e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035a6:	6013      	str	r3, [r2, #0]
}
 80035a8:	e1f8      	b.n	800399c <HCD_HC_OUT_BulkDb+0x820>
    data_xfr = (uint16_t)(((USB_DRD_PMA_BUFF + phy_chnum)->RXBD & 0x03FF0000U) >> 16U);
 80035aa:	7abb      	ldrb	r3, [r7, #10]
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80035b2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	0c1b      	lsrs	r3, r3, #16
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035c0:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if (hhcd->hc[ch_num & 0xFU].xfer_len >= data_xfr) /* updated */
 80035c2:	7afb      	ldrb	r3, [r7, #11]
 80035c4:	f003 020f 	and.w	r2, r3, #15
 80035c8:	68f9      	ldr	r1, [r7, #12]
 80035ca:	4613      	mov	r3, r2
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	4413      	add	r3, r2
 80035d0:	011b      	lsls	r3, r3, #4
 80035d2:	440b      	add	r3, r1
 80035d4:	3324      	adds	r3, #36	@ 0x24
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80035da:	429a      	cmp	r2, r3
 80035dc:	d317      	bcc.n	800360e <HCD_HC_OUT_BulkDb+0x492>
      hhcd->hc[ch_num & 0xFU].xfer_len -= data_xfr;
 80035de:	7afb      	ldrb	r3, [r7, #11]
 80035e0:	f003 020f 	and.w	r2, r3, #15
 80035e4:	68f9      	ldr	r1, [r7, #12]
 80035e6:	4613      	mov	r3, r2
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	4413      	add	r3, r2
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	440b      	add	r3, r1
 80035f0:	3324      	adds	r3, #36	@ 0x24
 80035f2:	6819      	ldr	r1, [r3, #0]
 80035f4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80035f6:	7afa      	ldrb	r2, [r7, #11]
 80035f8:	f002 020f 	and.w	r2, r2, #15
 80035fc:	1ac9      	subs	r1, r1, r3
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	4613      	mov	r3, r2
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	4413      	add	r3, r2
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	4403      	add	r3, r0
 800360a:	3324      	adds	r3, #36	@ 0x24
 800360c:	6019      	str	r1, [r3, #0]
    if (hhcd->hc[ch_num & 0xFU].xfer_len != 0U)
 800360e:	7afb      	ldrb	r3, [r7, #11]
 8003610:	f003 020f 	and.w	r2, r3, #15
 8003614:	68f9      	ldr	r1, [r7, #12]
 8003616:	4613      	mov	r3, r2
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	4413      	add	r3, r2
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	440b      	add	r3, r1
 8003620:	3324      	adds	r3, #36	@ 0x24
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 8159 	beq.w	80038dc <HCD_HC_OUT_BulkDb+0x760>
      hhcd->hc[ch_num & 0xFU].xfer_count += data_xfr;
 800362a:	7afb      	ldrb	r3, [r7, #11]
 800362c:	f003 020f 	and.w	r2, r3, #15
 8003630:	68f9      	ldr	r1, [r7, #12]
 8003632:	4613      	mov	r3, r2
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	4413      	add	r3, r2
 8003638:	011b      	lsls	r3, r3, #4
 800363a:	440b      	add	r3, r1
 800363c:	332c      	adds	r3, #44	@ 0x2c
 800363e:	6819      	ldr	r1, [r3, #0]
 8003640:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003642:	7afa      	ldrb	r2, [r7, #11]
 8003644:	f002 020f 	and.w	r2, r2, #15
 8003648:	4419      	add	r1, r3
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	4613      	mov	r3, r2
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	4413      	add	r3, r2
 8003652:	011b      	lsls	r3, r3, #4
 8003654:	4403      	add	r3, r0
 8003656:	332c      	adds	r3, #44	@ 0x2c
 8003658:	6019      	str	r1, [r3, #0]
      if ((regvalue & USB_CH_DTOG_RX) == 0U)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d15b      	bne.n	800371c <HCD_HC_OUT_BulkDb+0x5a0>
        HCD_CLEAR_TX_DTOG(hhcd->Instance, phy_chnum);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	461a      	mov	r2, r3
 800366a:	7abb      	ldrb	r3, [r7, #10]
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	4413      	add	r3, r2
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	617b      	str	r3, [r7, #20]
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800367a:	2b00      	cmp	r3, #0
 800367c:	d015      	beq.n	80036aa <HCD_HC_OUT_BulkDb+0x52e>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	461a      	mov	r2, r3
 8003684:	7abb      	ldrb	r3, [r7, #10]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4413      	add	r3, r2
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	4b57      	ldr	r3, [pc, #348]	@ (80037ec <HCD_HC_OUT_BulkDb+0x670>)
 800368e:	4013      	ands	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	7abb      	ldrb	r3, [r7, #10]
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	441a      	add	r2, r3
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80036a8:	6013      	str	r3, [r2, #0]
        HCD_CLEAR_RX_DTOG(hhcd->Instance, phy_chnum);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	461a      	mov	r2, r3
 80036b0:	7abb      	ldrb	r3, [r7, #10]
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d015      	beq.n	80036f0 <HCD_HC_OUT_BulkDb+0x574>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	461a      	mov	r2, r3
 80036ca:	7abb      	ldrb	r3, [r7, #10]
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4413      	add	r3, r2
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	4b46      	ldr	r3, [pc, #280]	@ (80037ec <HCD_HC_OUT_BulkDb+0x670>)
 80036d4:	4013      	ands	r3, r2
 80036d6:	623b      	str	r3, [r7, #32]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	461a      	mov	r2, r3
 80036de:	7abb      	ldrb	r3, [r7, #10]
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	441a      	add	r2, r3
 80036e4:	6a3b      	ldr	r3, [r7, #32]
 80036e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036ee:	6013      	str	r3, [r2, #0]
        HCD_RX_DTOG(hhcd->Instance, phy_chnum);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	461a      	mov	r2, r3
 80036f6:	7abb      	ldrb	r3, [r7, #10]
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	4b3b      	ldr	r3, [pc, #236]	@ (80037ec <HCD_HC_OUT_BulkDb+0x670>)
 8003700:	4013      	ands	r3, r2
 8003702:	61fb      	str	r3, [r7, #28]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	461a      	mov	r2, r3
 800370a:	7abb      	ldrb	r3, [r7, #10]
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	441a      	add	r2, r3
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800371a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num & 0xFU].xfer_len_db > 0U) /* Still data to fill in the buffer */
 800371c:	7afb      	ldrb	r3, [r7, #11]
 800371e:	f003 020f 	and.w	r2, r3, #15
 8003722:	68f9      	ldr	r1, [r7, #12]
 8003724:	4613      	mov	r3, r2
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	4413      	add	r3, r2
 800372a:	011b      	lsls	r3, r3, #4
 800372c:	440b      	add	r3, r1
 800372e:	3328      	adds	r3, #40	@ 0x28
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 80b3 	beq.w	800389e <HCD_HC_OUT_BulkDb+0x722>
        hhcd->hc[ch_num & 0xFU].xfer_buff += data_xfr;
 8003738:	7afb      	ldrb	r3, [r7, #11]
 800373a:	f003 020f 	and.w	r2, r3, #15
 800373e:	68f9      	ldr	r1, [r7, #12]
 8003740:	4613      	mov	r3, r2
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	4413      	add	r3, r2
 8003746:	011b      	lsls	r3, r3, #4
 8003748:	440b      	add	r3, r1
 800374a:	3320      	adds	r3, #32
 800374c:	6819      	ldr	r1, [r3, #0]
 800374e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003750:	7afa      	ldrb	r2, [r7, #11]
 8003752:	f002 020f 	and.w	r2, r2, #15
 8003756:	4419      	add	r1, r3
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	4613      	mov	r3, r2
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	4413      	add	r3, r2
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	4403      	add	r3, r0
 8003764:	3320      	adds	r3, #32
 8003766:	6019      	str	r1, [r3, #0]
        if (hhcd->hc[ch_num & 0xFU].xfer_len_db > hhcd->hc[ch_num & 0xFU].max_packet)
 8003768:	7afb      	ldrb	r3, [r7, #11]
 800376a:	f003 020f 	and.w	r2, r3, #15
 800376e:	68f9      	ldr	r1, [r7, #12]
 8003770:	4613      	mov	r3, r2
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	4413      	add	r3, r2
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	440b      	add	r3, r1
 800377a:	3328      	adds	r3, #40	@ 0x28
 800377c:	6819      	ldr	r1, [r3, #0]
 800377e:	7afb      	ldrb	r3, [r7, #11]
 8003780:	f003 020f 	and.w	r2, r3, #15
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	4613      	mov	r3, r2
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	4413      	add	r3, r2
 800378c:	011b      	lsls	r3, r3, #4
 800378e:	4403      	add	r3, r0
 8003790:	331c      	adds	r3, #28
 8003792:	881b      	ldrh	r3, [r3, #0]
 8003794:	4299      	cmp	r1, r3
 8003796:	d92b      	bls.n	80037f0 <HCD_HC_OUT_BulkDb+0x674>
          len = hhcd->hc[ch_num & 0xFU].max_packet;
 8003798:	7afb      	ldrb	r3, [r7, #11]
 800379a:	f003 020f 	and.w	r2, r3, #15
 800379e:	68f9      	ldr	r1, [r7, #12]
 80037a0:	4613      	mov	r3, r2
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	4413      	add	r3, r2
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	440b      	add	r3, r1
 80037aa:	331c      	adds	r3, #28
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          hhcd->hc[ch_num & 0xFU].xfer_len_db -= len;
 80037b2:	7afb      	ldrb	r3, [r7, #11]
 80037b4:	f003 020f 	and.w	r2, r3, #15
 80037b8:	68f9      	ldr	r1, [r7, #12]
 80037ba:	4613      	mov	r3, r2
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	4413      	add	r3, r2
 80037c0:	011b      	lsls	r3, r3, #4
 80037c2:	440b      	add	r3, r1
 80037c4:	3328      	adds	r3, #40	@ 0x28
 80037c6:	6819      	ldr	r1, [r3, #0]
 80037c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037cc:	7afa      	ldrb	r2, [r7, #11]
 80037ce:	f002 020f 	and.w	r2, r2, #15
 80037d2:	1ac9      	subs	r1, r1, r3
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	4613      	mov	r3, r2
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	4413      	add	r3, r2
 80037dc:	011b      	lsls	r3, r3, #4
 80037de:	4403      	add	r3, r0
 80037e0:	3328      	adds	r3, #40	@ 0x28
 80037e2:	6019      	str	r1, [r3, #0]
 80037e4:	e01d      	b.n	8003822 <HCD_HC_OUT_BulkDb+0x6a6>
 80037e6:	bf00      	nop
 80037e8:	07ff8fbf 	.word	0x07ff8fbf
 80037ec:	07ff8f8f 	.word	0x07ff8f8f
          len = (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_len_db;
 80037f0:	7afb      	ldrb	r3, [r7, #11]
 80037f2:	f003 020f 	and.w	r2, r3, #15
 80037f6:	68f9      	ldr	r1, [r7, #12]
 80037f8:	4613      	mov	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4413      	add	r3, r2
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	440b      	add	r3, r1
 8003802:	3328      	adds	r3, #40	@ 0x28
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          hhcd->hc[ch_num & 0xFU].xfer_len_db = 0U; /* end of fill buffer */
 800380a:	7afb      	ldrb	r3, [r7, #11]
 800380c:	f003 020f 	and.w	r2, r3, #15
 8003810:	68f9      	ldr	r1, [r7, #12]
 8003812:	4613      	mov	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	440b      	add	r3, r1
 800381c:	3328      	adds	r3, #40	@ 0x28
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]
        HCD_SET_CH_DBUF1_CNT(hhcd->Instance, phy_chnum, 1U, (uint16_t)len);
 8003822:	7abb      	ldrb	r3, [r7, #10]
 8003824:	00db      	lsls	r3, r3, #3
 8003826:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800382a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	7abb      	ldrb	r3, [r7, #10]
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003838:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800383c:	b292      	uxth	r2, r2
 800383e:	605a      	str	r2, [r3, #4]
 8003840:	7abb      	ldrb	r3, [r7, #10]
 8003842:	00db      	lsls	r3, r3, #3
 8003844:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003848:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800384c:	6859      	ldr	r1, [r3, #4]
 800384e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003852:	041a      	lsls	r2, r3, #16
 8003854:	7abb      	ldrb	r3, [r7, #10]
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800385c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003860:	430a      	orrs	r2, r1
 8003862:	605a      	str	r2, [r3, #4]
        USB_WritePMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6818      	ldr	r0, [r3, #0]
 8003868:	7afb      	ldrb	r3, [r7, #11]
 800386a:	f003 020f 	and.w	r2, r3, #15
 800386e:	68f9      	ldr	r1, [r7, #12]
 8003870:	4613      	mov	r3, r2
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	4413      	add	r3, r2
 8003876:	011b      	lsls	r3, r3, #4
 8003878:	440b      	add	r3, r1
 800387a:	3320      	adds	r3, #32
 800387c:	681c      	ldr	r4, [r3, #0]
                     hhcd->hc[ch_num & 0xFU].pmaaddr1, (uint16_t)len);
 800387e:	7afb      	ldrb	r3, [r7, #11]
 8003880:	f003 020f 	and.w	r2, r3, #15
        USB_WritePMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003884:	68f9      	ldr	r1, [r7, #12]
 8003886:	4613      	mov	r3, r2
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	4413      	add	r3, r2
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	440b      	add	r3, r1
 8003890:	333c      	adds	r3, #60	@ 0x3c
 8003892:	881a      	ldrh	r2, [r3, #0]
 8003894:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003898:	4621      	mov	r1, r4
 800389a:	f006 fb85 	bl	8009fa8 <USB_WritePMA>
      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_VALID);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	461a      	mov	r2, r3
 80038a4:	7abb      	ldrb	r3, [r7, #10]
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	4b3d      	ldr	r3, [pc, #244]	@ (80039a4 <HCD_HC_OUT_BulkDb+0x828>)
 80038ae:	4013      	ands	r3, r2
 80038b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038b4:	f083 0310 	eor.w	r3, r3, #16
 80038b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038bc:	f083 0320 	eor.w	r3, r3, #32
 80038c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	461a      	mov	r2, r3
 80038c8:	7abb      	ldrb	r3, [r7, #10]
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	441a      	add	r2, r3
 80038ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038d8:	6013      	str	r3, [r2, #0]
}
 80038da:	e05f      	b.n	800399c <HCD_HC_OUT_BulkDb+0x820>
      hhcd->hc[ch_num & 0xFU].xfer_count += data_xfr;
 80038dc:	7afb      	ldrb	r3, [r7, #11]
 80038de:	f003 020f 	and.w	r2, r3, #15
 80038e2:	68f9      	ldr	r1, [r7, #12]
 80038e4:	4613      	mov	r3, r2
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	4413      	add	r3, r2
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	440b      	add	r3, r1
 80038ee:	332c      	adds	r3, #44	@ 0x2c
 80038f0:	6819      	ldr	r1, [r3, #0]
 80038f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80038f4:	7afa      	ldrb	r2, [r7, #11]
 80038f6:	f002 020f 	and.w	r2, r2, #15
 80038fa:	4419      	add	r1, r3
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	4613      	mov	r3, r2
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	4413      	add	r3, r2
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	4403      	add	r3, r0
 8003908:	332c      	adds	r3, #44	@ 0x2c
 800390a:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
 800390c:	7afb      	ldrb	r3, [r7, #11]
 800390e:	f003 020f 	and.w	r2, r3, #15
 8003912:	68f9      	ldr	r1, [r7, #12]
 8003914:	4613      	mov	r3, r2
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	4413      	add	r3, r2
 800391a:	011b      	lsls	r3, r3, #4
 800391c:	440b      	add	r3, r1
 800391e:	3340      	adds	r3, #64	@ 0x40
 8003920:	2201      	movs	r2, #1
 8003922:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
 8003924:	7afb      	ldrb	r3, [r7, #11]
 8003926:	f003 020f 	and.w	r2, r3, #15
 800392a:	68f9      	ldr	r1, [r7, #12]
 800392c:	4613      	mov	r3, r2
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	4413      	add	r3, r2
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	440b      	add	r3, r1
 8003936:	333f      	adds	r3, #63	@ 0x3f
 8003938:	2201      	movs	r2, #1
 800393a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num & 0xFU].toggle_out ^= 1U;
 800393c:	7afb      	ldrb	r3, [r7, #11]
 800393e:	f003 020f 	and.w	r2, r3, #15
 8003942:	68f9      	ldr	r1, [r7, #12]
 8003944:	4613      	mov	r3, r2
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	4413      	add	r3, r2
 800394a:	011b      	lsls	r3, r3, #4
 800394c:	440b      	add	r3, r1
 800394e:	3331      	adds	r3, #49	@ 0x31
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	7afa      	ldrb	r2, [r7, #11]
 8003954:	f002 020f 	and.w	r2, r2, #15
 8003958:	f083 0301 	eor.w	r3, r3, #1
 800395c:	b2d8      	uxtb	r0, r3
 800395e:	68f9      	ldr	r1, [r7, #12]
 8003960:	4613      	mov	r3, r2
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	4413      	add	r3, r2
 8003966:	011b      	lsls	r3, r3, #4
 8003968:	440b      	add	r3, r1
 800396a:	3331      	adds	r3, #49	@ 0x31
 800396c:	4602      	mov	r2, r0
 800396e:	701a      	strb	r2, [r3, #0]
      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_DIS);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	461a      	mov	r2, r3
 8003976:	7abb      	ldrb	r3, [r7, #10]
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	4b09      	ldr	r3, [pc, #36]	@ (80039a4 <HCD_HC_OUT_BulkDb+0x828>)
 8003980:	4013      	ands	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	461a      	mov	r2, r3
 800398a:	7abb      	ldrb	r3, [r7, #10]
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	441a      	add	r2, r3
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800399a:	6013      	str	r3, [r2, #0]
}
 800399c:	bf00      	nop
 800399e:	3754      	adds	r7, #84	@ 0x54
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd90      	pop	{r4, r7, pc}
 80039a4:	07ff8fbf 	.word	0x07ff8fbf

080039a8 <HCD_HC_IN_BulkDb>:
  * @param  regvalue contain Snapshot of the EPCHn register when ISR is detected
  * @retval none
  */
static void HCD_HC_IN_BulkDb(HCD_HandleTypeDef *hhcd,
                             uint8_t ch_num, uint8_t phy_chnum, uint32_t regvalue)
{
 80039a8:	b590      	push	{r4, r7, lr}
 80039aa:	b08b      	sub	sp, #44	@ 0x2c
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	607b      	str	r3, [r7, #4]
 80039b2:	460b      	mov	r3, r1
 80039b4:	72fb      	strb	r3, [r7, #11]
 80039b6:	4613      	mov	r3, r2
 80039b8:	72bb      	strb	r3, [r7, #10]
  uint16_t received_bytes;

  /* Read from Buffer 0 */
  if ((regvalue & USB_CH_DTOG_RX) != 0U)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f000 8083 	beq.w	8003acc <HCD_HC_IN_BulkDb+0x124>
  {
    received_bytes = (uint16_t)HCD_GET_CH_DBUF0_CNT(hhcd->Instance, phy_chnum);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	7aba      	ldrb	r2, [r7, #10]
 80039cc:	b292      	uxth	r2, r2
 80039ce:	4611      	mov	r1, r2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fe fc47 	bl	8002264 <HCD_GET_CH_DBUF0_CNT>
 80039d6:	4603      	mov	r3, r0
 80039d8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hhcd->hc[ch_num & 0xFU].xfer_len <= received_bytes)
 80039da:	7afb      	ldrb	r3, [r7, #11]
 80039dc:	f003 020f 	and.w	r2, r3, #15
 80039e0:	68f9      	ldr	r1, [r7, #12]
 80039e2:	4613      	mov	r3, r2
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	4413      	add	r3, r2
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	440b      	add	r3, r1
 80039ec:	3324      	adds	r3, #36	@ 0x24
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d80c      	bhi.n	8003a10 <HCD_HC_IN_BulkDb+0x68>
    {
      hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
 80039f6:	7afb      	ldrb	r3, [r7, #11]
 80039f8:	f003 020f 	and.w	r2, r3, #15
 80039fc:	68f9      	ldr	r1, [r7, #12]
 80039fe:	4613      	mov	r3, r2
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	4413      	add	r3, r2
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	440b      	add	r3, r1
 8003a08:	3324      	adds	r3, #36	@ 0x24
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	e017      	b.n	8003a40 <HCD_HC_IN_BulkDb+0x98>
    }
    else
    {
      hhcd->hc[ch_num & 0xFU].xfer_len -= received_bytes;
 8003a10:	7afb      	ldrb	r3, [r7, #11]
 8003a12:	f003 020f 	and.w	r2, r3, #15
 8003a16:	68f9      	ldr	r1, [r7, #12]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	4413      	add	r3, r2
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	440b      	add	r3, r1
 8003a22:	3324      	adds	r3, #36	@ 0x24
 8003a24:	6819      	ldr	r1, [r3, #0]
 8003a26:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003a28:	7afa      	ldrb	r2, [r7, #11]
 8003a2a:	f002 020f 	and.w	r2, r2, #15
 8003a2e:	1ac9      	subs	r1, r1, r3
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	4613      	mov	r3, r2
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	4413      	add	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	4403      	add	r3, r0
 8003a3c:	3324      	adds	r3, #36	@ 0x24
 8003a3e:	6019      	str	r1, [r3, #0]
    }

    /* Check if we Need to free the other buffer for the IP */
    if ((hhcd->hc[ch_num & 0xFU].xfer_len != 0U) && ((regvalue & USB_CH_DTOG_TX) != 0U))
 8003a40:	7afb      	ldrb	r3, [r7, #11]
 8003a42:	f003 020f 	and.w	r2, r3, #15
 8003a46:	68f9      	ldr	r1, [r7, #12]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	4413      	add	r3, r2
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	440b      	add	r3, r1
 8003a52:	3324      	adds	r3, #36	@ 0x24
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d01a      	beq.n	8003a90 <HCD_HC_IN_BulkDb+0xe8>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d015      	beq.n	8003a90 <HCD_HC_IN_BulkDb+0xe8>
    {
      /* Toggle SwBuff to Allow the IP to submit a new IN */
      HCD_FREE_USER_BUFFER(hhcd->Instance, phy_chnum, 0U);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	461a      	mov	r2, r3
 8003a6a:	7abb      	ldrb	r3, [r7, #10]
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	4413      	add	r3, r2
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	4bb2      	ldr	r3, [pc, #712]	@ (8003d3c <HCD_HC_IN_BulkDb+0x394>)
 8003a74:	4013      	ands	r3, r2
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	7abb      	ldrb	r3, [r7, #10]
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	441a      	add	r2, r3
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a8a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003a8e:	6013      	str	r3, [r2, #0]
    }

    /* Read the byte from PMA to user Buffer(System Memory) */
    USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6818      	ldr	r0, [r3, #0]
 8003a94:	7afb      	ldrb	r3, [r7, #11]
 8003a96:	f003 020f 	and.w	r2, r3, #15
 8003a9a:	68f9      	ldr	r1, [r7, #12]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	4413      	add	r3, r2
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	440b      	add	r3, r1
 8003aa6:	3320      	adds	r3, #32
 8003aa8:	681c      	ldr	r4, [r3, #0]
                hhcd->hc[ch_num & 0xFU].pmaaddr0, (uint16_t)received_bytes);
 8003aaa:	7afb      	ldrb	r3, [r7, #11]
 8003aac:	f003 030f 	and.w	r3, r3, #15
    USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003ab0:	68f9      	ldr	r1, [r7, #12]
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	4413      	add	r3, r2
 8003aba:	011b      	lsls	r3, r3, #4
 8003abc:	440b      	add	r3, r1
 8003abe:	330a      	adds	r3, #10
 8003ac0:	881a      	ldrh	r2, [r3, #0]
 8003ac2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003ac4:	4621      	mov	r1, r4
 8003ac6:	f006 fad0 	bl	800a06a <USB_ReadPMA>
 8003aca:	e080      	b.n	8003bce <HCD_HC_IN_BulkDb+0x226>
  }
  else
  {
    /* Read from Buffer 1 */
    received_bytes = (uint16_t) HCD_GET_CH_DBUF1_CNT(hhcd->Instance, phy_chnum);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	7aba      	ldrb	r2, [r7, #10]
 8003ad2:	b292      	uxth	r2, r2
 8003ad4:	4611      	mov	r1, r2
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fe fbe5 	bl	80022a6 <HCD_GET_CH_DBUF1_CNT>
 8003adc:	4603      	mov	r3, r0
 8003ade:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hhcd->hc[ch_num & 0xFU].xfer_len <= received_bytes)
 8003ae0:	7afb      	ldrb	r3, [r7, #11]
 8003ae2:	f003 020f 	and.w	r2, r3, #15
 8003ae6:	68f9      	ldr	r1, [r7, #12]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	4413      	add	r3, r2
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	440b      	add	r3, r1
 8003af2:	3324      	adds	r3, #36	@ 0x24
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d80c      	bhi.n	8003b16 <HCD_HC_IN_BulkDb+0x16e>
    {
      hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
 8003afc:	7afb      	ldrb	r3, [r7, #11]
 8003afe:	f003 020f 	and.w	r2, r3, #15
 8003b02:	68f9      	ldr	r1, [r7, #12]
 8003b04:	4613      	mov	r3, r2
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	4413      	add	r3, r2
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	440b      	add	r3, r1
 8003b0e:	3324      	adds	r3, #36	@ 0x24
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	e017      	b.n	8003b46 <HCD_HC_IN_BulkDb+0x19e>
    }
    else
    {
      hhcd->hc[ch_num & 0xFU].xfer_len -= received_bytes;
 8003b16:	7afb      	ldrb	r3, [r7, #11]
 8003b18:	f003 020f 	and.w	r2, r3, #15
 8003b1c:	68f9      	ldr	r1, [r7, #12]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	4413      	add	r3, r2
 8003b24:	011b      	lsls	r3, r3, #4
 8003b26:	440b      	add	r3, r1
 8003b28:	3324      	adds	r3, #36	@ 0x24
 8003b2a:	6819      	ldr	r1, [r3, #0]
 8003b2c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003b2e:	7afa      	ldrb	r2, [r7, #11]
 8003b30:	f002 020f 	and.w	r2, r2, #15
 8003b34:	1ac9      	subs	r1, r1, r3
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	4413      	add	r3, r2
 8003b3e:	011b      	lsls	r3, r3, #4
 8003b40:	4403      	add	r3, r0
 8003b42:	3324      	adds	r3, #36	@ 0x24
 8003b44:	6019      	str	r1, [r3, #0]
    }

    /* Check if we Need to free the other buffer for the IP */
    if ((hhcd->hc[ch_num & 0xFU].xfer_len != 0U) && ((regvalue & USB_CH_DTOG_TX) == 0U))
 8003b46:	7afb      	ldrb	r3, [r7, #11]
 8003b48:	f003 020f 	and.w	r2, r3, #15
 8003b4c:	68f9      	ldr	r1, [r7, #12]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	4413      	add	r3, r2
 8003b54:	011b      	lsls	r3, r3, #4
 8003b56:	440b      	add	r3, r1
 8003b58:	3324      	adds	r3, #36	@ 0x24
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d01a      	beq.n	8003b96 <HCD_HC_IN_BulkDb+0x1ee>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d115      	bne.n	8003b96 <HCD_HC_IN_BulkDb+0x1ee>
    {
      /* Toggle SwBuff */
      HCD_FREE_USER_BUFFER(hhcd->Instance, phy_chnum, 0U);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	461a      	mov	r2, r3
 8003b70:	7abb      	ldrb	r3, [r7, #10]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	4413      	add	r3, r2
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	4b70      	ldr	r3, [pc, #448]	@ (8003d3c <HCD_HC_IN_BulkDb+0x394>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	623b      	str	r3, [r7, #32]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	461a      	mov	r2, r3
 8003b84:	7abb      	ldrb	r3, [r7, #10]
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	441a      	add	r2, r3
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b90:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b94:	6013      	str	r3, [r2, #0]
    }

    /* Read the byte from PMA to user Buffer(System Memory) */
    USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6818      	ldr	r0, [r3, #0]
 8003b9a:	7afb      	ldrb	r3, [r7, #11]
 8003b9c:	f003 020f 	and.w	r2, r3, #15
 8003ba0:	68f9      	ldr	r1, [r7, #12]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	4413      	add	r3, r2
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	440b      	add	r3, r1
 8003bac:	3320      	adds	r3, #32
 8003bae:	681c      	ldr	r4, [r3, #0]
                hhcd->hc[ch_num & 0xFU].pmaaddr1, (uint16_t)received_bytes);
 8003bb0:	7afb      	ldrb	r3, [r7, #11]
 8003bb2:	f003 020f 	and.w	r2, r3, #15
    USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003bb6:	68f9      	ldr	r1, [r7, #12]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	4413      	add	r3, r2
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	440b      	add	r3, r1
 8003bc2:	333c      	adds	r3, #60	@ 0x3c
 8003bc4:	881a      	ldrh	r2, [r3, #0]
 8003bc6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003bc8:	4621      	mov	r1, r4
 8003bca:	f006 fa4e 	bl	800a06a <USB_ReadPMA>
  }

  /* update the global number of all received bytes */
  hhcd->hc[ch_num & 0xFU].xfer_count += received_bytes;
 8003bce:	7afb      	ldrb	r3, [r7, #11]
 8003bd0:	f003 020f 	and.w	r2, r3, #15
 8003bd4:	68f9      	ldr	r1, [r7, #12]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	4413      	add	r3, r2
 8003bdc:	011b      	lsls	r3, r3, #4
 8003bde:	440b      	add	r3, r1
 8003be0:	332c      	adds	r3, #44	@ 0x2c
 8003be2:	6819      	ldr	r1, [r3, #0]
 8003be4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003be6:	7afa      	ldrb	r2, [r7, #11]
 8003be8:	f002 020f 	and.w	r2, r2, #15
 8003bec:	4419      	add	r1, r3
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	005b      	lsls	r3, r3, #1
 8003bf4:	4413      	add	r3, r2
 8003bf6:	011b      	lsls	r3, r3, #4
 8003bf8:	4403      	add	r3, r0
 8003bfa:	332c      	adds	r3, #44	@ 0x2c
 8003bfc:	6019      	str	r1, [r3, #0]

  /* Transfer complete state */
  hhcd->hc[ch_num & 0xFU].state = HC_ACK;
 8003bfe:	7afb      	ldrb	r3, [r7, #11]
 8003c00:	f003 020f 	and.w	r2, r3, #15
 8003c04:	68f9      	ldr	r1, [r7, #12]
 8003c06:	4613      	mov	r3, r2
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	4413      	add	r3, r2
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	440b      	add	r3, r1
 8003c10:	3340      	adds	r3, #64	@ 0x40
 8003c12:	2203      	movs	r2, #3
 8003c14:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num & 0xFU].ErrCnt = 0U;
 8003c16:	7afb      	ldrb	r3, [r7, #11]
 8003c18:	f003 030f 	and.w	r3, r3, #15
 8003c1c:	68f9      	ldr	r1, [r7, #12]
 8003c1e:	1c5a      	adds	r2, r3, #1
 8003c20:	4613      	mov	r3, r2
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	4413      	add	r3, r2
 8003c26:	011b      	lsls	r3, r3, #4
 8003c28:	440b      	add	r3, r1
 8003c2a:	3304      	adds	r3, #4
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]

  if ((hhcd->hc[ch_num & 0xFU].xfer_len == 0U) ||
 8003c30:	7afb      	ldrb	r3, [r7, #11]
 8003c32:	f003 020f 	and.w	r2, r3, #15
 8003c36:	68f9      	ldr	r1, [r7, #12]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	4413      	add	r3, r2
 8003c3e:	011b      	lsls	r3, r3, #4
 8003c40:	440b      	add	r3, r1
 8003c42:	3324      	adds	r3, #36	@ 0x24
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00d      	beq.n	8003c66 <HCD_HC_IN_BulkDb+0x2be>
      ((received_bytes < hhcd->hc[ch_num & 0xFU].max_packet)))
 8003c4a:	7afb      	ldrb	r3, [r7, #11]
 8003c4c:	f003 020f 	and.w	r2, r3, #15
 8003c50:	68f9      	ldr	r1, [r7, #12]
 8003c52:	4613      	mov	r3, r2
 8003c54:	005b      	lsls	r3, r3, #1
 8003c56:	4413      	add	r3, r2
 8003c58:	011b      	lsls	r3, r3, #4
 8003c5a:	440b      	add	r3, r1
 8003c5c:	331c      	adds	r3, #28
 8003c5e:	881b      	ldrh	r3, [r3, #0]
  if ((hhcd->hc[ch_num & 0xFU].xfer_len == 0U) ||
 8003c60:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d22e      	bcs.n	8003cc4 <HCD_HC_IN_BulkDb+0x31c>
  {
    hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
 8003c66:	7afb      	ldrb	r3, [r7, #11]
 8003c68:	f003 020f 	and.w	r2, r3, #15
 8003c6c:	68f9      	ldr	r1, [r7, #12]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	4413      	add	r3, r2
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	440b      	add	r3, r1
 8003c78:	333f      	adds	r3, #63	@ 0x3f
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num & 0xFU].state  = HC_XFRC;
 8003c7e:	7afb      	ldrb	r3, [r7, #11]
 8003c80:	f003 020f 	and.w	r2, r3, #15
 8003c84:	68f9      	ldr	r1, [r7, #12]
 8003c86:	4613      	mov	r3, r2
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	4413      	add	r3, r2
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	440b      	add	r3, r1
 8003c90:	3340      	adds	r3, #64	@ 0x40
 8003c92:	2201      	movs	r2, #1
 8003c94:	701a      	strb	r2, [r3, #0]

    /* disable channel */
    HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_DIS);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	7abb      	ldrb	r3, [r7, #10]
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4413      	add	r3, r2
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	4b26      	ldr	r3, [pc, #152]	@ (8003d40 <HCD_HC_IN_BulkDb+0x398>)
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	617b      	str	r3, [r7, #20]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	461a      	mov	r2, r3
 8003cb0:	7abb      	ldrb	r3, [r7, #10]
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	441a      	add	r2, r3
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	e036      	b.n	8003d32 <HCD_HC_IN_BulkDb+0x38a>
  }
  else
  {
    hhcd->hc[ch_num & 0xFU].xfer_buff += received_bytes;
 8003cc4:	7afb      	ldrb	r3, [r7, #11]
 8003cc6:	f003 020f 	and.w	r2, r3, #15
 8003cca:	68f9      	ldr	r1, [r7, #12]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	4413      	add	r3, r2
 8003cd2:	011b      	lsls	r3, r3, #4
 8003cd4:	440b      	add	r3, r1
 8003cd6:	3320      	adds	r3, #32
 8003cd8:	6819      	ldr	r1, [r3, #0]
 8003cda:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003cdc:	7afa      	ldrb	r2, [r7, #11]
 8003cde:	f002 020f 	and.w	r2, r2, #15
 8003ce2:	4419      	add	r1, r3
 8003ce4:	68f8      	ldr	r0, [r7, #12]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	4413      	add	r3, r2
 8003cec:	011b      	lsls	r3, r3, #4
 8003cee:	4403      	add	r3, r0
 8003cf0:	3320      	adds	r3, #32
 8003cf2:	6019      	str	r1, [r3, #0]

    /* Reactivate the Channel Submit an other URB since the Transfer is not yet completed */
    HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_STRX);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	7abb      	ldrb	r3, [r7, #10]
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	4413      	add	r3, r2
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4b0f      	ldr	r3, [pc, #60]	@ (8003d40 <HCD_HC_IN_BulkDb+0x398>)
 8003d04:	4013      	ands	r3, r2
 8003d06:	61bb      	str	r3, [r7, #24]
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003d0e:	61bb      	str	r3, [r7, #24]
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003d16:	61bb      	str	r3, [r7, #24]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	7abb      	ldrb	r3, [r7, #10]
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	441a      	add	r2, r3
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d2e:	6013      	str	r3, [r2, #0]
  }
}
 8003d30:	bf00      	nop
 8003d32:	bf00      	nop
 8003d34:	372c      	adds	r7, #44	@ 0x2c
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd90      	pop	{r4, r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	07ff8f8f 	.word	0x07ff8f8f
 8003d40:	07ffbf8f 	.word	0x07ffbf8f

08003d44 <HCD_HC_IN_ISO>:
  * @param  regvalue contain Snapshot of the EPCHn register when ISR is detected
  * @retval none
  */
static void inline HCD_HC_IN_ISO(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
                                 uint8_t phy_chnum, uint32_t regvalue)
{
 8003d44:	b5b0      	push	{r4, r5, r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	607b      	str	r3, [r7, #4]
 8003d4e:	460b      	mov	r3, r1
 8003d50:	72fb      	strb	r3, [r7, #11]
 8003d52:	4613      	mov	r3, r2
 8003d54:	72bb      	strb	r3, [r7, #10]
  /* Check if Double buffer isochronous */
  if ((regvalue & USB_CH_KIND) != 0U)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d059      	beq.n	8003e14 <HCD_HC_IN_ISO+0xd0>
  {
    /* Get Data IN Packet */
    hhcd->hc[ch_num & 0xFU].xfer_count = HCD_GET_CH_RX_CNT(hhcd->Instance, phy_chnum);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	7aba      	ldrb	r2, [r7, #10]
 8003d66:	b292      	uxth	r2, r2
 8003d68:	4611      	mov	r1, r2
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fe fa2a 	bl	80021c4 <HCD_GET_CH_RX_CNT>
 8003d70:	4603      	mov	r3, r0
 8003d72:	4619      	mov	r1, r3
 8003d74:	7afb      	ldrb	r3, [r7, #11]
 8003d76:	f003 020f 	and.w	r2, r3, #15
 8003d7a:	4608      	mov	r0, r1
 8003d7c:	68f9      	ldr	r1, [r7, #12]
 8003d7e:	4613      	mov	r3, r2
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	4413      	add	r3, r2
 8003d84:	011b      	lsls	r3, r3, #4
 8003d86:	440b      	add	r3, r1
 8003d88:	332c      	adds	r3, #44	@ 0x2c
 8003d8a:	6018      	str	r0, [r3, #0]
    if (hhcd->hc[ch_num & 0xFU].xfer_count != 0U)
 8003d8c:	7afb      	ldrb	r3, [r7, #11]
 8003d8e:	f003 020f 	and.w	r2, r3, #15
 8003d92:	68f9      	ldr	r1, [r7, #12]
 8003d94:	4613      	mov	r3, r2
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	4413      	add	r3, r2
 8003d9a:	011b      	lsls	r3, r3, #4
 8003d9c:	440b      	add	r3, r1
 8003d9e:	332c      	adds	r3, #44	@ 0x2c
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 80ec 	beq.w	8003f80 <HCD_HC_IN_ISO+0x23c>
    {
      USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6818      	ldr	r0, [r3, #0]
 8003dac:	7afb      	ldrb	r3, [r7, #11]
 8003dae:	f003 020f 	and.w	r2, r3, #15
 8003db2:	68f9      	ldr	r1, [r7, #12]
 8003db4:	4613      	mov	r3, r2
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	4413      	add	r3, r2
 8003dba:	011b      	lsls	r3, r3, #4
 8003dbc:	440b      	add	r3, r1
 8003dbe:	3320      	adds	r3, #32
 8003dc0:	681c      	ldr	r4, [r3, #0]
                  hhcd->hc[ch_num & 0xFU].pmaadress,
 8003dc2:	7afb      	ldrb	r3, [r7, #11]
 8003dc4:	f003 030f 	and.w	r3, r3, #15
      USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003dc8:	68f9      	ldr	r1, [r7, #12]
 8003dca:	1c5a      	adds	r2, r3, #1
 8003dcc:	4613      	mov	r3, r2
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	4413      	add	r3, r2
 8003dd2:	011b      	lsls	r3, r3, #4
 8003dd4:	440b      	add	r3, r1
 8003dd6:	3308      	adds	r3, #8
 8003dd8:	881d      	ldrh	r5, [r3, #0]
                  (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_count);
 8003dda:	7afb      	ldrb	r3, [r7, #11]
 8003ddc:	f003 020f 	and.w	r2, r3, #15
 8003de0:	68f9      	ldr	r1, [r7, #12]
 8003de2:	4613      	mov	r3, r2
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	4413      	add	r3, r2
 8003de8:	011b      	lsls	r3, r3, #4
 8003dea:	440b      	add	r3, r1
 8003dec:	332c      	adds	r3, #44	@ 0x2c
 8003dee:	681b      	ldr	r3, [r3, #0]
      USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	462a      	mov	r2, r5
 8003df4:	4621      	mov	r1, r4
 8003df6:	f006 f938 	bl	800a06a <USB_ReadPMA>

      hhcd->hc[ch_num & 0xFU].urb_state = URB_DONE;
 8003dfa:	7afb      	ldrb	r3, [r7, #11]
 8003dfc:	f003 020f 	and.w	r2, r3, #15
 8003e00:	68f9      	ldr	r1, [r7, #12]
 8003e02:	4613      	mov	r3, r2
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	4413      	add	r3, r2
 8003e08:	011b      	lsls	r3, r3, #4
 8003e0a:	440b      	add	r3, r1
 8003e0c:	333f      	adds	r3, #63	@ 0x3f
 8003e0e:	2201      	movs	r2, #1
 8003e10:	701a      	strb	r2, [r3, #0]
 8003e12:	e0b5      	b.n	8003f80 <HCD_HC_IN_ISO+0x23c>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else  /* double buffer isochronous */
  {
    /* Read from Buffer0 */
    if ((regvalue & USB_CH_DTOG_RX) != 0U)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d059      	beq.n	8003ed2 <HCD_HC_IN_ISO+0x18e>
    {
      /* Get number of Received byte in buffer0 */
      hhcd->hc[ch_num & 0xFU].xfer_count = HCD_GET_CH_DBUF0_CNT(hhcd->Instance, phy_chnum);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	7aba      	ldrb	r2, [r7, #10]
 8003e24:	b292      	uxth	r2, r2
 8003e26:	4611      	mov	r1, r2
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7fe fa1b 	bl	8002264 <HCD_GET_CH_DBUF0_CNT>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	4619      	mov	r1, r3
 8003e32:	7afb      	ldrb	r3, [r7, #11]
 8003e34:	f003 020f 	and.w	r2, r3, #15
 8003e38:	4608      	mov	r0, r1
 8003e3a:	68f9      	ldr	r1, [r7, #12]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	4413      	add	r3, r2
 8003e42:	011b      	lsls	r3, r3, #4
 8003e44:	440b      	add	r3, r1
 8003e46:	332c      	adds	r3, #44	@ 0x2c
 8003e48:	6018      	str	r0, [r3, #0]

      if (hhcd->hc[ch_num & 0xFU].xfer_count != 0U)
 8003e4a:	7afb      	ldrb	r3, [r7, #11]
 8003e4c:	f003 020f 	and.w	r2, r3, #15
 8003e50:	68f9      	ldr	r1, [r7, #12]
 8003e52:	4613      	mov	r3, r2
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	4413      	add	r3, r2
 8003e58:	011b      	lsls	r3, r3, #4
 8003e5a:	440b      	add	r3, r1
 8003e5c:	332c      	adds	r3, #44	@ 0x2c
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 808d 	beq.w	8003f80 <HCD_HC_IN_ISO+0x23c>
      {
        /* Read from Buffer0 */
        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6818      	ldr	r0, [r3, #0]
 8003e6a:	7afb      	ldrb	r3, [r7, #11]
 8003e6c:	f003 020f 	and.w	r2, r3, #15
 8003e70:	68f9      	ldr	r1, [r7, #12]
 8003e72:	4613      	mov	r3, r2
 8003e74:	005b      	lsls	r3, r3, #1
 8003e76:	4413      	add	r3, r2
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	440b      	add	r3, r1
 8003e7c:	3320      	adds	r3, #32
 8003e7e:	681c      	ldr	r4, [r3, #0]
                    hhcd->hc[ch_num & 0xFU].pmaaddr0,
 8003e80:	7afb      	ldrb	r3, [r7, #11]
 8003e82:	f003 030f 	and.w	r3, r3, #15
        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003e86:	68f9      	ldr	r1, [r7, #12]
 8003e88:	1c5a      	adds	r2, r3, #1
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	4413      	add	r3, r2
 8003e90:	011b      	lsls	r3, r3, #4
 8003e92:	440b      	add	r3, r1
 8003e94:	330a      	adds	r3, #10
 8003e96:	881d      	ldrh	r5, [r3, #0]
                    (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_count);
 8003e98:	7afb      	ldrb	r3, [r7, #11]
 8003e9a:	f003 020f 	and.w	r2, r3, #15
 8003e9e:	68f9      	ldr	r1, [r7, #12]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	4413      	add	r3, r2
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	440b      	add	r3, r1
 8003eaa:	332c      	adds	r3, #44	@ 0x2c
 8003eac:	681b      	ldr	r3, [r3, #0]
        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	462a      	mov	r2, r5
 8003eb2:	4621      	mov	r1, r4
 8003eb4:	f006 f8d9 	bl	800a06a <USB_ReadPMA>

        hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
 8003eb8:	7afb      	ldrb	r3, [r7, #11]
 8003eba:	f003 020f 	and.w	r2, r3, #15
 8003ebe:	68f9      	ldr	r1, [r7, #12]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	005b      	lsls	r3, r3, #1
 8003ec4:	4413      	add	r3, r2
 8003ec6:	011b      	lsls	r3, r3, #4
 8003ec8:	440b      	add	r3, r1
 8003eca:	333f      	adds	r3, #63	@ 0x3f
 8003ecc:	2201      	movs	r2, #1
 8003ece:	701a      	strb	r2, [r3, #0]
 8003ed0:	e056      	b.n	8003f80 <HCD_HC_IN_ISO+0x23c>
      }
    }
    else
    {
      /* Get number of Received byte in buffer1 */
      hhcd->hc[ch_num & 0xFU].xfer_count = HCD_GET_CH_DBUF1_CNT(hhcd->Instance, phy_chnum);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	7aba      	ldrb	r2, [r7, #10]
 8003ed8:	b292      	uxth	r2, r2
 8003eda:	4611      	mov	r1, r2
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7fe f9e2 	bl	80022a6 <HCD_GET_CH_DBUF1_CNT>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	7afb      	ldrb	r3, [r7, #11]
 8003ee8:	f003 020f 	and.w	r2, r3, #15
 8003eec:	4608      	mov	r0, r1
 8003eee:	68f9      	ldr	r1, [r7, #12]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	4413      	add	r3, r2
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	440b      	add	r3, r1
 8003efa:	332c      	adds	r3, #44	@ 0x2c
 8003efc:	6018      	str	r0, [r3, #0]

      if (hhcd->hc[ch_num & 0xFU].xfer_count != 0U)
 8003efe:	7afb      	ldrb	r3, [r7, #11]
 8003f00:	f003 020f 	and.w	r2, r3, #15
 8003f04:	68f9      	ldr	r1, [r7, #12]
 8003f06:	4613      	mov	r3, r2
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	4413      	add	r3, r2
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	440b      	add	r3, r1
 8003f10:	332c      	adds	r3, #44	@ 0x2c
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d033      	beq.n	8003f80 <HCD_HC_IN_ISO+0x23c>
      {
        /* Read from Buffer1 */
        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6818      	ldr	r0, [r3, #0]
 8003f1c:	7afb      	ldrb	r3, [r7, #11]
 8003f1e:	f003 020f 	and.w	r2, r3, #15
 8003f22:	68f9      	ldr	r1, [r7, #12]
 8003f24:	4613      	mov	r3, r2
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	4413      	add	r3, r2
 8003f2a:	011b      	lsls	r3, r3, #4
 8003f2c:	440b      	add	r3, r1
 8003f2e:	3320      	adds	r3, #32
 8003f30:	681c      	ldr	r4, [r3, #0]
                    hhcd->hc[ch_num & 0xFU].pmaaddr1,
 8003f32:	7afb      	ldrb	r3, [r7, #11]
 8003f34:	f003 020f 	and.w	r2, r3, #15
        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003f38:	68f9      	ldr	r1, [r7, #12]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	4413      	add	r3, r2
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	440b      	add	r3, r1
 8003f44:	333c      	adds	r3, #60	@ 0x3c
 8003f46:	881d      	ldrh	r5, [r3, #0]
                    (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_count);
 8003f48:	7afb      	ldrb	r3, [r7, #11]
 8003f4a:	f003 020f 	and.w	r2, r3, #15
 8003f4e:	68f9      	ldr	r1, [r7, #12]
 8003f50:	4613      	mov	r3, r2
 8003f52:	005b      	lsls	r3, r3, #1
 8003f54:	4413      	add	r3, r2
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	440b      	add	r3, r1
 8003f5a:	332c      	adds	r3, #44	@ 0x2c
 8003f5c:	681b      	ldr	r3, [r3, #0]
        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	462a      	mov	r2, r5
 8003f62:	4621      	mov	r1, r4
 8003f64:	f006 f881 	bl	800a06a <USB_ReadPMA>

        hhcd->hc[ch_num & 0xFU].urb_state = URB_DONE;
 8003f68:	7afb      	ldrb	r3, [r7, #11]
 8003f6a:	f003 020f 	and.w	r2, r3, #15
 8003f6e:	68f9      	ldr	r1, [r7, #12]
 8003f70:	4613      	mov	r3, r2
 8003f72:	005b      	lsls	r3, r3, #1
 8003f74:	4413      	add	r3, r2
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	440b      	add	r3, r1
 8003f7a:	333f      	adds	r3, #63	@ 0x3f
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	701a      	strb	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* Transfer complete state */
  hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
 8003f80:	7afb      	ldrb	r3, [r7, #11]
 8003f82:	f003 020f 	and.w	r2, r3, #15
 8003f86:	68f9      	ldr	r1, [r7, #12]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	4413      	add	r3, r2
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	440b      	add	r3, r1
 8003f92:	3340      	adds	r3, #64	@ 0x40
 8003f94:	2201      	movs	r2, #1
 8003f96:	701a      	strb	r2, [r3, #0]

  /* Clear VTRX */
  HCD_CLEAR_RX_CH_CTR(hhcd->Instance, phy_chnum);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	7abb      	ldrb	r3, [r7, #10]
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	4413      	add	r3, r2
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	4b08      	ldr	r3, [pc, #32]	@ (8003fc8 <HCD_HC_IN_ISO+0x284>)
 8003fa8:	4013      	ands	r3, r2
 8003faa:	617b      	str	r3, [r7, #20]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	7abb      	ldrb	r3, [r7, #10]
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	4413      	add	r3, r2
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003fbe:	601a      	str	r2, [r3, #0]
}
 8003fc0:	bf00      	nop
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bdb0      	pop	{r4, r5, r7, pc}
 8003fc8:	07ff0f8f 	.word	0x07ff0f8f

08003fcc <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number
  *         This parameter can be a value from 1 to 8
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003fcc:	b590      	push	{r4, r7, lr}
 8003fce:	b08d      	sub	sp, #52	@ 0x34
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	70fb      	strb	r3, [r7, #3]
  uint16_t received_bytes;
  uint8_t phy_chnum = chnum;
 8003fd8:	78fb      	ldrb	r3, [r7, #3]
 8003fda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t ch_num = HAL_HCD_GetLogical_Channel(hhcd, phy_chnum, 1U);
 8003fde:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 ff23 	bl	8004e32 <HAL_HCD_GetLogical_Channel>
 8003fec:	4603      	mov	r3, r0
 8003fee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  /* Take a Flag snapshot from the CHEP register, due to STRX bits are used for both control and status */
  uint32_t ch_reg =  HCD_GET_CHANNEL(hhcd->Instance, phy_chnum);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Manage Correct Transaction */
  if ((ch_reg & USB_CH_ERRRX) == 0U)
 8004004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004006:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	f040 823a 	bne.w	8004484 <HCD_HC_IN_IRQHandler+0x4b8>
  {
    /* Isochronous Channel */
    if ((ch_reg & USB_CH_UTYPE) == USB_EP_ISOCHRONOUS)
 8004010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004012:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004016:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800401a:	d108      	bne.n	800402e <HCD_HC_IN_IRQHandler+0x62>
    {
      HCD_HC_IN_ISO(hhcd, ch_num, phy_chnum, ch_reg);
 800401c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004020:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8004024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7ff fe8c 	bl	8003d44 <HCD_HC_IN_ISO>
    hhcd->HC_NotifyURBChangeCallback(hhcd, ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
}
 800402c:	e2d5      	b.n	80045da <HCD_HC_IN_IRQHandler+0x60e>
      if (((ch_reg) & USB_CH_RX_STRX) == USB_CH_RX_ACK_SBUF)
 800402e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004030:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004034:	2b00      	cmp	r3, #0
 8004036:	f040 8142 	bne.w	80042be <HCD_HC_IN_IRQHandler+0x2f2>
        received_bytes = (uint16_t)HCD_GET_CH_RX_CNT(hhcd->Instance, phy_chnum);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004042:	b292      	uxth	r2, r2
 8004044:	4611      	mov	r1, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f7fe f8bc 	bl	80021c4 <HCD_GET_CH_RX_CNT>
 800404c:	4603      	mov	r3, r0
 800404e:	827b      	strh	r3, [r7, #18]
        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6818      	ldr	r0, [r3, #0]
 8004054:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004058:	f003 020f 	and.w	r2, r3, #15
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	4613      	mov	r3, r2
 8004060:	005b      	lsls	r3, r3, #1
 8004062:	4413      	add	r3, r2
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	440b      	add	r3, r1
 8004068:	3320      	adds	r3, #32
 800406a:	681c      	ldr	r4, [r3, #0]
                    hhcd->hc[ch_num & 0xFU].pmaadress, (uint16_t)received_bytes);
 800406c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004070:	f003 030f 	and.w	r3, r3, #15
        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	1c5a      	adds	r2, r3, #1
 8004078:	4613      	mov	r3, r2
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	4413      	add	r3, r2
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	440b      	add	r3, r1
 8004082:	3308      	adds	r3, #8
 8004084:	881a      	ldrh	r2, [r3, #0]
 8004086:	8a7b      	ldrh	r3, [r7, #18]
 8004088:	4621      	mov	r1, r4
 800408a:	f005 ffee 	bl	800a06a <USB_ReadPMA>
        hhcd->hc[ch_num & 0xFU].xfer_count += received_bytes;
 800408e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004092:	f003 020f 	and.w	r2, r3, #15
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	4613      	mov	r3, r2
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	4413      	add	r3, r2
 800409e:	011b      	lsls	r3, r3, #4
 80040a0:	440b      	add	r3, r1
 80040a2:	332c      	adds	r3, #44	@ 0x2c
 80040a4:	6819      	ldr	r1, [r3, #0]
 80040a6:	8a7b      	ldrh	r3, [r7, #18]
 80040a8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80040ac:	f002 020f 	and.w	r2, r2, #15
 80040b0:	4419      	add	r1, r3
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	4613      	mov	r3, r2
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	4413      	add	r3, r2
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	4403      	add	r3, r0
 80040be:	332c      	adds	r3, #44	@ 0x2c
 80040c0:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num & 0xFU].state = HC_ACK;
 80040c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80040c6:	f003 020f 	and.w	r2, r3, #15
 80040ca:	6879      	ldr	r1, [r7, #4]
 80040cc:	4613      	mov	r3, r2
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	4413      	add	r3, r2
 80040d2:	011b      	lsls	r3, r3, #4
 80040d4:	440b      	add	r3, r1
 80040d6:	3340      	adds	r3, #64	@ 0x40
 80040d8:	2203      	movs	r2, #3
 80040da:	701a      	strb	r2, [r3, #0]
        hhcd->hc[ch_num & 0xFU].ErrCnt = 0U;
 80040dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80040e0:	f003 030f 	and.w	r3, r3, #15
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	1c5a      	adds	r2, r3, #1
 80040e8:	4613      	mov	r3, r2
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	4413      	add	r3, r2
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	440b      	add	r3, r1
 80040f2:	3304      	adds	r3, #4
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
        if (hhcd->hc[ch_num & 0xFU].xfer_len <= received_bytes)
 80040f8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80040fc:	f003 020f 	and.w	r2, r3, #15
 8004100:	6879      	ldr	r1, [r7, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	4413      	add	r3, r2
 8004108:	011b      	lsls	r3, r3, #4
 800410a:	440b      	add	r3, r1
 800410c:	3324      	adds	r3, #36	@ 0x24
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	8a7b      	ldrh	r3, [r7, #18]
 8004112:	429a      	cmp	r2, r3
 8004114:	d80d      	bhi.n	8004132 <HCD_HC_IN_IRQHandler+0x166>
          hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
 8004116:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800411a:	f003 020f 	and.w	r2, r3, #15
 800411e:	6879      	ldr	r1, [r7, #4]
 8004120:	4613      	mov	r3, r2
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	4413      	add	r3, r2
 8004126:	011b      	lsls	r3, r3, #4
 8004128:	440b      	add	r3, r1
 800412a:	3324      	adds	r3, #36	@ 0x24
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	e019      	b.n	8004166 <HCD_HC_IN_IRQHandler+0x19a>
          hhcd->hc[ch_num & 0xFU].xfer_len -= received_bytes;
 8004132:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004136:	f003 020f 	and.w	r2, r3, #15
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	4613      	mov	r3, r2
 800413e:	005b      	lsls	r3, r3, #1
 8004140:	4413      	add	r3, r2
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	440b      	add	r3, r1
 8004146:	3324      	adds	r3, #36	@ 0x24
 8004148:	6819      	ldr	r1, [r3, #0]
 800414a:	8a7b      	ldrh	r3, [r7, #18]
 800414c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8004150:	f002 020f 	and.w	r2, r2, #15
 8004154:	1ac9      	subs	r1, r1, r3
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	4613      	mov	r3, r2
 800415a:	005b      	lsls	r3, r3, #1
 800415c:	4413      	add	r3, r2
 800415e:	011b      	lsls	r3, r3, #4
 8004160:	4403      	add	r3, r0
 8004162:	3324      	adds	r3, #36	@ 0x24
 8004164:	6019      	str	r1, [r3, #0]
        if ((hhcd->hc[ch_num & 0xFU].xfer_len == 0U) ||
 8004166:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800416a:	f003 020f 	and.w	r2, r3, #15
 800416e:	6879      	ldr	r1, [r7, #4]
 8004170:	4613      	mov	r3, r2
 8004172:	005b      	lsls	r3, r3, #1
 8004174:	4413      	add	r3, r2
 8004176:	011b      	lsls	r3, r3, #4
 8004178:	440b      	add	r3, r1
 800417a:	3324      	adds	r3, #36	@ 0x24
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00e      	beq.n	80041a0 <HCD_HC_IN_IRQHandler+0x1d4>
            ((received_bytes < hhcd->hc[ch_num & 0xFU].max_packet)))
 8004182:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004186:	f003 020f 	and.w	r2, r3, #15
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	4613      	mov	r3, r2
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	4413      	add	r3, r2
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	440b      	add	r3, r1
 8004196:	331c      	adds	r3, #28
 8004198:	881b      	ldrh	r3, [r3, #0]
        if ((hhcd->hc[ch_num & 0xFU].xfer_len == 0U) ||
 800419a:	8a7a      	ldrh	r2, [r7, #18]
 800419c:	429a      	cmp	r2, r3
 800419e:	d21a      	bcs.n	80041d6 <HCD_HC_IN_IRQHandler+0x20a>
          hhcd->hc[ch_num & 0xFU].urb_state = URB_DONE;
 80041a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80041a4:	f003 020f 	and.w	r2, r3, #15
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	4613      	mov	r3, r2
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	4413      	add	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	440b      	add	r3, r1
 80041b4:	333f      	adds	r3, #63	@ 0x3f
 80041b6:	2201      	movs	r2, #1
 80041b8:	701a      	strb	r2, [r3, #0]
          hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
 80041ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80041be:	f003 020f 	and.w	r2, r3, #15
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	4613      	mov	r3, r2
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	4413      	add	r3, r2
 80041ca:	011b      	lsls	r3, r3, #4
 80041cc:	440b      	add	r3, r1
 80041ce:	3340      	adds	r3, #64	@ 0x40
 80041d0:	2201      	movs	r2, #1
 80041d2:	701a      	strb	r2, [r3, #0]
 80041d4:	e039      	b.n	800424a <HCD_HC_IN_IRQHandler+0x27e>
          hhcd->hc[ch_num & 0xFU].xfer_buff += received_bytes;
 80041d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80041da:	f003 020f 	and.w	r2, r3, #15
 80041de:	6879      	ldr	r1, [r7, #4]
 80041e0:	4613      	mov	r3, r2
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	4413      	add	r3, r2
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	440b      	add	r3, r1
 80041ea:	3320      	adds	r3, #32
 80041ec:	6819      	ldr	r1, [r3, #0]
 80041ee:	8a7b      	ldrh	r3, [r7, #18]
 80041f0:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80041f4:	f002 020f 	and.w	r2, r2, #15
 80041f8:	4419      	add	r1, r3
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	4613      	mov	r3, r2
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	4413      	add	r3, r2
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	4403      	add	r3, r0
 8004206:	3320      	adds	r3, #32
 8004208:	6019      	str	r1, [r3, #0]
          HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_STRX);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	4413      	add	r3, r2
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	4b98      	ldr	r3, [pc, #608]	@ (800447c <HCD_HC_IN_IRQHandler+0x4b0>)
 800421c:	4013      	ands	r3, r2
 800421e:	60fb      	str	r3, [r7, #12]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	461a      	mov	r2, r3
 8004236:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	441a      	add	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004244:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004248:	6013      	str	r3, [r2, #0]
        if ((hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_BULK) ||
 800424a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800424e:	f003 020f 	and.w	r2, r3, #15
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	4613      	mov	r3, r2
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	4413      	add	r3, r2
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	440b      	add	r3, r1
 800425e:	331b      	adds	r3, #27
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b02      	cmp	r3, #2
 8004264:	d00e      	beq.n	8004284 <HCD_HC_IN_IRQHandler+0x2b8>
            (hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_INTR))
 8004266:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800426a:	f003 020f 	and.w	r2, r3, #15
 800426e:	6879      	ldr	r1, [r7, #4]
 8004270:	4613      	mov	r3, r2
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	4413      	add	r3, r2
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	440b      	add	r3, r1
 800427a:	331b      	adds	r3, #27
 800427c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_BULK) ||
 800427e:	2b03      	cmp	r3, #3
 8004280:	f040 80d2 	bne.w	8004428 <HCD_HC_IN_IRQHandler+0x45c>
          hhcd->hc[ch_num & 0xFU].toggle_in ^= 1U;
 8004284:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004288:	f003 020f 	and.w	r2, r3, #15
 800428c:	6879      	ldr	r1, [r7, #4]
 800428e:	4613      	mov	r3, r2
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	4413      	add	r3, r2
 8004294:	011b      	lsls	r3, r3, #4
 8004296:	440b      	add	r3, r1
 8004298:	3330      	adds	r3, #48	@ 0x30
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80042a0:	f002 020f 	and.w	r2, r2, #15
 80042a4:	f083 0301 	eor.w	r3, r3, #1
 80042a8:	b2d8      	uxtb	r0, r3
 80042aa:	6879      	ldr	r1, [r7, #4]
 80042ac:	4613      	mov	r3, r2
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	4413      	add	r3, r2
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	440b      	add	r3, r1
 80042b6:	3330      	adds	r3, #48	@ 0x30
 80042b8:	4602      	mov	r2, r0
 80042ba:	701a      	strb	r2, [r3, #0]
 80042bc:	e0b4      	b.n	8004428 <HCD_HC_IN_IRQHandler+0x45c>
      else if (((ch_reg & USB_CH_RX_STRX) == USB_CH_RX_NAK)
 80042be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80042c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042c8:	d15c      	bne.n	8004384 <HCD_HC_IN_IRQHandler+0x3b8>
               && (hhcd->hc[ch_num & 0xFU].urb_state != URB_DONE))
 80042ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80042ce:	f003 020f 	and.w	r2, r3, #15
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	4613      	mov	r3, r2
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	4413      	add	r3, r2
 80042da:	011b      	lsls	r3, r3, #4
 80042dc:	440b      	add	r3, r1
 80042de:	333f      	adds	r3, #63	@ 0x3f
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d04e      	beq.n	8004384 <HCD_HC_IN_IRQHandler+0x3b8>
        hhcd->hc[ch_num & 0xFU].urb_state = URB_NOTREADY;
 80042e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80042ea:	f003 020f 	and.w	r2, r3, #15
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	4613      	mov	r3, r2
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	4413      	add	r3, r2
 80042f6:	011b      	lsls	r3, r3, #4
 80042f8:	440b      	add	r3, r1
 80042fa:	333f      	adds	r3, #63	@ 0x3f
 80042fc:	2202      	movs	r2, #2
 80042fe:	701a      	strb	r2, [r3, #0]
        hhcd->hc[ch_num & 0xFU].ErrCnt = 0U;
 8004300:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004304:	f003 030f 	and.w	r3, r3, #15
 8004308:	6879      	ldr	r1, [r7, #4]
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	4613      	mov	r3, r2
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	4413      	add	r3, r2
 8004312:	011b      	lsls	r3, r3, #4
 8004314:	440b      	add	r3, r1
 8004316:	3304      	adds	r3, #4
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num & 0xFU].state = HC_NAK;
 800431c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004320:	f003 020f 	and.w	r2, r3, #15
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	4413      	add	r3, r2
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	440b      	add	r3, r1
 8004330:	3340      	adds	r3, #64	@ 0x40
 8004332:	2204      	movs	r2, #4
 8004334:	701a      	strb	r2, [r3, #0]
        if (hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_INTR)
 8004336:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800433a:	f003 020f 	and.w	r2, r3, #15
 800433e:	6879      	ldr	r1, [r7, #4]
 8004340:	4613      	mov	r3, r2
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	4413      	add	r3, r2
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	440b      	add	r3, r1
 800434a:	331b      	adds	r3, #27
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	2b03      	cmp	r3, #3
 8004350:	d16a      	bne.n	8004428 <HCD_HC_IN_IRQHandler+0x45c>
          HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_DIS);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	461a      	mov	r2, r3
 8004358:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	4413      	add	r3, r2
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	4b46      	ldr	r3, [pc, #280]	@ (800447c <HCD_HC_IN_IRQHandler+0x4b0>)
 8004364:	4013      	ands	r3, r2
 8004366:	61bb      	str	r3, [r7, #24]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	461a      	mov	r2, r3
 800436e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	441a      	add	r2, r3
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800437c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004380:	6013      	str	r3, [r2, #0]
        if (hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_INTR)
 8004382:	e051      	b.n	8004428 <HCD_HC_IN_IRQHandler+0x45c>
      else if ((ch_reg & USB_CH_RX_STRX) == USB_CH_RX_STALL)
 8004384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004386:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800438a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800438e:	d138      	bne.n	8004402 <HCD_HC_IN_IRQHandler+0x436>
        (void)HAL_HCD_HC_Halt(hhcd, ch_num);
 8004390:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004394:	4619      	mov	r1, r3
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7fe fb84 	bl	8002aa4 <HAL_HCD_HC_Halt>
        hhcd->hc[ch_num & 0xFU].state = HC_STALL;
 800439c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80043a0:	f003 020f 	and.w	r2, r3, #15
 80043a4:	6879      	ldr	r1, [r7, #4]
 80043a6:	4613      	mov	r3, r2
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	4413      	add	r3, r2
 80043ac:	011b      	lsls	r3, r3, #4
 80043ae:	440b      	add	r3, r1
 80043b0:	3340      	adds	r3, #64	@ 0x40
 80043b2:	2206      	movs	r2, #6
 80043b4:	701a      	strb	r2, [r3, #0]
        hhcd->hc[ch_num & 0xFU].urb_state = URB_STALL;
 80043b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80043ba:	f003 020f 	and.w	r2, r3, #15
 80043be:	6879      	ldr	r1, [r7, #4]
 80043c0:	4613      	mov	r3, r2
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	4413      	add	r3, r2
 80043c6:	011b      	lsls	r3, r3, #4
 80043c8:	440b      	add	r3, r1
 80043ca:	333f      	adds	r3, #63	@ 0x3f
 80043cc:	2205      	movs	r2, #5
 80043ce:	701a      	strb	r2, [r3, #0]
        HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_DIS);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	4b26      	ldr	r3, [pc, #152]	@ (800447c <HCD_HC_IN_IRQHandler+0x4b0>)
 80043e2:	4013      	ands	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	441a      	add	r2, r3
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043fe:	6013      	str	r3, [r2, #0]
 8004400:	e012      	b.n	8004428 <HCD_HC_IN_IRQHandler+0x45c>
      else  if (((ch_reg & USB_CH_RX_STRX) == USB_CH_RX_ACK_DBUF)
 8004402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004404:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004408:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800440c:	d10c      	bne.n	8004428 <HCD_HC_IN_IRQHandler+0x45c>
                && ((ch_reg & USB_CH_KIND) != 0U))
 800440e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004414:	2b00      	cmp	r3, #0
 8004416:	d007      	beq.n	8004428 <HCD_HC_IN_IRQHandler+0x45c>
        HCD_HC_IN_BulkDb(hhcd, ch_num, phy_chnum, ch_reg);
 8004418:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800441c:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8004420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7ff fac0 	bl	80039a8 <HCD_HC_IN_BulkDb>
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
 8004428:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800442c:	f003 020f 	and.w	r2, r3, #15
 8004430:	6879      	ldr	r1, [r7, #4]
 8004432:	4613      	mov	r3, r2
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	4413      	add	r3, r2
 8004438:	011b      	lsls	r3, r3, #4
 800443a:	440b      	add	r3, r1
 800443c:	333f      	adds	r3, #63	@ 0x3f
 800443e:	781a      	ldrb	r2, [r3, #0]
 8004440:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004444:	4619      	mov	r1, r3
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f00d f812 	bl	8011470 <HAL_HCD_HC_NotifyURBChange_Callback>
      HCD_CLEAR_RX_CH_CTR(hhcd->Instance, phy_chnum);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	461a      	mov	r2, r3
 8004452:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	4b08      	ldr	r3, [pc, #32]	@ (8004480 <HCD_HC_IN_IRQHandler+0x4b4>)
 800445e:	4013      	ands	r3, r2
 8004460:	60bb      	str	r3, [r7, #8]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	461a      	mov	r2, r3
 8004468:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	4413      	add	r3, r2
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004476:	601a      	str	r2, [r3, #0]
}
 8004478:	e0af      	b.n	80045da <HCD_HC_IN_IRQHandler+0x60e>
 800447a:	bf00      	nop
 800447c:	07ffbf8f 	.word	0x07ffbf8f
 8004480:	07ff0f8f 	.word	0x07ff0f8f
    hhcd->hc[ch_num & 0xFU].urb_state = URB_NOTREADY;
 8004484:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004488:	f003 020f 	and.w	r2, r3, #15
 800448c:	6879      	ldr	r1, [r7, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	005b      	lsls	r3, r3, #1
 8004492:	4413      	add	r3, r2
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	440b      	add	r3, r1
 8004498:	333f      	adds	r3, #63	@ 0x3f
 800449a:	2202      	movs	r2, #2
 800449c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num & 0xFU].ErrCnt++;
 800449e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80044a2:	f003 020f 	and.w	r2, r3, #15
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	1c51      	adds	r1, r2, #1
 80044aa:	460b      	mov	r3, r1
 80044ac:	005b      	lsls	r3, r3, #1
 80044ae:	440b      	add	r3, r1
 80044b0:	011b      	lsls	r3, r3, #4
 80044b2:	4403      	add	r3, r0
 80044b4:	3304      	adds	r3, #4
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	1c59      	adds	r1, r3, #1
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	3201      	adds	r2, #1
 80044be:	4613      	mov	r3, r2
 80044c0:	005b      	lsls	r3, r3, #1
 80044c2:	4413      	add	r3, r2
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	4403      	add	r3, r0
 80044c8:	3304      	adds	r3, #4
 80044ca:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num & 0xFU].state = HC_XACTERR;
 80044cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80044d0:	f003 020f 	and.w	r2, r3, #15
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	4613      	mov	r3, r2
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	4413      	add	r3, r2
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	440b      	add	r3, r1
 80044e0:	3340      	adds	r3, #64	@ 0x40
 80044e2:	2207      	movs	r2, #7
 80044e4:	701a      	strb	r2, [r3, #0]
    HCD_CLEAR_RX_CH_ERR(hhcd->Instance, phy_chnum);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	461a      	mov	r2, r3
 80044ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80044f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044fa:	4b3a      	ldr	r3, [pc, #232]	@ (80045e4 <HCD_HC_IN_IRQHandler+0x618>)
 80044fc:	4013      	ands	r3, r2
 80044fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004506:	627b      	str	r3, [r7, #36]	@ 0x24
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	461a      	mov	r2, r3
 800450e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004518:	601a      	str	r2, [r3, #0]
    if (hhcd->hc[ch_num & 0xFU].ErrCnt > 3U)
 800451a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800451e:	f003 030f 	and.w	r3, r3, #15
 8004522:	6879      	ldr	r1, [r7, #4]
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	4613      	mov	r3, r2
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	4413      	add	r3, r2
 800452c:	011b      	lsls	r3, r3, #4
 800452e:	440b      	add	r3, r1
 8004530:	3304      	adds	r3, #4
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2b03      	cmp	r3, #3
 8004536:	d93e      	bls.n	80045b6 <HCD_HC_IN_IRQHandler+0x5ea>
      hhcd->hc[ch_num & 0xFU].urb_state = URB_ERROR;
 8004538:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800453c:	f003 020f 	and.w	r2, r3, #15
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	4613      	mov	r3, r2
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	4413      	add	r3, r2
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	440b      	add	r3, r1
 800454c:	333f      	adds	r3, #63	@ 0x3f
 800454e:	2204      	movs	r2, #4
 8004550:	701a      	strb	r2, [r3, #0]
      HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_DIS);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	461a      	mov	r2, r3
 8004558:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	4b21      	ldr	r3, [pc, #132]	@ (80045e8 <HCD_HC_IN_IRQHandler+0x61c>)
 8004564:	4013      	ands	r3, r2
 8004566:	623b      	str	r3, [r7, #32]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	461a      	mov	r2, r3
 800456e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	441a      	add	r2, r3
 8004576:	6a3b      	ldr	r3, [r7, #32]
 8004578:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800457c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004580:	6013      	str	r3, [r2, #0]
      HCD_CLEAR_RX_CH_ERR(hhcd->Instance, phy_chnum);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	4413      	add	r3, r2
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	61fb      	str	r3, [r7, #28]
 8004594:	69fa      	ldr	r2, [r7, #28]
 8004596:	4b13      	ldr	r3, [pc, #76]	@ (80045e4 <HCD_HC_IN_IRQHandler+0x618>)
 8004598:	4013      	ands	r3, r2
 800459a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800459e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045a2:	61fb      	str	r3, [r7, #28]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	461a      	mov	r2, r3
 80045aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	69fa      	ldr	r2, [r7, #28]
 80045b4:	601a      	str	r2, [r3, #0]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
 80045b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80045ba:	f003 020f 	and.w	r2, r3, #15
 80045be:	6879      	ldr	r1, [r7, #4]
 80045c0:	4613      	mov	r3, r2
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	4413      	add	r3, r2
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	440b      	add	r3, r1
 80045ca:	333f      	adds	r3, #63	@ 0x3f
 80045cc:	781a      	ldrb	r2, [r3, #0]
 80045ce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80045d2:	4619      	mov	r1, r3
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f00c ff4b 	bl	8011470 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80045da:	bf00      	nop
 80045dc:	3734      	adds	r7, #52	@ 0x34
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd90      	pop	{r4, r7, pc}
 80045e2:	bf00      	nop
 80045e4:	01ff0f0f 	.word	0x01ff0f0f
 80045e8:	07ffbf8f 	.word	0x07ffbf8f

080045ec <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number
  *         This parameter can be a value from 1 to 8
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b08c      	sub	sp, #48	@ 0x30
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	460b      	mov	r3, r1
 80045f6:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t WregCh;
  uint16_t data_xfr;
  uint8_t phy_chnum = chnum;
 80045f8:	78fb      	ldrb	r3, [r7, #3]
 80045fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Get Virtual Channel number */
  uint8_t ch_num = HAL_HCD_GetLogical_Channel(hhcd, phy_chnum, 0U);
 80045fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004602:	2200      	movs	r2, #0
 8004604:	4619      	mov	r1, r3
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 fc13 	bl	8004e32 <HAL_HCD_GetLogical_Channel>
 800460c:	4603      	mov	r3, r0
 800460e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  /* Take a Flag snapshot from the CHEP register, due to STRX bits are used for both control &status */
  uint32_t ch_reg =  *(__IO uint32_t *)(&(hhcd->Instance->CHEP0R) + phy_chnum);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	461a      	mov	r2, r3
 8004618:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	4413      	add	r3, r2
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	62bb      	str	r3, [r7, #40]	@ 0x28

  /*------ Manage Correct Transaction ------*/
  if ((ch_reg & USB_CH_ERRTX) == 0U)
 8004624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800462a:	2b00      	cmp	r3, #0
 800462c:	f040 82b6 	bne.w	8004b9c <HCD_HC_OUT_IRQHandler+0x5b0>
  {
    /* Handle Isochronous channel */
    if ((ch_reg & USB_CH_UTYPE) == USB_EP_ISOCHRONOUS)
 8004630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004632:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800463a:	f040 80d5 	bne.w	80047e8 <HCD_HC_OUT_IRQHandler+0x1fc>
    {
      /* Correct transaction */
      if ((hhcd->Instance->ISTR & USB_ISTR_ERR) == 0U)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004644:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004648:	2b00      	cmp	r3, #0
 800464a:	f040 80a4 	bne.w	8004796 <HCD_HC_OUT_IRQHandler+0x1aa>
      {
        /* Double buffer isochronous out */
        if ((ch_reg & USB_CH_KIND) != 0U)
 800464e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004654:	2b00      	cmp	r3, #0
 8004656:	d021      	beq.n	800469c <HCD_HC_OUT_IRQHandler+0xb0>
        {
          HCD_SET_CH_TX_CNT(hhcd->Instance, phy_chnum, 0U);
 8004658:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004662:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004672:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8004676:	b292      	uxth	r2, r2
 8004678:	601a      	str	r2, [r3, #0]
 800467a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800467e:	00db      	lsls	r3, r3, #3
 8004680:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8004684:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8004688:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004692:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8004696:	6812      	ldr	r2, [r2, #0]
 8004698:	601a      	str	r2, [r3, #0]
 800469a:	e062      	b.n	8004762 <HCD_HC_OUT_IRQHandler+0x176>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else /* Double buffer isochronous out */
        {
          /* Odd Transaction */
          if ((ch_reg & USB_CH_DTOG_TX) != 0U)
 800469c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d021      	beq.n	80046ea <HCD_HC_OUT_IRQHandler+0xfe>
          {
            HCD_SET_CH_TX_CNT(hhcd->Instance, phy_chnum, 0U);
 80046a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80046b0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80046c0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80046c4:	b292      	uxth	r2, r2
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80046cc:	00db      	lsls	r3, r3, #3
 80046ce:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 80046d2:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 80046d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80046e0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80046e4:	6812      	ldr	r2, [r2, #0]
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	e023      	b.n	8004732 <HCD_HC_OUT_IRQHandler+0x146>
          }
          /* Even Transaction */
          else
          {
            HCD_SET_CH_RX_CNT(hhcd->Instance, phy_chnum, 0U);
 80046ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80046f4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80046fe:	00db      	lsls	r3, r3, #3
 8004700:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004704:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8004708:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800470c:	605a      	str	r2, [r3, #4]
 800470e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004718:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004728:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800472c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004730:	605a      	str	r2, [r3, #4]
          }

          USB_DRD_SET_CHEP_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_DIS);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	461a      	mov	r2, r3
 8004738:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	4413      	add	r3, r2
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4baf      	ldr	r3, [pc, #700]	@ (8004a00 <HCD_HC_OUT_IRQHandler+0x414>)
 8004744:	4013      	ands	r3, r2
 8004746:	617b      	str	r3, [r7, #20]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	461a      	mov	r2, r3
 800474e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	441a      	add	r2, r3
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800475c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004760:	6013      	str	r3, [r2, #0]
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* Transfer complete state */
        hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
 8004762:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004766:	f003 020f 	and.w	r2, r3, #15
 800476a:	6879      	ldr	r1, [r7, #4]
 800476c:	4613      	mov	r3, r2
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	4413      	add	r3, r2
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	440b      	add	r3, r1
 8004776:	3340      	adds	r3, #64	@ 0x40
 8004778:	2201      	movs	r2, #1
 800477a:	701a      	strb	r2, [r3, #0]
        hhcd->hc[ch_num & 0xFU].urb_state = URB_DONE;
 800477c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004780:	f003 020f 	and.w	r2, r3, #15
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	4613      	mov	r3, r2
 8004788:	005b      	lsls	r3, r3, #1
 800478a:	4413      	add	r3, r2
 800478c:	011b      	lsls	r3, r3, #4
 800478e:	440b      	add	r3, r1
 8004790:	333f      	adds	r3, #63	@ 0x3f
 8004792:	2201      	movs	r2, #1
 8004794:	701a      	strb	r2, [r3, #0]
      }

      /*Clear Correct Transfer */
      HCD_CLEAR_TX_CH_CTR(hhcd->Instance, phy_chnum);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	461a      	mov	r2, r3
 800479c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	4413      	add	r3, r2
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	4b97      	ldr	r3, [pc, #604]	@ (8004a04 <HCD_HC_OUT_IRQHandler+0x418>)
 80047a8:	4013      	ands	r3, r2
 80047aa:	613b      	str	r3, [r7, #16]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	461a      	mov	r2, r3
 80047b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4413      	add	r3, r2
 80047ba:	693a      	ldr	r2, [r7, #16]
 80047bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047c0:	601a      	str	r2, [r3, #0]

      /*TX COMPLETE*/
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
 80047c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80047c6:	f003 020f 	and.w	r2, r3, #15
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	4613      	mov	r3, r2
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	4413      	add	r3, r2
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	440b      	add	r3, r1
 80047d6:	333f      	adds	r3, #63	@ 0x3f
 80047d8:	781a      	ldrb	r2, [r3, #0]
 80047da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80047de:	4619      	mov	r1, r3
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f00c fe45 	bl	8011470 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
}
 80047e6:	e26b      	b.n	8004cc0 <HCD_HC_OUT_IRQHandler+0x6d4>
      if ((ch_reg & USB_CH_TX_STTX) == USB_CH_TX_ACK_SBUF)
 80047e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ea:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f040 810a 	bne.w	8004a08 <HCD_HC_OUT_IRQHandler+0x41c>
        data_xfr = (uint16_t)(((USB_DRD_PMA_BUFF + phy_chnum)->TXBD & 0x03FF0000U) >> 16U);
 80047f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80047f8:	00db      	lsls	r3, r3, #3
 80047fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80047fe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	0c1b      	lsrs	r3, r3, #16
 8004806:	b29b      	uxth	r3, r3
 8004808:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800480c:	83fb      	strh	r3, [r7, #30]
        if (hhcd->hc[ch_num & 0xFU].xfer_len >= data_xfr)
 800480e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004812:	f003 020f 	and.w	r2, r3, #15
 8004816:	6879      	ldr	r1, [r7, #4]
 8004818:	4613      	mov	r3, r2
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	4413      	add	r3, r2
 800481e:	011b      	lsls	r3, r3, #4
 8004820:	440b      	add	r3, r1
 8004822:	3324      	adds	r3, #36	@ 0x24
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	8bfb      	ldrh	r3, [r7, #30]
 8004828:	429a      	cmp	r2, r3
 800482a:	d31a      	bcc.n	8004862 <HCD_HC_OUT_IRQHandler+0x276>
          hhcd->hc[ch_num & 0xFU].xfer_len -= data_xfr;
 800482c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004830:	f003 020f 	and.w	r2, r3, #15
 8004834:	6879      	ldr	r1, [r7, #4]
 8004836:	4613      	mov	r3, r2
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	4413      	add	r3, r2
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	440b      	add	r3, r1
 8004840:	3324      	adds	r3, #36	@ 0x24
 8004842:	6819      	ldr	r1, [r3, #0]
 8004844:	8bfb      	ldrh	r3, [r7, #30]
 8004846:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800484a:	f002 020f 	and.w	r2, r2, #15
 800484e:	1ac9      	subs	r1, r1, r3
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	4613      	mov	r3, r2
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	4413      	add	r3, r2
 8004858:	011b      	lsls	r3, r3, #4
 800485a:	4403      	add	r3, r0
 800485c:	3324      	adds	r3, #36	@ 0x24
 800485e:	6019      	str	r1, [r3, #0]
 8004860:	e00c      	b.n	800487c <HCD_HC_OUT_IRQHandler+0x290>
          hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
 8004862:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004866:	f003 020f 	and.w	r2, r3, #15
 800486a:	6879      	ldr	r1, [r7, #4]
 800486c:	4613      	mov	r3, r2
 800486e:	005b      	lsls	r3, r3, #1
 8004870:	4413      	add	r3, r2
 8004872:	011b      	lsls	r3, r3, #4
 8004874:	440b      	add	r3, r1
 8004876:	3324      	adds	r3, #36	@ 0x24
 8004878:	2200      	movs	r2, #0
 800487a:	601a      	str	r2, [r3, #0]
        if ((hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_BULK) ||
 800487c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004880:	f003 020f 	and.w	r2, r3, #15
 8004884:	6879      	ldr	r1, [r7, #4]
 8004886:	4613      	mov	r3, r2
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	4413      	add	r3, r2
 800488c:	011b      	lsls	r3, r3, #4
 800488e:	440b      	add	r3, r1
 8004890:	331b      	adds	r3, #27
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	2b02      	cmp	r3, #2
 8004896:	d00d      	beq.n	80048b4 <HCD_HC_OUT_IRQHandler+0x2c8>
            (hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_INTR))
 8004898:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800489c:	f003 020f 	and.w	r2, r3, #15
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	4413      	add	r3, r2
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	440b      	add	r3, r1
 80048ac:	331b      	adds	r3, #27
 80048ae:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_BULK) ||
 80048b0:	2b03      	cmp	r3, #3
 80048b2:	d11b      	bne.n	80048ec <HCD_HC_OUT_IRQHandler+0x300>
          hhcd->hc[ch_num & 0xFU].toggle_out ^= 1U;
 80048b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80048b8:	f003 020f 	and.w	r2, r3, #15
 80048bc:	6879      	ldr	r1, [r7, #4]
 80048be:	4613      	mov	r3, r2
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	4413      	add	r3, r2
 80048c4:	011b      	lsls	r3, r3, #4
 80048c6:	440b      	add	r3, r1
 80048c8:	3331      	adds	r3, #49	@ 0x31
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80048d0:	f002 020f 	and.w	r2, r2, #15
 80048d4:	f083 0301 	eor.w	r3, r3, #1
 80048d8:	b2d8      	uxtb	r0, r3
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	4613      	mov	r3, r2
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	4413      	add	r3, r2
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	440b      	add	r3, r1
 80048e6:	3331      	adds	r3, #49	@ 0x31
 80048e8:	4602      	mov	r2, r0
 80048ea:	701a      	strb	r2, [r3, #0]
        if (hhcd->hc[ch_num & 0xFU].xfer_len != 0U)
 80048ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80048f0:	f003 020f 	and.w	r2, r3, #15
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	4613      	mov	r3, r2
 80048f8:	005b      	lsls	r3, r3, #1
 80048fa:	4413      	add	r3, r2
 80048fc:	011b      	lsls	r3, r3, #4
 80048fe:	440b      	add	r3, r1
 8004900:	3324      	adds	r3, #36	@ 0x24
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d045      	beq.n	8004994 <HCD_HC_OUT_IRQHandler+0x3a8>
          hhcd->hc[ch_num & 0xFU].xfer_buff += data_xfr;
 8004908:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800490c:	f003 020f 	and.w	r2, r3, #15
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	4613      	mov	r3, r2
 8004914:	005b      	lsls	r3, r3, #1
 8004916:	4413      	add	r3, r2
 8004918:	011b      	lsls	r3, r3, #4
 800491a:	440b      	add	r3, r1
 800491c:	3320      	adds	r3, #32
 800491e:	6819      	ldr	r1, [r3, #0]
 8004920:	8bfb      	ldrh	r3, [r7, #30]
 8004922:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8004926:	f002 020f 	and.w	r2, r2, #15
 800492a:	4419      	add	r1, r3
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	4613      	mov	r3, r2
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	4413      	add	r3, r2
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	4403      	add	r3, r0
 8004938:	3320      	adds	r3, #32
 800493a:	6019      	str	r1, [r3, #0]
          hhcd->hc[ch_num & 0xFU].xfer_count += data_xfr;
 800493c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004940:	f003 020f 	and.w	r2, r3, #15
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	4613      	mov	r3, r2
 8004948:	005b      	lsls	r3, r3, #1
 800494a:	4413      	add	r3, r2
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	440b      	add	r3, r1
 8004950:	332c      	adds	r3, #44	@ 0x2c
 8004952:	6819      	ldr	r1, [r3, #0]
 8004954:	8bfb      	ldrh	r3, [r7, #30]
 8004956:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800495a:	f002 020f 	and.w	r2, r2, #15
 800495e:	4419      	add	r1, r3
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	4613      	mov	r3, r2
 8004964:	005b      	lsls	r3, r3, #1
 8004966:	4413      	add	r3, r2
 8004968:	011b      	lsls	r3, r3, #4
 800496a:	4403      	add	r3, r0
 800496c:	332c      	adds	r3, #44	@ 0x2c
 800496e:	6019      	str	r1, [r3, #0]
          (void) USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num & 0xFU]);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6818      	ldr	r0, [r3, #0]
 8004974:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004978:	f003 020f 	and.w	r2, r3, #15
 800497c:	4613      	mov	r3, r2
 800497e:	005b      	lsls	r3, r3, #1
 8004980:	4413      	add	r3, r2
 8004982:	011b      	lsls	r3, r3, #4
 8004984:	3310      	adds	r3, #16
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	4413      	add	r3, r2
 800498a:	3304      	adds	r3, #4
 800498c:	4619      	mov	r1, r3
 800498e:	f005 fccd 	bl	800a32c <USB_HC_StartXfer>
 8004992:	e0d5      	b.n	8004b40 <HCD_HC_OUT_IRQHandler+0x554>
          hhcd->hc[ch_num & 0xFU].xfer_count += data_xfr;
 8004994:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004998:	f003 020f 	and.w	r2, r3, #15
 800499c:	6879      	ldr	r1, [r7, #4]
 800499e:	4613      	mov	r3, r2
 80049a0:	005b      	lsls	r3, r3, #1
 80049a2:	4413      	add	r3, r2
 80049a4:	011b      	lsls	r3, r3, #4
 80049a6:	440b      	add	r3, r1
 80049a8:	332c      	adds	r3, #44	@ 0x2c
 80049aa:	6819      	ldr	r1, [r3, #0]
 80049ac:	8bfb      	ldrh	r3, [r7, #30]
 80049ae:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80049b2:	f002 020f 	and.w	r2, r2, #15
 80049b6:	4419      	add	r1, r3
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	4613      	mov	r3, r2
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	4413      	add	r3, r2
 80049c0:	011b      	lsls	r3, r3, #4
 80049c2:	4403      	add	r3, r0
 80049c4:	332c      	adds	r3, #44	@ 0x2c
 80049c6:	6019      	str	r1, [r3, #0]
          hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
 80049c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80049cc:	f003 020f 	and.w	r2, r3, #15
 80049d0:	6879      	ldr	r1, [r7, #4]
 80049d2:	4613      	mov	r3, r2
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	4413      	add	r3, r2
 80049d8:	011b      	lsls	r3, r3, #4
 80049da:	440b      	add	r3, r1
 80049dc:	3340      	adds	r3, #64	@ 0x40
 80049de:	2201      	movs	r2, #1
 80049e0:	701a      	strb	r2, [r3, #0]
          hhcd->hc[ch_num & 0xFU].urb_state = URB_DONE;
 80049e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80049e6:	f003 020f 	and.w	r2, r3, #15
 80049ea:	6879      	ldr	r1, [r7, #4]
 80049ec:	4613      	mov	r3, r2
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	4413      	add	r3, r2
 80049f2:	011b      	lsls	r3, r3, #4
 80049f4:	440b      	add	r3, r1
 80049f6:	333f      	adds	r3, #63	@ 0x3f
 80049f8:	2201      	movs	r2, #1
 80049fa:	701a      	strb	r2, [r3, #0]
 80049fc:	e0a0      	b.n	8004b40 <HCD_HC_OUT_IRQHandler+0x554>
 80049fe:	bf00      	nop
 8004a00:	07ff8fbf 	.word	0x07ff8fbf
 8004a04:	07ff8f0f 	.word	0x07ff8f0f
      else if (((ch_reg & USB_CHEP_NAK) == USB_CHEP_NAK) ||
 8004a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d104      	bne.n	8004a1c <HCD_HC_OUT_IRQHandler+0x430>
               ((ch_reg & USB_CH_TX_STTX) == USB_CH_TX_NAK))
 8004a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
      else if (((ch_reg & USB_CHEP_NAK) == USB_CHEP_NAK) ||
 8004a18:	2b20      	cmp	r3, #32
 8004a1a:	d15e      	bne.n	8004ada <HCD_HC_OUT_IRQHandler+0x4ee>
        hhcd->hc[ch_num & 0xFU].state = HC_NAK;
 8004a1c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004a20:	f003 020f 	and.w	r2, r3, #15
 8004a24:	6879      	ldr	r1, [r7, #4]
 8004a26:	4613      	mov	r3, r2
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	4413      	add	r3, r2
 8004a2c:	011b      	lsls	r3, r3, #4
 8004a2e:	440b      	add	r3, r1
 8004a30:	3340      	adds	r3, #64	@ 0x40
 8004a32:	2204      	movs	r2, #4
 8004a34:	701a      	strb	r2, [r3, #0]
        hhcd->hc[ch_num & 0xFU].urb_state = URB_NOTREADY;
 8004a36:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004a3a:	f003 020f 	and.w	r2, r3, #15
 8004a3e:	6879      	ldr	r1, [r7, #4]
 8004a40:	4613      	mov	r3, r2
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	4413      	add	r3, r2
 8004a46:	011b      	lsls	r3, r3, #4
 8004a48:	440b      	add	r3, r1
 8004a4a:	333f      	adds	r3, #63	@ 0x3f
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	701a      	strb	r2, [r3, #0]
        hhcd->hc[ch_num & 0xFU].ErrCnt = 0U;
 8004a50:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004a54:	f003 030f 	and.w	r3, r3, #15
 8004a58:	6879      	ldr	r1, [r7, #4]
 8004a5a:	1c5a      	adds	r2, r3, #1
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	4413      	add	r3, r2
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	440b      	add	r3, r1
 8004a66:	3304      	adds	r3, #4
 8004a68:	2200      	movs	r2, #0
 8004a6a:	601a      	str	r2, [r3, #0]
        WregCh = *(__IO uint32_t *)(&(hhcd->Instance->CHEP0R) + phy_chnum);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	60fb      	str	r3, [r7, #12]
        WregCh &= ~USB_CHEP_NAK & USB_CHEP_REG_MASK;
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	4b91      	ldr	r3, [pc, #580]	@ (8004cc8 <HCD_HC_OUT_IRQHandler+0x6dc>)
 8004a82:	4013      	ands	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]
        HCD_SET_CHANNEL(hhcd->Instance, phy_chnum, WregCh);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	4413      	add	r3, r2
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	601a      	str	r2, [r3, #0]
        if (hhcd->hc[ch_num & 0xFU].doublebuffer == 0U)
 8004a98:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004a9c:	f003 020f 	and.w	r2, r3, #15
 8004aa0:	6879      	ldr	r1, [r7, #4]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	005b      	lsls	r3, r3, #1
 8004aa6:	4413      	add	r3, r2
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	440b      	add	r3, r1
 8004aac:	333e      	adds	r3, #62	@ 0x3e
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d145      	bne.n	8004b40 <HCD_HC_OUT_IRQHandler+0x554>
          HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
 8004ab4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ab8:	f003 020f 	and.w	r2, r3, #15
 8004abc:	6879      	ldr	r1, [r7, #4]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	4413      	add	r3, r2
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	440b      	add	r3, r1
 8004ac8:	333f      	adds	r3, #63	@ 0x3f
 8004aca:	781a      	ldrb	r2, [r3, #0]
 8004acc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f00c fccc 	bl	8011470 <HAL_HCD_HC_NotifyURBChange_Callback>
        if (hhcd->hc[ch_num & 0xFU].doublebuffer == 0U)
 8004ad8:	e032      	b.n	8004b40 <HCD_HC_OUT_IRQHandler+0x554>
      else if ((ch_reg & USB_CH_TX_STTX) == USB_CH_TX_STALL)
 8004ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004adc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ae0:	2b10      	cmp	r3, #16
 8004ae2:	d120      	bne.n	8004b26 <HCD_HC_OUT_IRQHandler+0x53a>
        (void) HAL_HCD_HC_Halt(hhcd, (uint8_t)ch_num);
 8004ae4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ae8:	4619      	mov	r1, r3
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7fd ffda 	bl	8002aa4 <HAL_HCD_HC_Halt>
        hhcd->hc[ch_num & 0xFU].state = HC_STALL;
 8004af0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004af4:	f003 020f 	and.w	r2, r3, #15
 8004af8:	6879      	ldr	r1, [r7, #4]
 8004afa:	4613      	mov	r3, r2
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	4413      	add	r3, r2
 8004b00:	011b      	lsls	r3, r3, #4
 8004b02:	440b      	add	r3, r1
 8004b04:	3340      	adds	r3, #64	@ 0x40
 8004b06:	2206      	movs	r2, #6
 8004b08:	701a      	strb	r2, [r3, #0]
        hhcd->hc[ch_num & 0xFU].urb_state = URB_STALL;
 8004b0a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004b0e:	f003 020f 	and.w	r2, r3, #15
 8004b12:	6879      	ldr	r1, [r7, #4]
 8004b14:	4613      	mov	r3, r2
 8004b16:	005b      	lsls	r3, r3, #1
 8004b18:	4413      	add	r3, r2
 8004b1a:	011b      	lsls	r3, r3, #4
 8004b1c:	440b      	add	r3, r1
 8004b1e:	333f      	adds	r3, #63	@ 0x3f
 8004b20:	2205      	movs	r2, #5
 8004b22:	701a      	strb	r2, [r3, #0]
 8004b24:	e00c      	b.n	8004b40 <HCD_HC_OUT_IRQHandler+0x554>
      else if ((ch_reg & USB_CH_TX_STTX) == USB_CH_TX_ACK_DBUF)
 8004b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b2c:	2b30      	cmp	r3, #48	@ 0x30
 8004b2e:	d107      	bne.n	8004b40 <HCD_HC_OUT_IRQHandler+0x554>
        (void) HCD_HC_OUT_BulkDb(hhcd, ch_num, (uint8_t)phy_chnum, ch_reg);
 8004b30:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004b34:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8004b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7fe fb1e 	bl	800317c <HCD_HC_OUT_BulkDb>
      if ((ch_reg & USB_CH_TX_STTX) != USB_CH_TX_NAK)
 8004b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b42:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b46:	2b20      	cmp	r3, #32
 8004b48:	d011      	beq.n	8004b6e <HCD_HC_OUT_IRQHandler+0x582>
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
 8004b4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004b4e:	f003 020f 	and.w	r2, r3, #15
 8004b52:	6879      	ldr	r1, [r7, #4]
 8004b54:	4613      	mov	r3, r2
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	4413      	add	r3, r2
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	440b      	add	r3, r1
 8004b5e:	333f      	adds	r3, #63	@ 0x3f
 8004b60:	781a      	ldrb	r2, [r3, #0]
 8004b62:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004b66:	4619      	mov	r1, r3
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f00c fc81 	bl	8011470 <HAL_HCD_HC_NotifyURBChange_Callback>
      HCD_CLEAR_TX_CH_CTR(hhcd->Instance, phy_chnum);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	461a      	mov	r2, r3
 8004b74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	4413      	add	r3, r2
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	4b53      	ldr	r3, [pc, #332]	@ (8004ccc <HCD_HC_OUT_IRQHandler+0x6e0>)
 8004b80:	4013      	ands	r3, r2
 8004b82:	61bb      	str	r3, [r7, #24]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	461a      	mov	r2, r3
 8004b8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4413      	add	r3, r2
 8004b92:	69ba      	ldr	r2, [r7, #24]
 8004b94:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b98:	601a      	str	r2, [r3, #0]
}
 8004b9a:	e091      	b.n	8004cc0 <HCD_HC_OUT_IRQHandler+0x6d4>
    hhcd->hc[ch_num & 0xFU].ErrCnt++;
 8004b9c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ba0:	f003 020f 	and.w	r2, r3, #15
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	1c51      	adds	r1, r2, #1
 8004ba8:	460b      	mov	r3, r1
 8004baa:	005b      	lsls	r3, r3, #1
 8004bac:	440b      	add	r3, r1
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	4403      	add	r3, r0
 8004bb2:	3304      	adds	r3, #4
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	1c59      	adds	r1, r3, #1
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	3201      	adds	r2, #1
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	4413      	add	r3, r2
 8004bc2:	011b      	lsls	r3, r3, #4
 8004bc4:	4403      	add	r3, r0
 8004bc6:	3304      	adds	r3, #4
 8004bc8:	6019      	str	r1, [r3, #0]
    if (hhcd->hc[ch_num & 0xFU].ErrCnt > 3U)
 8004bca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004bce:	f003 030f 	and.w	r3, r3, #15
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	1c5a      	adds	r2, r3, #1
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	4413      	add	r3, r2
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	440b      	add	r3, r1
 8004be0:	3304      	adds	r3, #4
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d925      	bls.n	8004c34 <HCD_HC_OUT_IRQHandler+0x648>
      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_DIS);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	461a      	mov	r2, r3
 8004bee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4413      	add	r3, r2
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	4b35      	ldr	r3, [pc, #212]	@ (8004cd0 <HCD_HC_OUT_IRQHandler+0x6e4>)
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	461a      	mov	r2, r3
 8004c04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004c08:	009b      	lsls	r3, r3, #2
 8004c0a:	441a      	add	r2, r3
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c16:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num & 0xFU].urb_state = URB_ERROR;
 8004c18:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004c1c:	f003 020f 	and.w	r2, r3, #15
 8004c20:	6879      	ldr	r1, [r7, #4]
 8004c22:	4613      	mov	r3, r2
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	4413      	add	r3, r2
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	440b      	add	r3, r1
 8004c2c:	333f      	adds	r3, #63	@ 0x3f
 8004c2e:	2204      	movs	r2, #4
 8004c30:	701a      	strb	r2, [r3, #0]
 8004c32:	e00c      	b.n	8004c4e <HCD_HC_OUT_IRQHandler+0x662>
      hhcd->hc[ch_num & 0xFU].urb_state = URB_NOTREADY;
 8004c34:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004c38:	f003 020f 	and.w	r2, r3, #15
 8004c3c:	6879      	ldr	r1, [r7, #4]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	4413      	add	r3, r2
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	440b      	add	r3, r1
 8004c48:	333f      	adds	r3, #63	@ 0x3f
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num & 0xFU].state = HC_XACTERR;
 8004c4e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004c52:	f003 020f 	and.w	r2, r3, #15
 8004c56:	6879      	ldr	r1, [r7, #4]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	4413      	add	r3, r2
 8004c5e:	011b      	lsls	r3, r3, #4
 8004c60:	440b      	add	r3, r1
 8004c62:	3340      	adds	r3, #64	@ 0x40
 8004c64:	2207      	movs	r2, #7
 8004c66:	701a      	strb	r2, [r3, #0]
    HCD_CLEAR_TX_CH_ERR(hhcd->Instance, phy_chnum);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4413      	add	r3, r2
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	623b      	str	r3, [r7, #32]
 8004c7a:	6a3a      	ldr	r2, [r7, #32]
 8004c7c:	4b15      	ldr	r3, [pc, #84]	@ (8004cd4 <HCD_HC_OUT_IRQHandler+0x6e8>)
 8004c7e:	4013      	ands	r3, r2
 8004c80:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c88:	623b      	str	r3, [r7, #32]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	4413      	add	r3, r2
 8004c98:	6a3a      	ldr	r2, [r7, #32]
 8004c9a:	601a      	str	r2, [r3, #0]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num & 0xFU].urb_state);
 8004c9c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ca0:	f003 020f 	and.w	r2, r3, #15
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	4413      	add	r3, r2
 8004cac:	011b      	lsls	r3, r3, #4
 8004cae:	440b      	add	r3, r1
 8004cb0:	333f      	adds	r3, #63	@ 0x3f
 8004cb2:	781a      	ldrb	r2, [r3, #0]
 8004cb4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004cb8:	4619      	mov	r1, r3
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f00c fbd8 	bl	8011470 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004cc0:	bf00      	nop
 8004cc2:	3730      	adds	r7, #48	@ 0x30
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	077f8f8f 	.word	0x077f8f8f
 8004ccc:	07ff8f0f 	.word	0x07ff8f0f
 8004cd0:	07ff8fbf 	.word	0x07ff8fbf
 8004cd4:	01ff0f0f 	.word	0x01ff0f0f

08004cd8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd  HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t FnrReg = hhcd->Instance->FNR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ce6:	60fb      	str	r3, [r7, #12]
  uint32_t IstrReg = hhcd->Instance->ISTR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cee:	60bb      	str	r3, [r7, #8]

  /* SE0 detected USB Disconnected state */
  if ((FnrReg & (USB_FNR_RXDP | USB_FNR_RXDM)) == 0U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d111      	bne.n	8004d1e <HCD_Port_IRQHandler+0x46>
  {
    /* Host Port State */
    hhcd->HostState = HCD_HCD_STATE_DISCONNECTED;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358

    /* Clear all allocated virtual channel */
    HAL_HCD_ClearPhyChannel(hhcd);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 fa45 	bl	8005192 <HAL_HCD_ClearPhyChannel>

    /* Reset the PMA current pointer */
    (void)HAL_HCD_PMAReset(hhcd);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 fbfa 	bl	8005502 <HAL_HCD_PMAReset>

    /* Reset Ep0 Pma allocation state */
    hhcd->ep0_PmaAllocState = 0U;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314

    /* Disconnection Callback */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->DisconnectCallback(hhcd);
#else
    HAL_HCD_Disconnect_Callback(hhcd);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f00c fb9c 	bl	8011454 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

    return;
 8004d1c:	e036      	b.n	8004d8c <HCD_Port_IRQHandler+0xb4>
  }

  if ((hhcd->HostState == HCD_HCD_STATE_DISCONNECTED) != 0U)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HCD_Port_IRQHandler+0x54>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e000      	b.n	8004d2e <HCD_Port_IRQHandler+0x56>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d011      	beq.n	8004d56 <HCD_Port_IRQHandler+0x7e>
  {
    /* J-state or K-state detected & LastState=Disconnected */
    if (((FnrReg & USB_FNR_RXDP) != 0U) || ((IstrReg & USB_ISTR_LS_DCONN) != 0U))
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d104      	bne.n	8004d46 <HCD_Port_IRQHandler+0x6e>
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d022      	beq.n	8004d8c <HCD_Port_IRQHandler+0xb4>
    {
      hhcd->HostState = HCD_HCD_STATE_CONNECTED;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f00c fb72 	bl	8011438 <HAL_HCD_Connect_Callback>
 8004d54:	e01a      	b.n	8004d8c <HCD_Port_IRQHandler+0xb4>
    }
  }
  else
  {
    /* J-state or K-state detected & lastState=Connected: a Missed disconnection is detected */
    if (((FnrReg & USB_FNR_RXDP) != 0U) || ((IstrReg & USB_ISTR_LS_DCONN) != 0U))
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d104      	bne.n	8004d6a <HCD_Port_IRQHandler+0x92>
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d010      	beq.n	8004d8c <HCD_Port_IRQHandler+0xb4>
    {
      /* Host Port State */
      hhcd->HostState = HCD_HCD_STATE_DISCONNECTED;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358

      /* clear all allocated virtual channel */
      HAL_HCD_ClearPhyChannel(hhcd);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 fa0d 	bl	8005192 <HAL_HCD_ClearPhyChannel>

      /* Reset the PMA current pointer */
      (void)HAL_HCD_PMAReset(hhcd);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fbc2 	bl	8005502 <HAL_HCD_PMAReset>

      /* reset Ep0 PMA allocation state */
      hhcd->ep0_PmaAllocState = 0U;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314

      /* Disconnection Callback */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f00c fb64 	bl	8011454 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }
}
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_HCD_Check_usedChannel>:
  * @param  ch_num  Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
static uint8_t HAL_HCD_Check_usedChannel(HCD_HandleTypeDef const *hhcd, uint8_t ch_num)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b085      	sub	sp, #20
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	70fb      	strb	r3, [r7, #3]
  uint8_t idx;

  /* Check if the logical channel are already opened  */
  for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
 8004d9e:	2300      	movs	r3, #0
 8004da0:	73fb      	strb	r3, [r7, #15]
 8004da2:	e03a      	b.n	8004e1a <HAL_HCD_Check_usedChannel+0x88>
  {
    if ((((hhcd->phy_chin_state[idx] & 0xF0U) >> 4U) == ((uint16_t)ch_num + 1U)) &&
 8004da4:	7bfa      	ldrb	r2, [r7, #15]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8004dac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004db0:	091b      	lsrs	r3, r3, #4
 8004db2:	f003 020f 	and.w	r2, r3, #15
 8004db6:	78fb      	ldrb	r3, [r7, #3]
 8004db8:	3301      	adds	r3, #1
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d10e      	bne.n	8004ddc <HAL_HCD_Check_usedChannel+0x4a>
        (hhcd->phy_chin_state[idx] != 0U))
 8004dbe:	7bfa      	ldrb	r2, [r7, #15]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8004dc6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if ((((hhcd->phy_chin_state[idx] & 0xF0U) >> 4U) == ((uint16_t)ch_num + 1U)) &&
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d006      	beq.n	8004ddc <HAL_HCD_Check_usedChannel+0x4a>
    {
      return (1U | (idx << 4U));
 8004dce:	7bfb      	ldrb	r3, [r7, #15]
 8004dd0:	011b      	lsls	r3, r3, #4
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	f043 0301 	orr.w	r3, r3, #1
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	e024      	b.n	8004e26 <HAL_HCD_Check_usedChannel+0x94>
    }

    if ((((hhcd->phy_chout_state[idx] & 0xF0U) >> 4U) == ((uint16_t)ch_num + 1U)) &&
 8004ddc:	7bfa      	ldrb	r2, [r7, #15]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 8004de4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004de8:	091b      	lsrs	r3, r3, #4
 8004dea:	f003 020f 	and.w	r2, r3, #15
 8004dee:	78fb      	ldrb	r3, [r7, #3]
 8004df0:	3301      	adds	r3, #1
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d10e      	bne.n	8004e14 <HAL_HCD_Check_usedChannel+0x82>
        (hhcd->phy_chout_state[idx] != 0U))
 8004df6:	7bfa      	ldrb	r2, [r7, #15]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 8004dfe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if ((((hhcd->phy_chout_state[idx] & 0xF0U) >> 4U) == ((uint16_t)ch_num + 1U)) &&
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d006      	beq.n	8004e14 <HAL_HCD_Check_usedChannel+0x82>
    {
      return (1U | (idx << 4U));
 8004e06:	7bfb      	ldrb	r3, [r7, #15]
 8004e08:	011b      	lsls	r3, r3, #4
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	f043 0301 	orr.w	r3, r3, #1
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	e008      	b.n	8004e26 <HAL_HCD_Check_usedChannel+0x94>
  for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
 8004e16:	3301      	adds	r3, #1
 8004e18:	73fb      	strb	r3, [r7, #15]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	795b      	ldrb	r3, [r3, #5]
 8004e1e:	7bfa      	ldrb	r2, [r7, #15]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d3bf      	bcc.n	8004da4 <HAL_HCD_Check_usedChannel+0x12>
    }
  }

  return 0U;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <HAL_HCD_GetLogical_Channel>:
  *         -1 IN_Channel
  * @retval HAL status
  */
static uint8_t HAL_HCD_GetLogical_Channel(HCD_HandleTypeDef const *hhcd,
                                          uint8_t phy_chnum, uint8_t dir)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	70fb      	strb	r3, [r7, #3]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	70bb      	strb	r3, [r7, #2]
  /* Out Channel Direction */
  if (dir == 0U)
 8004e42:	78bb      	ldrb	r3, [r7, #2]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d11d      	bne.n	8004e84 <HAL_HCD_GetLogical_Channel+0x52>
  {
    if (((hhcd->phy_chout_state[phy_chnum & 0x7U] & 0x00F0U) >> 4U) != 0U)
 8004e48:	78fb      	ldrb	r3, [r7, #3]
 8004e4a:	f003 0207 	and.w	r2, r3, #7
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 8004e54:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00f      	beq.n	8004e80 <HAL_HCD_GetLogical_Channel+0x4e>
    {
      return ((uint8_t)((hhcd->phy_chout_state[phy_chnum & 0x7U] & 0x00F0U) >> 4U) - 1U);
 8004e60:	78fb      	ldrb	r3, [r7, #3]
 8004e62:	f003 0207 	and.w	r2, r3, #7
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 8004e6c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004e70:	091b      	lsrs	r3, r3, #4
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	f003 030f 	and.w	r3, r3, #15
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	e01e      	b.n	8004ebe <HAL_HCD_GetLogical_Channel+0x8c>
    }
    else
    {
      /* Channel not registered Error */
      return HCD_LOGICAL_CH_NOT_OPENED;
 8004e80:	23ff      	movs	r3, #255	@ 0xff
 8004e82:	e01c      	b.n	8004ebe <HAL_HCD_GetLogical_Channel+0x8c>
    }
  }
  /* IN Channel Direction */
  else
  {
    if (((hhcd->phy_chin_state[phy_chnum & 0x7U] & 0x00F0U) >> 4U) != 0U)
 8004e84:	78fb      	ldrb	r3, [r7, #3]
 8004e86:	f003 0207 	and.w	r2, r3, #7
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8004e90:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004e94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00f      	beq.n	8004ebc <HAL_HCD_GetLogical_Channel+0x8a>
    {
      return ((uint8_t)((hhcd->phy_chin_state[phy_chnum & 0x7U] & 0x00F0U) >> 4U) - 1U);
 8004e9c:	78fb      	ldrb	r3, [r7, #3]
 8004e9e:	f003 0207 	and.w	r2, r3, #7
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8004ea8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004eac:	091b      	lsrs	r3, r3, #4
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	f003 030f 	and.w	r3, r3, #15
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	e000      	b.n	8004ebe <HAL_HCD_GetLogical_Channel+0x8c>
    }
    else
    {
      /* Channel not registered Error */
      return HCD_LOGICAL_CH_NOT_OPENED;
 8004ebc:	23ff      	movs	r3, #255	@ 0xff
    }
  }
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <HAL_HCD_Get_FreePhyChannel>:
  * @retval if physical channel is available return Phy_channel number
         else return HCD_FREE_CH_NOT_FOUND
  */
static uint8_t HAL_HCD_Get_FreePhyChannel(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
                                          uint8_t epnum, uint8_t ep_type)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b085      	sub	sp, #20
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
 8004ed2:	4608      	mov	r0, r1
 8004ed4:	4611      	mov	r1, r2
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	4603      	mov	r3, r0
 8004eda:	70fb      	strb	r3, [r7, #3]
 8004edc:	460b      	mov	r3, r1
 8004ede:	70bb      	strb	r3, [r7, #2]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	707b      	strb	r3, [r7, #1]
  uint8_t idx;

  if ((epnum & 0x7FU) == 0U)
 8004ee4:	78bb      	ldrb	r3, [r7, #2]
 8004ee6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	f040 80a3 	bne.w	8005036 <HAL_HCD_Get_FreePhyChannel+0x16c>
  {
    idx = 0U;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	73fb      	strb	r3, [r7, #15]

    if (ch_num == 0U)
 8004ef4:	78fb      	ldrb	r3, [r7, #3]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d146      	bne.n	8004f88 <HAL_HCD_Get_FreePhyChannel+0xbe>
    {
      if (hhcd->phy_chin_state[idx] == 0U)
 8004efa:	7bfa      	ldrb	r2, [r7, #15]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8004f02:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d11a      	bne.n	8004f40 <HAL_HCD_Get_FreePhyChannel+0x76>
      {
        /* chin_state to store the ep_type to be used for the same channel in OUT direction
         * adding + 1 to ep_type avoid starting with a 0 value. ep_type take by default (0/1/2/3) */
        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	3301      	adds	r3, #1
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	b29a      	uxth	r2, r3
                                    ((uint16_t)ep_type + 1U) |
 8004f16:	787b      	ldrb	r3, [r7, #1]
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	b29b      	uxth	r3, r3
        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	b299      	uxth	r1, r3
                                    (((uint16_t)epnum & 0x0FU) << 8U);
 8004f22:	78bb      	ldrb	r3, [r7, #2]
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	021b      	lsls	r3, r3, #8
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004f2e:	b29b      	uxth	r3, r3
        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004f30:	7bfa      	ldrb	r2, [r7, #15]
                                    ((uint16_t)ep_type + 1U) |
 8004f32:	430b      	orrs	r3, r1
 8004f34:	b299      	uxth	r1, r3
        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8004f3c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      }

      if (hhcd->phy_chout_state[idx] == 0U)
 8004f40:	7bfa      	ldrb	r2, [r7, #15]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 8004f48:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d170      	bne.n	8005032 <HAL_HCD_Get_FreePhyChannel+0x168>
      {
        /* chout_state will store the ep_type to be used for the same channel in IN direction
         * adding + 1 to ep_type avoid starting with a 0 value. ep_type take by default (0/1/2/3) */
        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004f50:	78fb      	ldrb	r3, [r7, #3]
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	3301      	adds	r3, #1
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	b29a      	uxth	r2, r3
                                     ((uint16_t)ep_type + 1U) |
 8004f5c:	787b      	ldrb	r3, [r7, #1]
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3301      	adds	r3, #1
 8004f62:	b29b      	uxth	r3, r3
        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004f64:	4313      	orrs	r3, r2
 8004f66:	b299      	uxth	r1, r3
                                     (((uint16_t)epnum & 0x0FU) << 8U);
 8004f68:	78bb      	ldrb	r3, [r7, #2]
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	021b      	lsls	r3, r3, #8
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004f74:	b29b      	uxth	r3, r3
        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004f76:	7bfa      	ldrb	r2, [r7, #15]
                                     ((uint16_t)ep_type + 1U) |
 8004f78:	430b      	orrs	r3, r1
 8004f7a:	b299      	uxth	r1, r3
        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 8004f82:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8004f86:	e054      	b.n	8005032 <HAL_HCD_Get_FreePhyChannel+0x168>
      }
    }
    else
    {
      if ((epnum & 0x80U) != 0U)
 8004f88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	da28      	bge.n	8004fe2 <HAL_HCD_Get_FreePhyChannel+0x118>
      {
        if (((hhcd->phy_chin_state[idx] & 0xF0U) >> 4U) != ((uint16_t)ch_num + 1U))
 8004f90:	7bfa      	ldrb	r2, [r7, #15]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8004f98:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004f9c:	091b      	lsrs	r3, r3, #4
 8004f9e:	f003 020f 	and.w	r2, r3, #15
 8004fa2:	78fb      	ldrb	r3, [r7, #3]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d043      	beq.n	8005032 <HAL_HCD_Get_FreePhyChannel+0x168>
        {
          /* chin_state to store the ep_type to be used for the same channel in OUT direction
           * adding + 1 to ep_type avoid starting with a 0 value. ep_type take by default (0/1/2/3) */
          hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004faa:	78fb      	ldrb	r3, [r7, #3]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	3301      	adds	r3, #1
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	011b      	lsls	r3, r3, #4
 8004fb4:	b29a      	uxth	r2, r3
                                      ((uint16_t)ep_type + 1U) |
 8004fb6:	787b      	ldrb	r3, [r7, #1]
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	3301      	adds	r3, #1
 8004fbc:	b29b      	uxth	r3, r3
          hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	b299      	uxth	r1, r3
                                      (((uint16_t)epnum & 0x0FU) << 8U);
 8004fc2:	78bb      	ldrb	r3, [r7, #2]
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	021b      	lsls	r3, r3, #8
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004fce:	b29b      	uxth	r3, r3
          hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004fd0:	7bfa      	ldrb	r2, [r7, #15]
                                      ((uint16_t)ep_type + 1U) |
 8004fd2:	430b      	orrs	r3, r1
 8004fd4:	b299      	uxth	r1, r3
          hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8004fdc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8004fe0:	e027      	b.n	8005032 <HAL_HCD_Get_FreePhyChannel+0x168>
        }
      }
      else
      {
        if (((hhcd->phy_chout_state[idx] & 0xF0U) >> 4U) != ((uint16_t)ch_num + 1U))
 8004fe2:	7bfa      	ldrb	r2, [r7, #15]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 8004fea:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004fee:	091b      	lsrs	r3, r3, #4
 8004ff0:	f003 020f 	and.w	r2, r3, #15
 8004ff4:	78fb      	ldrb	r3, [r7, #3]
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d01a      	beq.n	8005032 <HAL_HCD_Get_FreePhyChannel+0x168>
        {
          /* chout_state will store the ep_type to be used for the same channel in IN direction
           * adding + 1 to ep_type avoid starting with a 0 value. ep_type take by default (0/1/2/3) */
          hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8004ffc:	78fb      	ldrb	r3, [r7, #3]
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	3301      	adds	r3, #1
 8005002:	b29b      	uxth	r3, r3
 8005004:	011b      	lsls	r3, r3, #4
 8005006:	b29a      	uxth	r2, r3
                                       ((uint16_t)ep_type + 1U) |
 8005008:	787b      	ldrb	r3, [r7, #1]
 800500a:	b29b      	uxth	r3, r3
 800500c:	3301      	adds	r3, #1
 800500e:	b29b      	uxth	r3, r3
          hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8005010:	4313      	orrs	r3, r2
 8005012:	b299      	uxth	r1, r3
                                       (((uint16_t)epnum & 0x0FU) << 8U);
 8005014:	78bb      	ldrb	r3, [r7, #2]
 8005016:	b29b      	uxth	r3, r3
 8005018:	021b      	lsls	r3, r3, #8
 800501a:	b29b      	uxth	r3, r3
 800501c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005020:	b29b      	uxth	r3, r3
          hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8005022:	7bfa      	ldrb	r2, [r7, #15]
                                       ((uint16_t)ep_type + 1U) |
 8005024:	430b      	orrs	r3, r1
 8005026:	b299      	uxth	r1, r3
          hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 800502e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
      }
    }

    return idx;
 8005032:	7bfb      	ldrb	r3, [r7, #15]
 8005034:	e0a7      	b.n	8005186 <HAL_HCD_Get_FreePhyChannel+0x2bc>
  }

  if ((epnum & 0x80U) != 0U)
 8005036:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800503a:	2b00      	cmp	r3, #0
 800503c:	da51      	bge.n	80050e2 <HAL_HCD_Get_FreePhyChannel+0x218>
  {
    /* Find a new available physical in channel */
    for (idx = 1U; idx < hhcd->Init.Host_channels; idx++)
 800503e:	2301      	movs	r3, #1
 8005040:	73fb      	strb	r3, [r7, #15]
 8005042:	e048      	b.n	80050d6 <HAL_HCD_Get_FreePhyChannel+0x20c>
    {
      /* Check if the same epnum is allocated then allocate the same physical channel OUT for IN Logical Channel */
      if ((hhcd->phy_chin_state[idx] == 0U) &&
 8005044:	7bfa      	ldrb	r2, [r7, #15]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 800504c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d13d      	bne.n	80050d0 <HAL_HCD_Get_FreePhyChannel+0x206>
          ((((hhcd->phy_chout_state[idx] & 0x000FU) == ((uint16_t)ep_type + 1U)) &&
 8005054:	7bfa      	ldrb	r2, [r7, #15]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 800505c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005060:	f003 020f 	and.w	r2, r3, #15
 8005064:	787b      	ldrb	r3, [r7, #1]
 8005066:	3301      	adds	r3, #1
      if ((hhcd->phy_chin_state[idx] == 0U) &&
 8005068:	429a      	cmp	r2, r3
 800506a:	d10c      	bne.n	8005086 <HAL_HCD_Get_FreePhyChannel+0x1bc>
            (((hhcd->phy_chout_state[idx] & 0x0F00U) == ((uint16_t)epnum & 0x0FU)))) ||
 800506c:	7bfa      	ldrb	r2, [r7, #15]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 8005074:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005078:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800507c:	78bb      	ldrb	r3, [r7, #2]
 800507e:	f003 030f 	and.w	r3, r3, #15
          ((((hhcd->phy_chout_state[idx] & 0x000FU) == ((uint16_t)ep_type + 1U)) &&
 8005082:	429a      	cmp	r2, r3
 8005084:	d007      	beq.n	8005096 <HAL_HCD_Get_FreePhyChannel+0x1cc>
           (hhcd->phy_chout_state[idx] == 0U)))
 8005086:	7bfa      	ldrb	r2, [r7, #15]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 800508e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
            (((hhcd->phy_chout_state[idx] & 0x0F00U) == ((uint16_t)epnum & 0x0FU)))) ||
 8005092:	2b00      	cmp	r3, #0
 8005094:	d11c      	bne.n	80050d0 <HAL_HCD_Get_FreePhyChannel+0x206>
      {
        /* chin_state to store the ep_type to be used for the same channel in OUT direction
         * adding + 1 to ep_type avoid starting with a 0 value. ep_type take by default (0/1/2/3) */
        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8005096:	78fb      	ldrb	r3, [r7, #3]
 8005098:	b29b      	uxth	r3, r3
 800509a:	3301      	adds	r3, #1
 800509c:	b29b      	uxth	r3, r3
 800509e:	011b      	lsls	r3, r3, #4
 80050a0:	b29a      	uxth	r2, r3
                                    ((uint16_t)ep_type + 1U) |
 80050a2:	787b      	ldrb	r3, [r7, #1]
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	3301      	adds	r3, #1
 80050a8:	b29b      	uxth	r3, r3
        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 80050aa:	4313      	orrs	r3, r2
 80050ac:	b299      	uxth	r1, r3
                                    (((uint16_t)epnum & 0x0FU) << 8U);
 80050ae:	78bb      	ldrb	r3, [r7, #2]
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	021b      	lsls	r3, r3, #8
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80050ba:	b29b      	uxth	r3, r3
        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 80050bc:	7bfa      	ldrb	r2, [r7, #15]
                                    ((uint16_t)ep_type + 1U) |
 80050be:	430b      	orrs	r3, r1
 80050c0:	b299      	uxth	r1, r3
        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 80050c8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

        return idx;
 80050cc:	7bfb      	ldrb	r3, [r7, #15]
 80050ce:	e05a      	b.n	8005186 <HAL_HCD_Get_FreePhyChannel+0x2bc>
    for (idx = 1U; idx < hhcd->Init.Host_channels; idx++)
 80050d0:	7bfb      	ldrb	r3, [r7, #15]
 80050d2:	3301      	adds	r3, #1
 80050d4:	73fb      	strb	r3, [r7, #15]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	795b      	ldrb	r3, [r3, #5]
 80050da:	7bfa      	ldrb	r2, [r7, #15]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d3b1      	bcc.n	8005044 <HAL_HCD_Get_FreePhyChannel+0x17a>
 80050e0:	e050      	b.n	8005184 <HAL_HCD_Get_FreePhyChannel+0x2ba>
    }
  }
  else
  {
    /* Find a new available physical out channel */
    for (idx = 1U; idx < hhcd->Init.Host_channels; idx++)
 80050e2:	2301      	movs	r3, #1
 80050e4:	73fb      	strb	r3, [r7, #15]
 80050e6:	e048      	b.n	800517a <HAL_HCD_Get_FreePhyChannel+0x2b0>
    {
      /* Check if the same epnum is allocated then allocate the same physical channel IN for OUT Logical Channel */
      if ((hhcd->phy_chout_state[idx] == 0U) &&
 80050e8:	7bfa      	ldrb	r2, [r7, #15]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 80050f0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d13d      	bne.n	8005174 <HAL_HCD_Get_FreePhyChannel+0x2aa>
          ((((hhcd->phy_chin_state[idx] & 0x0FU) == ((uint16_t)ep_type + 1U)) &&
 80050f8:	7bfa      	ldrb	r2, [r7, #15]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8005100:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005104:	f003 020f 	and.w	r2, r3, #15
 8005108:	787b      	ldrb	r3, [r7, #1]
 800510a:	3301      	adds	r3, #1
      if ((hhcd->phy_chout_state[idx] == 0U) &&
 800510c:	429a      	cmp	r2, r3
 800510e:	d10c      	bne.n	800512a <HAL_HCD_Get_FreePhyChannel+0x260>
            ((hhcd->phy_chin_state[idx] & 0x0F00U) == ((uint16_t)epnum & 0x0FU))) ||
 8005110:	7bfa      	ldrb	r2, [r7, #15]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8005118:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800511c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8005120:	78bb      	ldrb	r3, [r7, #2]
 8005122:	f003 030f 	and.w	r3, r3, #15
          ((((hhcd->phy_chin_state[idx] & 0x0FU) == ((uint16_t)ep_type + 1U)) &&
 8005126:	429a      	cmp	r2, r3
 8005128:	d007      	beq.n	800513a <HAL_HCD_Get_FreePhyChannel+0x270>
           (hhcd->phy_chin_state[idx] == 0U)))
 800512a:	7bfa      	ldrb	r2, [r7, #15]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 8005132:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
            ((hhcd->phy_chin_state[idx] & 0x0F00U) == ((uint16_t)epnum & 0x0FU))) ||
 8005136:	2b00      	cmp	r3, #0
 8005138:	d11c      	bne.n	8005174 <HAL_HCD_Get_FreePhyChannel+0x2aa>
      {
        /* chout_state will store the ep_type to be used for the same channel in IN direction
         * adding + 1 to ep_type avoid starting with a 0 value. ep_type take by default (0/1/2/3) */
        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 800513a:	78fb      	ldrb	r3, [r7, #3]
 800513c:	b29b      	uxth	r3, r3
 800513e:	3301      	adds	r3, #1
 8005140:	b29b      	uxth	r3, r3
 8005142:	011b      	lsls	r3, r3, #4
 8005144:	b29a      	uxth	r2, r3
                                     ((uint16_t)ep_type + 1U) |
 8005146:	787b      	ldrb	r3, [r7, #1]
 8005148:	b29b      	uxth	r3, r3
 800514a:	3301      	adds	r3, #1
 800514c:	b29b      	uxth	r3, r3
        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 800514e:	4313      	orrs	r3, r2
 8005150:	b299      	uxth	r1, r3
                                     (((uint16_t)epnum & 0x0FU) << 8U);
 8005152:	78bb      	ldrb	r3, [r7, #2]
 8005154:	b29b      	uxth	r3, r3
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	b29b      	uxth	r3, r3
 800515a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800515e:	b29b      	uxth	r3, r3
        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8005160:	7bfa      	ldrb	r2, [r7, #15]
                                     ((uint16_t)ep_type + 1U) |
 8005162:	430b      	orrs	r3, r1
 8005164:	b299      	uxth	r1, r3
        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 800516c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

        return idx;
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	e008      	b.n	8005186 <HAL_HCD_Get_FreePhyChannel+0x2bc>
    for (idx = 1U; idx < hhcd->Init.Host_channels; idx++)
 8005174:	7bfb      	ldrb	r3, [r7, #15]
 8005176:	3301      	adds	r3, #1
 8005178:	73fb      	strb	r3, [r7, #15]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	795b      	ldrb	r3, [r3, #5]
 800517e:	7bfa      	ldrb	r2, [r7, #15]
 8005180:	429a      	cmp	r2, r3
 8005182:	d3b1      	bcc.n	80050e8 <HAL_HCD_Get_FreePhyChannel+0x21e>
      }
    }
  }

  /* in case of Error */
  return HCD_FREE_CH_NOT_FOUND;
 8005184:	23ff      	movs	r3, #255	@ 0xff
}
 8005186:	4618      	mov	r0, r3
 8005188:	3714      	adds	r7, #20
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <HAL_HCD_ClearPhyChannel>:
  * @brief  Free All Channel allocation
  * @param  hhcd HCD handle
  * @retval HAL status
  */
static void  HAL_HCD_ClearPhyChannel(HCD_HandleTypeDef *hhcd)
{
 8005192:	b480      	push	{r7}
 8005194:	b085      	sub	sp, #20
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  uint8_t idx;

  for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
 800519a:	2300      	movs	r3, #0
 800519c:	73fb      	strb	r3, [r7, #15]
 800519e:	e010      	b.n	80051c2 <HAL_HCD_ClearPhyChannel+0x30>
  {
    /*Reset channel allocation value */
    hhcd->phy_chout_state[idx] = 0U;
 80051a0:	7bfa      	ldrb	r2, [r7, #15]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f502 72ca 	add.w	r2, r2, #404	@ 0x194
 80051a8:	2100      	movs	r1, #0
 80051aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    hhcd->phy_chin_state[idx] = 0U;
 80051ae:	7bfa      	ldrb	r2, [r7, #15]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f502 72c6 	add.w	r2, r2, #396	@ 0x18c
 80051b6:	2100      	movs	r1, #0
 80051b8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
 80051bc:	7bfb      	ldrb	r3, [r7, #15]
 80051be:	3301      	adds	r3, #1
 80051c0:	73fb      	strb	r3, [r7, #15]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	795b      	ldrb	r3, [r3, #5]
 80051c6:	7bfa      	ldrb	r2, [r7, #15]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d3e9      	bcc.n	80051a0 <HAL_HCD_ClearPhyChannel+0xe>
  }
}
 80051cc:	bf00      	nop
 80051ce:	bf00      	nop
 80051d0:	3714      	adds	r7, #20
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr

080051da <HAL_HCD_GetFreePMA>:
  * @param  mps  Channel Max Packet Size
  * @retval PMA_Address of the first free block containing mps byte
            0xFFFF in case of no space available
  */
static uint16_t HAL_HCD_GetFreePMA(HCD_HandleTypeDef *hhcd, uint16_t mps)
{
 80051da:	b480      	push	{r7}
 80051dc:	b089      	sub	sp, #36	@ 0x24
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
 80051e2:	460b      	mov	r3, r1
 80051e4:	807b      	strh	r3, [r7, #2]
  uint32_t Entry;
  uint32_t FreeBlocks = 0U;
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
  uint8_t FirstFreeBlock_col = 0U;
 80051ea:	2300      	movs	r3, #0
 80051ec:	76fb      	strb	r3, [r7, #27]
  uint8_t FirstFreeBlock_line = 0U;
 80051ee:	2300      	movs	r3, #0
 80051f0:	76bb      	strb	r3, [r7, #26]
  uint8_t ColIndex;
  uint16_t NbrReqBlocks;
  uint16_t mps_t = mps;
 80051f2:	887b      	ldrh	r3, [r7, #2]
 80051f4:	82bb      	strh	r3, [r7, #20]

  /* since PMA buffer descriptor RXBD allocate address according to BLSIZE, BLSIZE=1==> mps>64
    allocation in PMA is done in 32Bytes each entry */
  if ((mps_t > 64U) && ((mps_t % 32U) != 0U))
 80051f6:	8abb      	ldrh	r3, [r7, #20]
 80051f8:	2b40      	cmp	r3, #64	@ 0x40
 80051fa:	d90c      	bls.n	8005216 <HAL_HCD_GetFreePMA+0x3c>
 80051fc:	8abb      	ldrh	r3, [r7, #20]
 80051fe:	f003 031f 	and.w	r3, r3, #31
 8005202:	b29b      	uxth	r3, r3
 8005204:	2b00      	cmp	r3, #0
 8005206:	d006      	beq.n	8005216 <HAL_HCD_GetFreePMA+0x3c>
  {
    /* Align the mps to 32byte block to match the allocation in PMA,
      check Definition of allocation buffer memory in usb user spec */
    mps_t = (uint16_t)(((mps_t / 32U) + 1U) * 32U);
 8005208:	8abb      	ldrh	r3, [r7, #20]
 800520a:	095b      	lsrs	r3, r3, #5
 800520c:	b29b      	uxth	r3, r3
 800520e:	3301      	adds	r3, #1
 8005210:	b29b      	uxth	r3, r3
 8005212:	015b      	lsls	r3, r3, #5
 8005214:	82bb      	strh	r3, [r7, #20]
  }

  /* calculate the number of block(8byte) to allocate */
  NbrReqBlocks = mps_t / 8U;
 8005216:	8abb      	ldrh	r3, [r7, #20]
 8005218:	08db      	lsrs	r3, r3, #3
 800521a:	82fb      	strh	r3, [r7, #22]

  /* check if we need remaining Block */
  if ((mps_t % 8U) != 0U)
 800521c:	8abb      	ldrh	r3, [r7, #20]
 800521e:	f003 0307 	and.w	r3, r3, #7
 8005222:	b29b      	uxth	r3, r3
 8005224:	2b00      	cmp	r3, #0
 8005226:	d002      	beq.n	800522e <HAL_HCD_GetFreePMA+0x54>
  {
    NbrReqBlocks++;
 8005228:	8afb      	ldrh	r3, [r7, #22]
 800522a:	3301      	adds	r3, #1
 800522c:	82fb      	strh	r3, [r7, #22]
  }

  /* Look For NbrReqBlocks * Empty Block */
  for (uint8_t i = 0U; ((i < PMA_BLOCKS) && (FreeBlocks != NbrReqBlocks)); i++)
 800522e:	2300      	movs	r3, #0
 8005230:	74fb      	strb	r3, [r7, #19]
 8005232:	e05e      	b.n	80052f2 <HAL_HCD_GetFreePMA+0x118>
  {
    Entry = hhcd->PMALookupTable[i];
 8005234:	7cfa      	ldrb	r2, [r7, #19]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	32ce      	adds	r2, #206	@ 0xce
 800523a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800523e:	60fb      	str	r3, [r7, #12]

    /* when parse is in progress, check the first col to look for a contiguous block */
    if ((FreeBlocks != 0U) && ((Entry & (uint32_t)1U) != 0U))
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d006      	beq.n	8005254 <HAL_HCD_GetFreePMA+0x7a>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f003 0301 	and.w	r3, r3, #1
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <HAL_HCD_GetFreePMA+0x7a>
    {
      FreeBlocks = 0U;
 8005250:	2300      	movs	r3, #0
 8005252:	61fb      	str	r3, [r7, #28]
    }
    uint8_t j = 0U;
 8005254:	2300      	movs	r3, #0
 8005256:	74bb      	strb	r3, [r7, #18]
    while ((j <= 31U) && (FreeBlocks != NbrReqBlocks))
 8005258:	e041      	b.n	80052de <HAL_HCD_GetFreePMA+0x104>
    {
      /* check if block j is free */
      if ((Entry & ((uint32_t)1UL << j)) == 0U)
 800525a:	7cbb      	ldrb	r3, [r7, #18]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	fa22 f303 	lsr.w	r3, r2, r3
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d136      	bne.n	80052d8 <HAL_HCD_GetFreePMA+0xfe>
      {
        if (FreeBlocks == 0U)
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d106      	bne.n	800527e <HAL_HCD_GetFreePMA+0xa4>
        {
          FirstFreeBlock_col = j;
 8005270:	7cbb      	ldrb	r3, [r7, #18]
 8005272:	76fb      	strb	r3, [r7, #27]
          FirstFreeBlock_line = i;
 8005274:	7cfb      	ldrb	r3, [r7, #19]
 8005276:	76bb      	strb	r3, [r7, #26]
          FreeBlocks++;
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	3301      	adds	r3, #1
 800527c:	61fb      	str	r3, [r7, #28]
        }
        j++;
 800527e:	7cbb      	ldrb	r3, [r7, #18]
 8005280:	3301      	adds	r3, #1
 8005282:	74bb      	strb	r3, [r7, #18]

        /* Parse Column PMALockTable */
        while ((j <= 31U) && ((Entry & ((uint32_t)1UL << j)) == 0U) && (FreeBlocks < NbrReqBlocks))
 8005284:	e005      	b.n	8005292 <HAL_HCD_GetFreePMA+0xb8>
        {
          FreeBlocks++;
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	3301      	adds	r3, #1
 800528a:	61fb      	str	r3, [r7, #28]
          j++;
 800528c:	7cbb      	ldrb	r3, [r7, #18]
 800528e:	3301      	adds	r3, #1
 8005290:	74bb      	strb	r3, [r7, #18]
        while ((j <= 31U) && ((Entry & ((uint32_t)1UL << j)) == 0U) && (FreeBlocks < NbrReqBlocks))
 8005292:	7cbb      	ldrb	r3, [r7, #18]
 8005294:	2b1f      	cmp	r3, #31
 8005296:	d80b      	bhi.n	80052b0 <HAL_HCD_GetFreePMA+0xd6>
 8005298:	7cbb      	ldrb	r3, [r7, #18]
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	fa22 f303 	lsr.w	r3, r2, r3
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d103      	bne.n	80052b0 <HAL_HCD_GetFreePMA+0xd6>
 80052a8:	8afb      	ldrh	r3, [r7, #22]
 80052aa:	69fa      	ldr	r2, [r7, #28]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d3ea      	bcc.n	8005286 <HAL_HCD_GetFreePMA+0xac>
        }

        /* Free contiguous Blocks not found */
        if (((FreeBlocks < NbrReqBlocks) && (j < 31U)) ||
 80052b0:	8afb      	ldrh	r3, [r7, #22]
 80052b2:	69fa      	ldr	r2, [r7, #28]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d202      	bcs.n	80052be <HAL_HCD_GetFreePMA+0xe4>
 80052b8:	7cbb      	ldrb	r3, [r7, #18]
 80052ba:	2b1e      	cmp	r3, #30
 80052bc:	d90a      	bls.n	80052d4 <HAL_HCD_GetFreePMA+0xfa>
 80052be:	7cbb      	ldrb	r3, [r7, #18]
 80052c0:	2b1f      	cmp	r3, #31
 80052c2:	d109      	bne.n	80052d8 <HAL_HCD_GetFreePMA+0xfe>
            ((j == 31U) && ((Entry & ((uint32_t)1UL << j)) != 0U)))
 80052c4:	7cbb      	ldrb	r3, [r7, #18]
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	fa22 f303 	lsr.w	r3, r2, r3
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d001      	beq.n	80052d8 <HAL_HCD_GetFreePMA+0xfe>
        {
          FreeBlocks = 0U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	61fb      	str	r3, [r7, #28]
        }
      }
      j++;
 80052d8:	7cbb      	ldrb	r3, [r7, #18]
 80052da:	3301      	adds	r3, #1
 80052dc:	74bb      	strb	r3, [r7, #18]
    while ((j <= 31U) && (FreeBlocks != NbrReqBlocks))
 80052de:	7cbb      	ldrb	r3, [r7, #18]
 80052e0:	2b1f      	cmp	r3, #31
 80052e2:	d803      	bhi.n	80052ec <HAL_HCD_GetFreePMA+0x112>
 80052e4:	8afb      	ldrh	r3, [r7, #22]
 80052e6:	69fa      	ldr	r2, [r7, #28]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d1b6      	bne.n	800525a <HAL_HCD_GetFreePMA+0x80>
  for (uint8_t i = 0U; ((i < PMA_BLOCKS) && (FreeBlocks != NbrReqBlocks)); i++)
 80052ec:	7cfb      	ldrb	r3, [r7, #19]
 80052ee:	3301      	adds	r3, #1
 80052f0:	74fb      	strb	r3, [r7, #19]
 80052f2:	7cfb      	ldrb	r3, [r7, #19]
 80052f4:	2b07      	cmp	r3, #7
 80052f6:	d803      	bhi.n	8005300 <HAL_HCD_GetFreePMA+0x126>
 80052f8:	8afb      	ldrh	r3, [r7, #22]
 80052fa:	69fa      	ldr	r2, [r7, #28]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d199      	bne.n	8005234 <HAL_HCD_GetFreePMA+0x5a>
    } /* end for j */
  } /* end for i */

  /* Free block found */
  if (FreeBlocks >= NbrReqBlocks)
 8005300:	8afb      	ldrh	r3, [r7, #22]
 8005302:	69fa      	ldr	r2, [r7, #28]
 8005304:	429a      	cmp	r2, r3
 8005306:	d33a      	bcc.n	800537e <HAL_HCD_GetFreePMA+0x1a4>
  {
    ColIndex = FirstFreeBlock_col;
 8005308:	7efb      	ldrb	r3, [r7, #27]
 800530a:	767b      	strb	r3, [r7, #25]

    for (uint8_t i = FirstFreeBlock_line; ((i < PMA_BLOCKS) && (FreeBlocks > 0U)); i++)
 800530c:	7ebb      	ldrb	r3, [r7, #26]
 800530e:	747b      	strb	r3, [r7, #17]
 8005310:	e024      	b.n	800535c <HAL_HCD_GetFreePMA+0x182>
    {
      for (uint8_t j = ColIndex; j <= 31U; j++)
 8005312:	7e7b      	ldrb	r3, [r7, #25]
 8005314:	743b      	strb	r3, [r7, #16]
 8005316:	e017      	b.n	8005348 <HAL_HCD_GetFreePMA+0x16e>
      {
        hhcd->PMALookupTable[i] |= ((uint32_t)1UL << j);
 8005318:	7c7a      	ldrb	r2, [r7, #17]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	32ce      	adds	r2, #206	@ 0xce
 800531e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005322:	7c3b      	ldrb	r3, [r7, #16]
 8005324:	2201      	movs	r2, #1
 8005326:	fa02 f303 	lsl.w	r3, r2, r3
 800532a:	7c7a      	ldrb	r2, [r7, #17]
 800532c:	4319      	orrs	r1, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	32ce      	adds	r2, #206	@ 0xce
 8005332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        if (--FreeBlocks == 0U)
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	3b01      	subs	r3, #1
 800533a:	61fb      	str	r3, [r7, #28]
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d006      	beq.n	8005350 <HAL_HCD_GetFreePMA+0x176>
      for (uint8_t j = ColIndex; j <= 31U; j++)
 8005342:	7c3b      	ldrb	r3, [r7, #16]
 8005344:	3301      	adds	r3, #1
 8005346:	743b      	strb	r3, [r7, #16]
 8005348:	7c3b      	ldrb	r3, [r7, #16]
 800534a:	2b1f      	cmp	r3, #31
 800534c:	d9e4      	bls.n	8005318 <HAL_HCD_GetFreePMA+0x13e>
 800534e:	e000      	b.n	8005352 <HAL_HCD_GetFreePMA+0x178>
        {
          break;
 8005350:	bf00      	nop
        }
      }
      ColIndex = 0U;
 8005352:	2300      	movs	r3, #0
 8005354:	767b      	strb	r3, [r7, #25]
    for (uint8_t i = FirstFreeBlock_line; ((i < PMA_BLOCKS) && (FreeBlocks > 0U)); i++)
 8005356:	7c7b      	ldrb	r3, [r7, #17]
 8005358:	3301      	adds	r3, #1
 800535a:	747b      	strb	r3, [r7, #17]
 800535c:	7c7b      	ldrb	r3, [r7, #17]
 800535e:	2b07      	cmp	r3, #7
 8005360:	d802      	bhi.n	8005368 <HAL_HCD_GetFreePMA+0x18e>
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1d4      	bne.n	8005312 <HAL_HCD_GetFreePMA+0x138>
    }

    return (uint16_t)((FirstFreeBlock_line * (uint16_t)256U) + (FirstFreeBlock_col * (uint16_t)8U));
 8005368:	7ebb      	ldrb	r3, [r7, #26]
 800536a:	b29b      	uxth	r3, r3
 800536c:	015b      	lsls	r3, r3, #5
 800536e:	b29a      	uxth	r2, r3
 8005370:	7efb      	ldrb	r3, [r7, #27]
 8005372:	b29b      	uxth	r3, r3
 8005374:	4413      	add	r3, r2
 8005376:	b29b      	uxth	r3, r3
 8005378:	00db      	lsls	r3, r3, #3
 800537a:	b29b      	uxth	r3, r3
 800537c:	e001      	b.n	8005382 <HAL_HCD_GetFreePMA+0x1a8>
  }
  else
  {
    return 0xFFFFU;
 800537e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  }
}
 8005382:	4618      	mov	r0, r3
 8005384:	3724      	adds	r7, #36	@ 0x24
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <HAL_HCD_PMAlloc>:
  * @param  mps Channel Max Packet Size
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HCD_PMAlloc(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
                                   uint16_t ch_kind, uint16_t mps)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b086      	sub	sp, #24
 8005392:	af00      	add	r7, sp, #0
 8005394:	60f8      	str	r0, [r7, #12]
 8005396:	4608      	mov	r0, r1
 8005398:	4611      	mov	r1, r2
 800539a:	461a      	mov	r2, r3
 800539c:	4603      	mov	r3, r0
 800539e:	72fb      	strb	r3, [r7, #11]
 80053a0:	460b      	mov	r3, r1
 80053a2:	813b      	strh	r3, [r7, #8]
 80053a4:	4613      	mov	r3, r2
 80053a6:	80fb      	strh	r3, [r7, #6]
#if (USE_USB_DOUBLE_BUFFER == 1U)
  uint16_t pma_addr1; /* used for double buffer mode if enabled */
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* Host Channel */
  HCD_HCTypeDef *hc = &(hhcd->hc[ch_num]);
 80053a8:	7afa      	ldrb	r2, [r7, #11]
 80053aa:	4613      	mov	r3, r2
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	4413      	add	r3, r2
 80053b0:	011b      	lsls	r3, r3, #4
 80053b2:	3310      	adds	r3, #16
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4413      	add	r3, r2
 80053b8:	3304      	adds	r3, #4
 80053ba:	617b      	str	r3, [r7, #20]

  /* Get a FreePMA Address */
  pma_addr0 = HAL_HCD_GetFreePMA(hhcd, mps);
 80053bc:	88fb      	ldrh	r3, [r7, #6]
 80053be:	4619      	mov	r1, r3
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f7ff ff0a 	bl	80051da <HAL_HCD_GetFreePMA>
 80053c6:	4603      	mov	r3, r0
 80053c8:	827b      	strh	r3, [r7, #18]

  /* If there is no free space to allocate */
  if (pma_addr0 == 0xFFFFU)
 80053ca:	8a7b      	ldrh	r3, [r7, #18]
 80053cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d101      	bne.n	80053d8 <HAL_HCD_PMAlloc+0x4a>
  {
    return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e090      	b.n	80054fa <HAL_HCD_PMAlloc+0x16c>
  }
  else
  {
    /* Here we check if the endpoint is single or double Buffer */
    if (ch_kind == HCD_SNG_BUF)
 80053d8:	893b      	ldrh	r3, [r7, #8]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d14f      	bne.n	800547e <HAL_HCD_PMAlloc+0xf0>
    {
      /* Single Buffer */
      hc->doublebuffer = 0U;
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

      if (hc->ep_num == 0U)
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	789b      	ldrb	r3, [r3, #2]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d118      	bne.n	8005420 <HAL_HCD_PMAlloc+0x92>
      {
        hhcd->ep0_PmaAllocState &= 0xFFF0U;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f8d3 2314 	ldr.w	r2, [r3, #788]	@ 0x314
 80053f4:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80053f8:	4013      	ands	r3, r2
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	f8c2 3314 	str.w	r3, [r2, #788]	@ 0x314
        hhcd->ep0_PmaAllocState |= ch_num;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f8d3 2314 	ldr.w	r2, [r3, #788]	@ 0x314
 8005406:	7afb      	ldrb	r3, [r7, #11]
 8005408:	431a      	orrs	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314
        hhcd->ep0_PmaAllocState |= (1UL << 8);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 8005416:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314
      }

      /* Configure the PMA */
      if (hc->ch_dir == CH_IN_DIR)
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	78db      	ldrb	r3, [r3, #3]
 8005424:	2b01      	cmp	r3, #1
 8005426:	d119      	bne.n	800545c <HAL_HCD_PMAlloc+0xce>
      {
        hc->pmaaddr1 = pma_addr0;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	8a7a      	ldrh	r2, [r7, #18]
 800542c:	851a      	strh	r2, [r3, #40]	@ 0x28
        (USB_DRD_PMA_BUFF + hc->phy_ch_num)->RXBD = hc->pmaaddr1;
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	785b      	ldrb	r3, [r3, #1]
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800543c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8005440:	605a      	str	r2, [r3, #4]

        if (hc->ep_num == 0U)
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	789b      	ldrb	r3, [r3, #2]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d115      	bne.n	8005476 <HAL_HCD_PMAlloc+0xe8>
        {
          hhcd->ep0_PmaAllocState |= (CH_IN_DIR << 4);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 8005450:	f043 0210 	orr.w	r2, r3, #16
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314
 800545a:	e00c      	b.n	8005476 <HAL_HCD_PMAlloc+0xe8>
        }
      }
      else
      {
        hc->pmaaddr0 = pma_addr0;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	8a7a      	ldrh	r2, [r7, #18]
 8005460:	84da      	strh	r2, [r3, #38]	@ 0x26
        (USB_DRD_PMA_BUFF + hc->phy_ch_num)->TXBD = hc->pmaaddr0;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	785b      	ldrb	r3, [r3, #1]
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005470:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8005474:	601a      	str	r2, [r3, #0]
      }

      /* Set the PmaAddress */
      hc->pmaadress = pma_addr0;
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	8a7a      	ldrh	r2, [r7, #18]
 800547a:	849a      	strh	r2, [r3, #36]	@ 0x24
 800547c:	e03c      	b.n	80054f8 <HAL_HCD_PMAlloc+0x16a>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else /* USB_DBL_BUF */
    {
      /* Double Buffer Endpoint */
      hc->doublebuffer = 1U;
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

      /* Get a FreePMA Address for buffer 2 */
      pma_addr1 = HAL_HCD_GetFreePMA(hhcd, mps);
 8005486:	88fb      	ldrh	r3, [r7, #6]
 8005488:	4619      	mov	r1, r3
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f7ff fea5 	bl	80051da <HAL_HCD_GetFreePMA>
 8005490:	4603      	mov	r3, r0
 8005492:	823b      	strh	r3, [r7, #16]

      if (pma_addr1 == 0xFFFFU)
 8005494:	8a3b      	ldrh	r3, [r7, #16]
 8005496:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800549a:	4293      	cmp	r3, r2
 800549c:	d107      	bne.n	80054ae <HAL_HCD_PMAlloc+0x120>
      {
        /* Free the first buffer */
        (void)HAL_HCD_PMAFree(hhcd, pma_addr0, mps);
 800549e:	8a7b      	ldrh	r3, [r7, #18]
 80054a0:	88fa      	ldrh	r2, [r7, #6]
 80054a2:	4619      	mov	r1, r3
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	f000 f85c 	bl	8005562 <HAL_HCD_PMAFree>
        return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e025      	b.n	80054fa <HAL_HCD_PMAlloc+0x16c>
      }
      else
      {
        /* Configure the PMA */
        hc->pmaaddr0 = (uint16_t)(pma_addr0);
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	8a7a      	ldrh	r2, [r7, #18]
 80054b2:	84da      	strh	r2, [r3, #38]	@ 0x26
        hc->pmaaddr1 = (uint16_t)(pma_addr1);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	8a3a      	ldrh	r2, [r7, #16]
 80054b8:	851a      	strh	r2, [r3, #40]	@ 0x28

        /* Set Buffer0 pma address */
        (USB_DRD_PMA_BUFF + hc->phy_ch_num)->TXBD = pma_addr0;
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	785b      	ldrb	r3, [r3, #1]
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80054c4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80054c8:	8a7a      	ldrh	r2, [r7, #18]
 80054ca:	601a      	str	r2, [r3, #0]

        /* Set Buffer1 pma address */
        (USB_DRD_PMA_BUFF + hc->phy_ch_num)->RXBD = pma_addr1;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	785b      	ldrb	r3, [r3, #1]
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80054d6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80054da:	8a3a      	ldrh	r2, [r7, #16]
 80054dc:	605a      	str	r2, [r3, #4]

        /* Used for Bulk DB MPS < 64bytes */
        if (hc->ch_dir == CH_IN_DIR)
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	78db      	ldrb	r3, [r3, #3]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d104      	bne.n	80054f0 <HAL_HCD_PMAlloc+0x162>
        {
          hc->pmaadress = hc->pmaaddr1;
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	849a      	strh	r2, [r3, #36]	@ 0x24
 80054ee:	e003      	b.n	80054f8 <HAL_HCD_PMAlloc+0x16a>
        }
        else
        {
          hc->pmaadress = hc->pmaaddr0;
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	849a      	strh	r2, [r3, #36]	@ 0x24
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */
  }

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <HAL_HCD_PMAReset>:
  * @brief  PMA Reset
  * @param  hhcd  Host instance
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HCD_PMAReset(HCD_HandleTypeDef *hhcd)
{
 8005502:	b480      	push	{r7}
 8005504:	b085      	sub	sp, #20
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  /* Reset All PMA Entry */
  for (uint8_t i = 0U; i < PMA_BLOCKS; i++)
 800550a:	2300      	movs	r3, #0
 800550c:	73fb      	strb	r3, [r7, #15]
 800550e:	e008      	b.n	8005522 <HAL_HCD_PMAReset+0x20>
  {
    hhcd->PMALookupTable[i] = 0U;
 8005510:	7bfa      	ldrb	r2, [r7, #15]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	32ce      	adds	r2, #206	@ 0xce
 8005516:	2100      	movs	r1, #0
 8005518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint8_t i = 0U; i < PMA_BLOCKS; i++)
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	3301      	adds	r3, #1
 8005520:	73fb      	strb	r3, [r7, #15]
 8005522:	7bfb      	ldrb	r3, [r7, #15]
 8005524:	2b07      	cmp	r3, #7
 8005526:	d9f3      	bls.n	8005510 <HAL_HCD_PMAReset+0xe>
  }

  /* Allocate a Space for buffer descriptor table depending on the Host channel number */
  for (uint8_t i = 0U; i < hhcd->Init.Host_channels; i++)
 8005528:	2300      	movs	r3, #0
 800552a:	73bb      	strb	r3, [r7, #14]
 800552c:	e00d      	b.n	800554a <HAL_HCD_PMAReset+0x48>
  {
    hhcd->PMALookupTable[0] |= ((uint32_t)1UL << i);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f8d3 2338 	ldr.w	r2, [r3, #824]	@ 0x338
 8005534:	7bbb      	ldrb	r3, [r7, #14]
 8005536:	2101      	movs	r1, #1
 8005538:	fa01 f303 	lsl.w	r3, r1, r3
 800553c:	431a      	orrs	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
  for (uint8_t i = 0U; i < hhcd->Init.Host_channels; i++)
 8005544:	7bbb      	ldrb	r3, [r7, #14]
 8005546:	3301      	adds	r3, #1
 8005548:	73bb      	strb	r3, [r7, #14]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	795b      	ldrb	r3, [r3, #5]
 800554e:	7bba      	ldrb	r2, [r7, #14]
 8005550:	429a      	cmp	r2, r3
 8005552:	d3ec      	bcc.n	800552e <HAL_HCD_PMAReset+0x2c>
  }

  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <HAL_HCD_PMAFree>:
  * @param  pma_base PMA base offset stored in hhcd->hc.pmaaddr
  * @param  mps  Max Packet Size
  * @retval HAL status
  */
static HAL_StatusTypeDef  HAL_HCD_PMAFree(HCD_HandleTypeDef *hhcd, uint32_t pma_base, uint16_t mps)
{
 8005562:	b480      	push	{r7}
 8005564:	b089      	sub	sp, #36	@ 0x24
 8005566:	af00      	add	r7, sp, #0
 8005568:	60f8      	str	r0, [r7, #12]
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	4613      	mov	r3, r2
 800556e:	80fb      	strh	r3, [r7, #6]
  uint32_t block_nbr;
  uint8_t ColIndex;
  uint8_t LineIndex;
  uint16_t mps_t = mps;
 8005570:	88fb      	ldrh	r3, [r7, #6]
 8005572:	833b      	strh	r3, [r7, #24]

  /* since PMA buffer descriptor RXBD allocate address according to BLSIZE, BLSIZE=1==> mps>64
    allocation in PMA is done in 32Bytes each entry */
  if ((mps_t > 64U) && ((mps_t % 32U) != 0U))
 8005574:	8b3b      	ldrh	r3, [r7, #24]
 8005576:	2b40      	cmp	r3, #64	@ 0x40
 8005578:	d90c      	bls.n	8005594 <HAL_HCD_PMAFree+0x32>
 800557a:	8b3b      	ldrh	r3, [r7, #24]
 800557c:	f003 031f 	and.w	r3, r3, #31
 8005580:	b29b      	uxth	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d006      	beq.n	8005594 <HAL_HCD_PMAFree+0x32>
  {
    /* Align the mps to 32byte block to match the allocation in PMA,
      check Definition of allocation buffer memory in usb user spec */
    mps_t = (uint16_t)(((mps_t / 32U) + 1U) * 32U);
 8005586:	8b3b      	ldrh	r3, [r7, #24]
 8005588:	095b      	lsrs	r3, r3, #5
 800558a:	b29b      	uxth	r3, r3
 800558c:	3301      	adds	r3, #1
 800558e:	b29b      	uxth	r3, r3
 8005590:	015b      	lsls	r3, r3, #5
 8005592:	833b      	strh	r3, [r7, #24]
  }

  /* Calculate the number of needed block to Free */
  if ((mps_t / 8U) != 0U)
 8005594:	8b3b      	ldrh	r3, [r7, #24]
 8005596:	2b07      	cmp	r3, #7
 8005598:	d90d      	bls.n	80055b6 <HAL_HCD_PMAFree+0x54>
  {
    block_nbr = ((uint32_t)mps_t / 8U);
 800559a:	8b3b      	ldrh	r3, [r7, #24]
 800559c:	08db      	lsrs	r3, r3, #3
 800559e:	b29b      	uxth	r3, r3
 80055a0:	61fb      	str	r3, [r7, #28]

    if ((mps_t % 8U) != 0U)
 80055a2:	8b3b      	ldrh	r3, [r7, #24]
 80055a4:	f003 0307 	and.w	r3, r3, #7
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d005      	beq.n	80055ba <HAL_HCD_PMAFree+0x58>
    {
      block_nbr++;
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	3301      	adds	r3, #1
 80055b2:	61fb      	str	r3, [r7, #28]
 80055b4:	e001      	b.n	80055ba <HAL_HCD_PMAFree+0x58>
    }
  }
  else
  {
    block_nbr = 1U;
 80055b6:	2301      	movs	r3, #1
 80055b8:	61fb      	str	r3, [r7, #28]
  }

  /* Decode Col/Line of PMA_Base position in the PMA_LookupTable */
  if (pma_base > 256U)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055c0:	d909      	bls.n	80055d6 <HAL_HCD_PMAFree+0x74>
  {
    LineIndex = (uint8_t)(pma_base / 256U);
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	0a1b      	lsrs	r3, r3, #8
 80055c6:	76bb      	strb	r3, [r7, #26]
    ColIndex = (uint8_t)((pma_base - ((uint32_t)LineIndex * 256U)) / 8U);
 80055c8:	7ebb      	ldrb	r3, [r7, #26]
 80055ca:	021b      	lsls	r3, r3, #8
 80055cc:	68ba      	ldr	r2, [r7, #8]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	08db      	lsrs	r3, r3, #3
 80055d2:	76fb      	strb	r3, [r7, #27]
 80055d4:	e004      	b.n	80055e0 <HAL_HCD_PMAFree+0x7e>
  }
  else
  {
    LineIndex = 0U;
 80055d6:	2300      	movs	r3, #0
 80055d8:	76bb      	strb	r3, [r7, #26]
    ColIndex = (uint8_t)(pma_base / 8U);
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	08db      	lsrs	r3, r3, #3
 80055de:	76fb      	strb	r3, [r7, #27]
  }

  /* Reset the corresponding bit in the lookupTable */
  for (uint8_t i = LineIndex; ((i < PMA_BLOCKS) && (block_nbr > 0U)); i++)
 80055e0:	7ebb      	ldrb	r3, [r7, #26]
 80055e2:	75fb      	strb	r3, [r7, #23]
 80055e4:	e033      	b.n	800564e <HAL_HCD_PMAFree+0xec>
  {
    for (uint8_t j = ColIndex; j <= 31U; j++)
 80055e6:	7efb      	ldrb	r3, [r7, #27]
 80055e8:	75bb      	strb	r3, [r7, #22]
 80055ea:	e026      	b.n	800563a <HAL_HCD_PMAFree+0xd8>
    {
      /* Check if the block is not already reserved or it was already closed */
      if ((hhcd->PMALookupTable[i] & ((uint32_t)1UL << j)) == 0U)
 80055ec:	7dfa      	ldrb	r2, [r7, #23]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	32ce      	adds	r2, #206	@ 0xce
 80055f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80055f6:	7dbb      	ldrb	r3, [r7, #22]
 80055f8:	fa22 f303 	lsr.w	r3, r2, r3
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	2b00      	cmp	r3, #0
 8005602:	d101      	bne.n	8005608 <HAL_HCD_PMAFree+0xa6>
      {
        return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e029      	b.n	800565c <HAL_HCD_PMAFree+0xfa>
      }
      /* Free the reserved block by resetting the corresponding bit */
      hhcd->PMALookupTable[i] &= ~(1UL << j);
 8005608:	7dfa      	ldrb	r2, [r7, #23]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	32ce      	adds	r2, #206	@ 0xce
 800560e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005612:	7dbb      	ldrb	r3, [r7, #22]
 8005614:	2201      	movs	r2, #1
 8005616:	fa02 f303 	lsl.w	r3, r2, r3
 800561a:	43db      	mvns	r3, r3
 800561c:	7dfa      	ldrb	r2, [r7, #23]
 800561e:	4019      	ands	r1, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	32ce      	adds	r2, #206	@ 0xce
 8005624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      if (--block_nbr == 0U)
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	3b01      	subs	r3, #1
 800562c:	61fb      	str	r3, [r7, #28]
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d006      	beq.n	8005642 <HAL_HCD_PMAFree+0xe0>
    for (uint8_t j = ColIndex; j <= 31U; j++)
 8005634:	7dbb      	ldrb	r3, [r7, #22]
 8005636:	3301      	adds	r3, #1
 8005638:	75bb      	strb	r3, [r7, #22]
 800563a:	7dbb      	ldrb	r3, [r7, #22]
 800563c:	2b1f      	cmp	r3, #31
 800563e:	d9d5      	bls.n	80055ec <HAL_HCD_PMAFree+0x8a>
 8005640:	e000      	b.n	8005644 <HAL_HCD_PMAFree+0xe2>
      {
        break;
 8005642:	bf00      	nop
      }
    }
    ColIndex = 0U;
 8005644:	2300      	movs	r3, #0
 8005646:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = LineIndex; ((i < PMA_BLOCKS) && (block_nbr > 0U)); i++)
 8005648:	7dfb      	ldrb	r3, [r7, #23]
 800564a:	3301      	adds	r3, #1
 800564c:	75fb      	strb	r3, [r7, #23]
 800564e:	7dfb      	ldrb	r3, [r7, #23]
 8005650:	2b07      	cmp	r3, #7
 8005652:	d802      	bhi.n	800565a <HAL_HCD_PMAFree+0xf8>
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1c5      	bne.n	80055e6 <HAL_HCD_PMAFree+0x84>
  }

  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3724      	adds	r7, #36	@ 0x24
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005670:	2300      	movs	r3, #0
 8005672:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8005674:	4b0b      	ldr	r3, [pc, #44]	@ (80056a4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0301 	and.w	r3, r3, #1
 800567c:	2b00      	cmp	r3, #0
 800567e:	d002      	beq.n	8005686 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	73fb      	strb	r3, [r7, #15]
 8005684:	e007      	b.n	8005696 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8005686:	4b07      	ldr	r3, [pc, #28]	@ (80056a4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f023 0204 	bic.w	r2, r3, #4
 800568e:	4905      	ldr	r1, [pc, #20]	@ (80056a4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4313      	orrs	r3, r2
 8005694:	600b      	str	r3, [r1, #0]
  }

  return status;
 8005696:	7bfb      	ldrb	r3, [r7, #15]
}
 8005698:	4618      	mov	r0, r3
 800569a:	3714      	adds	r7, #20
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	40030400 	.word	0x40030400

080056a8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80056a8:	b480      	push	{r7}
 80056aa:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80056ac:	4b05      	ldr	r3, [pc, #20]	@ (80056c4 <HAL_ICACHE_Enable+0x1c>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a04      	ldr	r2, [pc, #16]	@ (80056c4 <HAL_ICACHE_Enable+0x1c>)
 80056b2:	f043 0301 	orr.w	r3, r3, #1
 80056b6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr
 80056c4:	40030400 	.word	0x40030400

080056c8 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80056d0:	4b39      	ldr	r3, [pc, #228]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80056d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80056d8:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d10b      	bne.n	80056fa <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056e8:	d905      	bls.n	80056f6 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80056ea:	4b33      	ldr	r3, [pc, #204]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	4a32      	ldr	r2, [pc, #200]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80056f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056f4:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	e057      	b.n	80057aa <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005700:	d90a      	bls.n	8005718 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8005702:	4b2d      	ldr	r3, [pc, #180]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4313      	orrs	r3, r2
 800570e:	4a2a      	ldr	r2, [pc, #168]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005710:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005714:	60d3      	str	r3, [r2, #12]
 8005716:	e007      	b.n	8005728 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8005718:	4b27      	ldr	r3, [pc, #156]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005720:	4925      	ldr	r1, [pc, #148]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4313      	orrs	r3, r2
 8005726:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005728:	4b24      	ldr	r3, [pc, #144]	@ (80057bc <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a24      	ldr	r2, [pc, #144]	@ (80057c0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800572e:	fba2 2303 	umull	r2, r3, r2, r3
 8005732:	099b      	lsrs	r3, r3, #6
 8005734:	2232      	movs	r2, #50	@ 0x32
 8005736:	fb02 f303 	mul.w	r3, r2, r3
 800573a:	4a21      	ldr	r2, [pc, #132]	@ (80057c0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800573c:	fba2 2303 	umull	r2, r3, r2, r3
 8005740:	099b      	lsrs	r3, r3, #6
 8005742:	3301      	adds	r3, #1
 8005744:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8005746:	e002      	b.n	800574e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	3b01      	subs	r3, #1
 800574c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800574e:	4b1a      	ldr	r3, [pc, #104]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d102      	bne.n	8005760 <HAL_PWREx_ControlVoltageScaling+0x98>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1f3      	bne.n	8005748 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d01b      	beq.n	800579e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005766:	4b15      	ldr	r3, [pc, #84]	@ (80057bc <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a15      	ldr	r2, [pc, #84]	@ (80057c0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800576c:	fba2 2303 	umull	r2, r3, r2, r3
 8005770:	099b      	lsrs	r3, r3, #6
 8005772:	2232      	movs	r2, #50	@ 0x32
 8005774:	fb02 f303 	mul.w	r3, r2, r3
 8005778:	4a11      	ldr	r2, [pc, #68]	@ (80057c0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800577a:	fba2 2303 	umull	r2, r3, r2, r3
 800577e:	099b      	lsrs	r3, r3, #6
 8005780:	3301      	adds	r3, #1
 8005782:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8005784:	e002      	b.n	800578c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	3b01      	subs	r3, #1
 800578a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800578c:	4b0a      	ldr	r3, [pc, #40]	@ (80057b8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800578e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005790:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005794:	2b00      	cmp	r3, #0
 8005796:	d102      	bne.n	800579e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1f3      	bne.n	8005786 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d101      	bne.n	80057a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	e000      	b.n	80057aa <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3714      	adds	r7, #20
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	46020800 	.word	0x46020800
 80057bc:	20000000 	.word	0x20000000
 80057c0:	10624dd3 	.word	0x10624dd3

080057c4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80057c8:	4b04      	ldr	r3, [pc, #16]	@ (80057dc <HAL_PWREx_GetVoltageRange+0x18>)
 80057ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	46020800 	.word	0x46020800

080057e0 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80057e8:	4b22      	ldr	r3, [pc, #136]	@ (8005874 <HAL_PWREx_ConfigSupply+0x94>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a22      	ldr	r2, [pc, #136]	@ (8005878 <HAL_PWREx_ConfigSupply+0x98>)
 80057ee:	fba2 2303 	umull	r2, r3, r2, r3
 80057f2:	099b      	lsrs	r3, r3, #6
 80057f4:	2232      	movs	r2, #50	@ 0x32
 80057f6:	fb02 f303 	mul.w	r3, r2, r3
 80057fa:	4a1f      	ldr	r2, [pc, #124]	@ (8005878 <HAL_PWREx_ConfigSupply+0x98>)
 80057fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005800:	099b      	lsrs	r3, r3, #6
 8005802:	3301      	adds	r3, #1
 8005804:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d113      	bne.n	8005834 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800580c:	4b1b      	ldr	r3, [pc, #108]	@ (800587c <HAL_PWREx_ConfigSupply+0x9c>)
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	4a1a      	ldr	r2, [pc, #104]	@ (800587c <HAL_PWREx_ConfigSupply+0x9c>)
 8005812:	f023 0302 	bic.w	r3, r3, #2
 8005816:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005818:	e002      	b.n	8005820 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3b01      	subs	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005820:	4b16      	ldr	r3, [pc, #88]	@ (800587c <HAL_PWREx_ConfigSupply+0x9c>)
 8005822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005824:	f003 0302 	and.w	r3, r3, #2
 8005828:	2b02      	cmp	r3, #2
 800582a:	d116      	bne.n	800585a <HAL_PWREx_ConfigSupply+0x7a>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d1f3      	bne.n	800581a <HAL_PWREx_ConfigSupply+0x3a>
 8005832:	e012      	b.n	800585a <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8005834:	4b11      	ldr	r3, [pc, #68]	@ (800587c <HAL_PWREx_ConfigSupply+0x9c>)
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	4a10      	ldr	r2, [pc, #64]	@ (800587c <HAL_PWREx_ConfigSupply+0x9c>)
 800583a:	f043 0302 	orr.w	r3, r3, #2
 800583e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005840:	e002      	b.n	8005848 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	3b01      	subs	r3, #1
 8005846:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005848:	4b0c      	ldr	r3, [pc, #48]	@ (800587c <HAL_PWREx_ConfigSupply+0x9c>)
 800584a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b00      	cmp	r3, #0
 8005852:	d102      	bne.n	800585a <HAL_PWREx_ConfigSupply+0x7a>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1f3      	bne.n	8005842 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d101      	bne.n	8005864 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8005860:	2303      	movs	r3, #3
 8005862:	e000      	b.n	8005866 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	20000000 	.word	0x20000000
 8005878:	10624dd3 	.word	0x10624dd3
 800587c:	46020800 	.word	0x46020800

08005880 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005880:	b480      	push	{r7}
 8005882:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8005884:	4b05      	ldr	r3, [pc, #20]	@ (800589c <HAL_PWREx_EnableVddUSB+0x1c>)
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	4a04      	ldr	r2, [pc, #16]	@ (800589c <HAL_PWREx_EnableVddUSB+0x1c>)
 800588a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800588e:	6113      	str	r3, [r2, #16]
}
 8005890:	bf00      	nop
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	46020800 	.word	0x46020800

080058a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b08e      	sub	sp, #56	@ 0x38
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80058a8:	2300      	movs	r3, #0
 80058aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d102      	bne.n	80058ba <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	f000 bec8 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058ba:	4b99      	ldr	r3, [pc, #612]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	f003 030c 	and.w	r3, r3, #12
 80058c2:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058c4:	4b96      	ldr	r3, [pc, #600]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80058c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c8:	f003 0303 	and.w	r3, r3, #3
 80058cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0310 	and.w	r3, r3, #16
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f000 816c 	beq.w	8005bb4 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80058dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d007      	beq.n	80058f2 <HAL_RCC_OscConfig+0x52>
 80058e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e4:	2b0c      	cmp	r3, #12
 80058e6:	f040 80de 	bne.w	8005aa6 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80058ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	f040 80da 	bne.w	8005aa6 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	69db      	ldr	r3, [r3, #28]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d102      	bne.n	8005900 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	f000 bea5 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005904:	4b86      	ldr	r3, [pc, #536]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d004      	beq.n	800591a <HAL_RCC_OscConfig+0x7a>
 8005910:	4b83      	ldr	r3, [pc, #524]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005918:	e005      	b.n	8005926 <HAL_RCC_OscConfig+0x86>
 800591a:	4b81      	ldr	r3, [pc, #516]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 800591c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005920:	041b      	lsls	r3, r3, #16
 8005922:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005926:	4293      	cmp	r3, r2
 8005928:	d255      	bcs.n	80059d6 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800592a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10a      	bne.n	8005946 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005934:	4618      	mov	r0, r3
 8005936:	f001 f9d9 	bl	8006cec <RCC_SetFlashLatencyFromMSIRange>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d002      	beq.n	8005946 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	f000 be82 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005946:	4b76      	ldr	r3, [pc, #472]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	4a75      	ldr	r2, [pc, #468]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 800594c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005950:	6093      	str	r3, [r2, #8]
 8005952:	4b73      	ldr	r3, [pc, #460]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595e:	4970      	ldr	r1, [pc, #448]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005960:	4313      	orrs	r3, r2
 8005962:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005968:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800596c:	d309      	bcc.n	8005982 <HAL_RCC_OscConfig+0xe2>
 800596e:	4b6c      	ldr	r3, [pc, #432]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	f023 021f 	bic.w	r2, r3, #31
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	4969      	ldr	r1, [pc, #420]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 800597c:	4313      	orrs	r3, r2
 800597e:	60cb      	str	r3, [r1, #12]
 8005980:	e07e      	b.n	8005a80 <HAL_RCC_OscConfig+0x1e0>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005986:	2b00      	cmp	r3, #0
 8005988:	da0a      	bge.n	80059a0 <HAL_RCC_OscConfig+0x100>
 800598a:	4b65      	ldr	r3, [pc, #404]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	015b      	lsls	r3, r3, #5
 8005998:	4961      	ldr	r1, [pc, #388]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 800599a:	4313      	orrs	r3, r2
 800599c:	60cb      	str	r3, [r1, #12]
 800599e:	e06f      	b.n	8005a80 <HAL_RCC_OscConfig+0x1e0>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a8:	d30a      	bcc.n	80059c0 <HAL_RCC_OscConfig+0x120>
 80059aa:	4b5d      	ldr	r3, [pc, #372]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	029b      	lsls	r3, r3, #10
 80059b8:	4959      	ldr	r1, [pc, #356]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60cb      	str	r3, [r1, #12]
 80059be:	e05f      	b.n	8005a80 <HAL_RCC_OscConfig+0x1e0>
 80059c0:	4b57      	ldr	r3, [pc, #348]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a1b      	ldr	r3, [r3, #32]
 80059cc:	03db      	lsls	r3, r3, #15
 80059ce:	4954      	ldr	r1, [pc, #336]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60cb      	str	r3, [r1, #12]
 80059d4:	e054      	b.n	8005a80 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80059d6:	4b52      	ldr	r3, [pc, #328]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	4a51      	ldr	r2, [pc, #324]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80059dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80059e0:	6093      	str	r3, [r2, #8]
 80059e2:	4b4f      	ldr	r3, [pc, #316]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ee:	494c      	ldr	r1, [pc, #304]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 80059f0:	4313      	orrs	r3, r2
 80059f2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80059fc:	d309      	bcc.n	8005a12 <HAL_RCC_OscConfig+0x172>
 80059fe:	4b48      	ldr	r3, [pc, #288]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	f023 021f 	bic.w	r2, r3, #31
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	4945      	ldr	r1, [pc, #276]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60cb      	str	r3, [r1, #12]
 8005a10:	e028      	b.n	8005a64 <HAL_RCC_OscConfig+0x1c4>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	da0a      	bge.n	8005a30 <HAL_RCC_OscConfig+0x190>
 8005a1a:	4b41      	ldr	r3, [pc, #260]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	015b      	lsls	r3, r3, #5
 8005a28:	493d      	ldr	r1, [pc, #244]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60cb      	str	r3, [r1, #12]
 8005a2e:	e019      	b.n	8005a64 <HAL_RCC_OscConfig+0x1c4>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a38:	d30a      	bcc.n	8005a50 <HAL_RCC_OscConfig+0x1b0>
 8005a3a:	4b39      	ldr	r3, [pc, #228]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	029b      	lsls	r3, r3, #10
 8005a48:	4935      	ldr	r1, [pc, #212]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	60cb      	str	r3, [r1, #12]
 8005a4e:	e009      	b.n	8005a64 <HAL_RCC_OscConfig+0x1c4>
 8005a50:	4b33      	ldr	r3, [pc, #204]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a1b      	ldr	r3, [r3, #32]
 8005a5c:	03db      	lsls	r3, r3, #15
 8005a5e:	4930      	ldr	r1, [pc, #192]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10a      	bne.n	8005a80 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f001 f93c 	bl	8006cec <RCC_SetFlashLatencyFromMSIRange>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	f000 bde5 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8005a80:	f001 f8de 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005a84:	4b27      	ldr	r3, [pc, #156]	@ (8005b24 <HAL_RCC_OscConfig+0x284>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7fb fecd 	bl	8001828 <HAL_InitTick>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8005a94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 808a 	beq.w	8005bb2 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8005a9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005aa2:	f000 bdd2 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	69db      	ldr	r3, [r3, #28]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d066      	beq.n	8005b7c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8005aae:	4b1c      	ldr	r3, [pc, #112]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005ab4:	f043 0301 	orr.w	r3, r3, #1
 8005ab8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005aba:	f7fb ff3f 	bl	800193c <HAL_GetTick>
 8005abe:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005ac0:	e009      	b.n	8005ad6 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ac2:	f7fb ff3b 	bl	800193c <HAL_GetTick>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d902      	bls.n	8005ad6 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	f000 bdba 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005ad6:	4b12      	ldr	r3, [pc, #72]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0304 	and.w	r3, r3, #4
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d0ef      	beq.n	8005ac2 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005ae8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005aec:	6093      	str	r3, [r2, #8]
 8005aee:	4b0c      	ldr	r3, [pc, #48]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005afa:	4909      	ldr	r1, [pc, #36]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005afc:	4313      	orrs	r3, r2
 8005afe:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b04:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005b08:	d30e      	bcc.n	8005b28 <HAL_RCC_OscConfig+0x288>
 8005b0a:	4b05      	ldr	r3, [pc, #20]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	f023 021f 	bic.w	r2, r3, #31
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	4902      	ldr	r1, [pc, #8]	@ (8005b20 <HAL_RCC_OscConfig+0x280>)
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	60cb      	str	r3, [r1, #12]
 8005b1c:	e04a      	b.n	8005bb4 <HAL_RCC_OscConfig+0x314>
 8005b1e:	bf00      	nop
 8005b20:	46020c00 	.word	0x46020c00
 8005b24:	20000018 	.word	0x20000018
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	da0a      	bge.n	8005b46 <HAL_RCC_OscConfig+0x2a6>
 8005b30:	4b98      	ldr	r3, [pc, #608]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	015b      	lsls	r3, r3, #5
 8005b3e:	4995      	ldr	r1, [pc, #596]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	60cb      	str	r3, [r1, #12]
 8005b44:	e036      	b.n	8005bb4 <HAL_RCC_OscConfig+0x314>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b4e:	d30a      	bcc.n	8005b66 <HAL_RCC_OscConfig+0x2c6>
 8005b50:	4b90      	ldr	r3, [pc, #576]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	029b      	lsls	r3, r3, #10
 8005b5e:	498d      	ldr	r1, [pc, #564]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	60cb      	str	r3, [r1, #12]
 8005b64:	e026      	b.n	8005bb4 <HAL_RCC_OscConfig+0x314>
 8005b66:	4b8b      	ldr	r3, [pc, #556]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	03db      	lsls	r3, r3, #15
 8005b74:	4987      	ldr	r1, [pc, #540]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60cb      	str	r3, [r1, #12]
 8005b7a:	e01b      	b.n	8005bb4 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8005b7c:	4b85      	ldr	r3, [pc, #532]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a84      	ldr	r2, [pc, #528]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005b82:	f023 0301 	bic.w	r3, r3, #1
 8005b86:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005b88:	f7fb fed8 	bl	800193c <HAL_GetTick>
 8005b8c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005b8e:	e009      	b.n	8005ba4 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005b90:	f7fb fed4 	bl	800193c <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d902      	bls.n	8005ba4 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	f000 bd53 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005ba4:	4b7b      	ldr	r3, [pc, #492]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0304 	and.w	r3, r3, #4
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1ef      	bne.n	8005b90 <HAL_RCC_OscConfig+0x2f0>
 8005bb0:	e000      	b.n	8005bb4 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005bb2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f000 808b 	beq.w	8005cd8 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc4:	2b08      	cmp	r3, #8
 8005bc6:	d005      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x334>
 8005bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bca:	2b0c      	cmp	r3, #12
 8005bcc:	d109      	bne.n	8005be2 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd0:	2b03      	cmp	r3, #3
 8005bd2:	d106      	bne.n	8005be2 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d17d      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	f000 bd34 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bea:	d106      	bne.n	8005bfa <HAL_RCC_OscConfig+0x35a>
 8005bec:	4b69      	ldr	r3, [pc, #420]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a68      	ldr	r2, [pc, #416]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005bf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bf6:	6013      	str	r3, [r2, #0]
 8005bf8:	e041      	b.n	8005c7e <HAL_RCC_OscConfig+0x3de>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c02:	d112      	bne.n	8005c2a <HAL_RCC_OscConfig+0x38a>
 8005c04:	4b63      	ldr	r3, [pc, #396]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a62      	ldr	r2, [pc, #392]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c0a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c0e:	6013      	str	r3, [r2, #0]
 8005c10:	4b60      	ldr	r3, [pc, #384]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a5f      	ldr	r2, [pc, #380]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c16:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005c1a:	6013      	str	r3, [r2, #0]
 8005c1c:	4b5d      	ldr	r3, [pc, #372]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a5c      	ldr	r2, [pc, #368]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c26:	6013      	str	r3, [r2, #0]
 8005c28:	e029      	b.n	8005c7e <HAL_RCC_OscConfig+0x3de>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005c32:	d112      	bne.n	8005c5a <HAL_RCC_OscConfig+0x3ba>
 8005c34:	4b57      	ldr	r3, [pc, #348]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a56      	ldr	r2, [pc, #344]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c3e:	6013      	str	r3, [r2, #0]
 8005c40:	4b54      	ldr	r3, [pc, #336]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a53      	ldr	r2, [pc, #332]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c4a:	6013      	str	r3, [r2, #0]
 8005c4c:	4b51      	ldr	r3, [pc, #324]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a50      	ldr	r2, [pc, #320]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c56:	6013      	str	r3, [r2, #0]
 8005c58:	e011      	b.n	8005c7e <HAL_RCC_OscConfig+0x3de>
 8005c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a4d      	ldr	r2, [pc, #308]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c64:	6013      	str	r3, [r2, #0]
 8005c66:	4b4b      	ldr	r3, [pc, #300]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a4a      	ldr	r2, [pc, #296]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c70:	6013      	str	r3, [r2, #0]
 8005c72:	4b48      	ldr	r3, [pc, #288]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a47      	ldr	r2, [pc, #284]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005c78:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005c7c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d014      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8005c86:	f7fb fe59 	bl	800193c <HAL_GetTick>
 8005c8a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c8c:	e009      	b.n	8005ca2 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c8e:	f7fb fe55 	bl	800193c <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	2b64      	cmp	r3, #100	@ 0x64
 8005c9a:	d902      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	f000 bcd4 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d0ef      	beq.n	8005c8e <HAL_RCC_OscConfig+0x3ee>
 8005cae:	e013      	b.n	8005cd8 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8005cb0:	f7fb fe44 	bl	800193c <HAL_GetTick>
 8005cb4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005cb6:	e009      	b.n	8005ccc <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cb8:	f7fb fe40 	bl	800193c <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b64      	cmp	r3, #100	@ 0x64
 8005cc4:	d902      	bls.n	8005ccc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	f000 bcbf 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ccc:	4b31      	ldr	r3, [pc, #196]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1ef      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0302 	and.w	r3, r3, #2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d05f      	beq.n	8005da4 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d005      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x456>
 8005cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cec:	2b0c      	cmp	r3, #12
 8005cee:	d114      	bne.n	8005d1a <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	d111      	bne.n	8005d1a <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d102      	bne.n	8005d04 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	f000 bca3 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005d04:	4b23      	ldr	r3, [pc, #140]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	041b      	lsls	r3, r3, #16
 8005d12:	4920      	ldr	r1, [pc, #128]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005d18:	e044      	b.n	8005da4 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d024      	beq.n	8005d6c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8005d22:	4b1c      	ldr	r3, [pc, #112]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a1b      	ldr	r2, [pc, #108]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d2c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005d2e:	f7fb fe05 	bl	800193c <HAL_GetTick>
 8005d32:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d34:	e009      	b.n	8005d4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d36:	f7fb fe01 	bl	800193c <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d902      	bls.n	8005d4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	f000 bc80 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d4a:	4b12      	ldr	r3, [pc, #72]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d0ef      	beq.n	8005d36 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005d56:	4b0f      	ldr	r3, [pc, #60]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	041b      	lsls	r3, r3, #16
 8005d64:	490b      	ldr	r1, [pc, #44]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	610b      	str	r3, [r1, #16]
 8005d6a:	e01b      	b.n	8005da4 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8005d6c:	4b09      	ldr	r3, [pc, #36]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a08      	ldr	r2, [pc, #32]	@ (8005d94 <HAL_RCC_OscConfig+0x4f4>)
 8005d72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d76:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005d78:	f7fb fde0 	bl	800193c <HAL_GetTick>
 8005d7c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d7e:	e00b      	b.n	8005d98 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d80:	f7fb fddc 	bl	800193c <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d904      	bls.n	8005d98 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	f000 bc5b 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
 8005d94:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d98:	4baf      	ldr	r3, [pc, #700]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d1ed      	bne.n	8005d80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 80c8 	beq.w	8005f42 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8005db2:	2300      	movs	r3, #0
 8005db4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005db8:	4ba7      	ldr	r3, [pc, #668]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dbe:	f003 0304 	and.w	r3, r3, #4
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d111      	bne.n	8005dea <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dc6:	4ba4      	ldr	r3, [pc, #656]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005dc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dcc:	4aa2      	ldr	r2, [pc, #648]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005dce:	f043 0304 	orr.w	r3, r3, #4
 8005dd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005dd6:	4ba0      	ldr	r3, [pc, #640]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005dd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ddc:	f003 0304 	and.w	r3, r3, #4
 8005de0:	617b      	str	r3, [r7, #20]
 8005de2:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005de4:	2301      	movs	r3, #1
 8005de6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005dea:	4b9c      	ldr	r3, [pc, #624]	@ (800605c <HAL_RCC_OscConfig+0x7bc>)
 8005dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d119      	bne.n	8005e2a <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005df6:	4b99      	ldr	r3, [pc, #612]	@ (800605c <HAL_RCC_OscConfig+0x7bc>)
 8005df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dfa:	4a98      	ldr	r2, [pc, #608]	@ (800605c <HAL_RCC_OscConfig+0x7bc>)
 8005dfc:	f043 0301 	orr.w	r3, r3, #1
 8005e00:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e02:	f7fb fd9b 	bl	800193c <HAL_GetTick>
 8005e06:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005e08:	e009      	b.n	8005e1e <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e0a:	f7fb fd97 	bl	800193c <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d902      	bls.n	8005e1e <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	f000 bc16 	b.w	800664a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800605c <HAL_RCC_OscConfig+0x7bc>)
 8005e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d0ef      	beq.n	8005e0a <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d05f      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8005e32:	4b89      	ldr	r3, [pc, #548]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005e34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e38:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	699a      	ldr	r2, [r3, #24]
 8005e3e:	6a3b      	ldr	r3, [r7, #32]
 8005e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d037      	beq.n	8005eb8 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005e48:	6a3b      	ldr	r3, [r7, #32]
 8005e4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d006      	beq.n	8005e60 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e3f4      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8005e60:	6a3b      	ldr	r3, [r7, #32]
 8005e62:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d01b      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8005e6a:	4b7b      	ldr	r3, [pc, #492]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005e6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e70:	4a79      	ldr	r2, [pc, #484]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005e72:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005e76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8005e7a:	f7fb fd5f 	bl	800193c <HAL_GetTick>
 8005e7e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005e80:	e008      	b.n	8005e94 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e82:	f7fb fd5b 	bl	800193c <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b05      	cmp	r3, #5
 8005e8e:	d901      	bls.n	8005e94 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e3da      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005e94:	4b70      	ldr	r3, [pc, #448]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005e96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1ef      	bne.n	8005e82 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8005ea2:	4b6d      	ldr	r3, [pc, #436]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005ea4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ea8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	699b      	ldr	r3, [r3, #24]
 8005eb0:	4969      	ldr	r1, [pc, #420]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005eb8:	4b67      	ldr	r3, [pc, #412]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005eba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ebe:	4a66      	ldr	r2, [pc, #408]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005ec0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ec4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005ec8:	f7fb fd38 	bl	800193c <HAL_GetTick>
 8005ecc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005ece:	e008      	b.n	8005ee2 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ed0:	f7fb fd34 	bl	800193c <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	2b05      	cmp	r3, #5
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e3b3      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005ee2:	4b5d      	ldr	r3, [pc, #372]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005ee4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d0ef      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x630>
 8005ef0:	e01b      	b.n	8005f2a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8005ef2:	4b59      	ldr	r3, [pc, #356]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005ef4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ef8:	4a57      	ldr	r2, [pc, #348]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005efa:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005efe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005f02:	f7fb fd1b 	bl	800193c <HAL_GetTick>
 8005f06:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005f08:	e008      	b.n	8005f1c <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f0a:	f7fb fd17 	bl	800193c <HAL_GetTick>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	2b05      	cmp	r3, #5
 8005f16:	d901      	bls.n	8005f1c <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	e396      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005f1c:	4b4e      	ldr	r3, [pc, #312]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005f1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1ef      	bne.n	8005f0a <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005f2a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d107      	bne.n	8005f42 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f32:	4b49      	ldr	r3, [pc, #292]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f38:	4a47      	ldr	r2, [pc, #284]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005f3a:	f023 0304 	bic.w	r3, r3, #4
 8005f3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0304 	and.w	r3, r3, #4
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	f000 8111 	beq.w	8006172 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8005f50:	2300      	movs	r3, #0
 8005f52:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f56:	4b40      	ldr	r3, [pc, #256]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005f58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f5c:	f003 0304 	and.w	r3, r3, #4
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d111      	bne.n	8005f88 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f64:	4b3c      	ldr	r3, [pc, #240]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f6a:	4a3b      	ldr	r2, [pc, #236]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005f6c:	f043 0304 	orr.w	r3, r3, #4
 8005f70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005f74:	4b38      	ldr	r3, [pc, #224]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f7a:	f003 0304 	and.w	r3, r3, #4
 8005f7e:	613b      	str	r3, [r7, #16]
 8005f80:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8005f82:	2301      	movs	r3, #1
 8005f84:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005f88:	4b34      	ldr	r3, [pc, #208]	@ (800605c <HAL_RCC_OscConfig+0x7bc>)
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d118      	bne.n	8005fc6 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005f94:	4b31      	ldr	r3, [pc, #196]	@ (800605c <HAL_RCC_OscConfig+0x7bc>)
 8005f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f98:	4a30      	ldr	r2, [pc, #192]	@ (800605c <HAL_RCC_OscConfig+0x7bc>)
 8005f9a:	f043 0301 	orr.w	r3, r3, #1
 8005f9e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fa0:	f7fb fccc 	bl	800193c <HAL_GetTick>
 8005fa4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005fa6:	e008      	b.n	8005fba <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fa8:	f7fb fcc8 	bl	800193c <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e347      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005fba:	4b28      	ldr	r3, [pc, #160]	@ (800605c <HAL_RCC_OscConfig+0x7bc>)
 8005fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d0f0      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d01f      	beq.n	8006012 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f003 0304 	and.w	r3, r3, #4
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d010      	beq.n	8006000 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005fde:	4b1e      	ldr	r3, [pc, #120]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005fe0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005fe6:	f043 0304 	orr.w	r3, r3, #4
 8005fea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005fee:	4b1a      	ldr	r3, [pc, #104]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005ff0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ff4:	4a18      	ldr	r2, [pc, #96]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8005ff6:	f043 0301 	orr.w	r3, r3, #1
 8005ffa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ffe:	e018      	b.n	8006032 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006000:	4b15      	ldr	r3, [pc, #84]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8006002:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006006:	4a14      	ldr	r2, [pc, #80]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8006008:	f043 0301 	orr.w	r3, r3, #1
 800600c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006010:	e00f      	b.n	8006032 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006012:	4b11      	ldr	r3, [pc, #68]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8006014:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006018:	4a0f      	ldr	r2, [pc, #60]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 800601a:	f023 0301 	bic.w	r3, r3, #1
 800601e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006022:	4b0d      	ldr	r3, [pc, #52]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 8006024:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006028:	4a0b      	ldr	r2, [pc, #44]	@ (8006058 <HAL_RCC_OscConfig+0x7b8>)
 800602a:	f023 0304 	bic.w	r3, r3, #4
 800602e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d057      	beq.n	80060ea <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 800603a:	f7fb fc7f 	bl	800193c <HAL_GetTick>
 800603e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006040:	e00e      	b.n	8006060 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006042:	f7fb fc7b 	bl	800193c <HAL_GetTick>
 8006046:	4602      	mov	r2, r0
 8006048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006050:	4293      	cmp	r3, r2
 8006052:	d905      	bls.n	8006060 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e2f8      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
 8006058:	46020c00 	.word	0x46020c00
 800605c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006060:	4b9c      	ldr	r3, [pc, #624]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006062:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006066:	f003 0302 	and.w	r3, r3, #2
 800606a:	2b00      	cmp	r3, #0
 800606c:	d0e9      	beq.n	8006042 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006076:	2b00      	cmp	r3, #0
 8006078:	d01b      	beq.n	80060b2 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800607a:	4b96      	ldr	r3, [pc, #600]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800607c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006080:	4a94      	ldr	r2, [pc, #592]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006086:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800608a:	e00a      	b.n	80060a2 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800608c:	f7fb fc56 	bl	800193c <HAL_GetTick>
 8006090:	4602      	mov	r2, r0
 8006092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800609a:	4293      	cmp	r3, r2
 800609c:	d901      	bls.n	80060a2 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e2d3      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80060a2:	4b8c      	ldr	r3, [pc, #560]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80060a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d0ed      	beq.n	800608c <HAL_RCC_OscConfig+0x7ec>
 80060b0:	e053      	b.n	800615a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80060b2:	4b88      	ldr	r3, [pc, #544]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80060b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060b8:	4a86      	ldr	r2, [pc, #536]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80060ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80060c2:	e00a      	b.n	80060da <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060c4:	f7fb fc3a 	bl	800193c <HAL_GetTick>
 80060c8:	4602      	mov	r2, r0
 80060ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d901      	bls.n	80060da <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e2b7      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80060da:	4b7e      	ldr	r3, [pc, #504]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80060dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1ed      	bne.n	80060c4 <HAL_RCC_OscConfig+0x824>
 80060e8:	e037      	b.n	800615a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80060ea:	f7fb fc27 	bl	800193c <HAL_GetTick>
 80060ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060f0:	e00a      	b.n	8006108 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060f2:	f7fb fc23 	bl	800193c <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006100:	4293      	cmp	r3, r2
 8006102:	d901      	bls.n	8006108 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8006104:	2303      	movs	r3, #3
 8006106:	e2a0      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006108:	4b72      	ldr	r3, [pc, #456]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800610a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800610e:	f003 0302 	and.w	r3, r3, #2
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1ed      	bne.n	80060f2 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8006116:	4b6f      	ldr	r3, [pc, #444]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006118:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800611c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006120:	2b00      	cmp	r3, #0
 8006122:	d01a      	beq.n	800615a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006124:	4b6b      	ldr	r3, [pc, #428]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006126:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800612a:	4a6a      	ldr	r2, [pc, #424]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800612c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006130:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006134:	e00a      	b.n	800614c <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006136:	f7fb fc01 	bl	800193c <HAL_GetTick>
 800613a:	4602      	mov	r2, r0
 800613c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006144:	4293      	cmp	r3, r2
 8006146:	d901      	bls.n	800614c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8006148:	2303      	movs	r3, #3
 800614a:	e27e      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800614c:	4b61      	ldr	r3, [pc, #388]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800614e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006152:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1ed      	bne.n	8006136 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800615a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800615e:	2b01      	cmp	r3, #1
 8006160:	d107      	bne.n	8006172 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006162:	4b5c      	ldr	r3, [pc, #368]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006164:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006168:	4a5a      	ldr	r2, [pc, #360]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800616a:	f023 0304 	bic.w	r3, r3, #4
 800616e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0320 	and.w	r3, r3, #32
 800617a:	2b00      	cmp	r3, #0
 800617c:	d036      	beq.n	80061ec <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006182:	2b00      	cmp	r3, #0
 8006184:	d019      	beq.n	80061ba <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8006186:	4b53      	ldr	r3, [pc, #332]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a52      	ldr	r2, [pc, #328]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800618c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006190:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006192:	f7fb fbd3 	bl	800193c <HAL_GetTick>
 8006196:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006198:	e008      	b.n	80061ac <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800619a:	f7fb fbcf 	bl	800193c <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e24e      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80061ac:	4b49      	ldr	r3, [pc, #292]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d0f0      	beq.n	800619a <HAL_RCC_OscConfig+0x8fa>
 80061b8:	e018      	b.n	80061ec <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80061ba:	4b46      	ldr	r3, [pc, #280]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a45      	ldr	r2, [pc, #276]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80061c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061c4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80061c6:	f7fb fbb9 	bl	800193c <HAL_GetTick>
 80061ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80061cc:	e008      	b.n	80061e0 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061ce:	f7fb fbb5 	bl	800193c <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d901      	bls.n	80061e0 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e234      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80061e0:	4b3c      	ldr	r3, [pc, #240]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d1f0      	bne.n	80061ce <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d036      	beq.n	8006266 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d019      	beq.n	8006234 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8006200:	4b34      	ldr	r3, [pc, #208]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a33      	ldr	r2, [pc, #204]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006206:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800620a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800620c:	f7fb fb96 	bl	800193c <HAL_GetTick>
 8006210:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8006212:	e008      	b.n	8006226 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8006214:	f7fb fb92 	bl	800193c <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e211      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8006226:	4b2b      	ldr	r3, [pc, #172]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d0f0      	beq.n	8006214 <HAL_RCC_OscConfig+0x974>
 8006232:	e018      	b.n	8006266 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8006234:	4b27      	ldr	r3, [pc, #156]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a26      	ldr	r2, [pc, #152]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800623a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800623e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006240:	f7fb fb7c 	bl	800193c <HAL_GetTick>
 8006244:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8006246:	e008      	b.n	800625a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8006248:	f7fb fb78 	bl	800193c <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b02      	cmp	r3, #2
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e1f7      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800625a:	4b1e      	ldr	r3, [pc, #120]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1f0      	bne.n	8006248 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800626e:	2b00      	cmp	r3, #0
 8006270:	d07f      	beq.n	8006372 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006276:	2b00      	cmp	r3, #0
 8006278:	d062      	beq.n	8006340 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800627a:	4b16      	ldr	r3, [pc, #88]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	4a15      	ldr	r2, [pc, #84]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006280:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006284:	6093      	str	r3, [r2, #8]
 8006286:	4b13      	ldr	r3, [pc, #76]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006292:	4910      	ldr	r1, [pc, #64]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 8006294:	4313      	orrs	r3, r2
 8006296:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80062a0:	d309      	bcc.n	80062b6 <HAL_RCC_OscConfig+0xa16>
 80062a2:	4b0c      	ldr	r3, [pc, #48]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f023 021f 	bic.w	r2, r3, #31
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	4909      	ldr	r1, [pc, #36]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80062b0:	4313      	orrs	r3, r2
 80062b2:	60cb      	str	r3, [r1, #12]
 80062b4:	e02a      	b.n	800630c <HAL_RCC_OscConfig+0xa6c>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	da0c      	bge.n	80062d8 <HAL_RCC_OscConfig+0xa38>
 80062be:	4b05      	ldr	r3, [pc, #20]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	015b      	lsls	r3, r3, #5
 80062cc:	4901      	ldr	r1, [pc, #4]	@ (80062d4 <HAL_RCC_OscConfig+0xa34>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60cb      	str	r3, [r1, #12]
 80062d2:	e01b      	b.n	800630c <HAL_RCC_OscConfig+0xa6c>
 80062d4:	46020c00 	.word	0x46020c00
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062e0:	d30a      	bcc.n	80062f8 <HAL_RCC_OscConfig+0xa58>
 80062e2:	4ba1      	ldr	r3, [pc, #644]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a1b      	ldr	r3, [r3, #32]
 80062ee:	029b      	lsls	r3, r3, #10
 80062f0:	499d      	ldr	r1, [pc, #628]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	60cb      	str	r3, [r1, #12]
 80062f6:	e009      	b.n	800630c <HAL_RCC_OscConfig+0xa6c>
 80062f8:	4b9b      	ldr	r3, [pc, #620]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	03db      	lsls	r3, r3, #15
 8006306:	4998      	ldr	r1, [pc, #608]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006308:	4313      	orrs	r3, r2
 800630a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 800630c:	4b96      	ldr	r3, [pc, #600]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a95      	ldr	r2, [pc, #596]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006312:	f043 0310 	orr.w	r3, r3, #16
 8006316:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006318:	f7fb fb10 	bl	800193c <HAL_GetTick>
 800631c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800631e:	e008      	b.n	8006332 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8006320:	f7fb fb0c 	bl	800193c <HAL_GetTick>
 8006324:	4602      	mov	r2, r0
 8006326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	2b02      	cmp	r3, #2
 800632c:	d901      	bls.n	8006332 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e18b      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8006332:	4b8d      	ldr	r3, [pc, #564]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d0f0      	beq.n	8006320 <HAL_RCC_OscConfig+0xa80>
 800633e:	e018      	b.n	8006372 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8006340:	4b89      	ldr	r3, [pc, #548]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a88      	ldr	r2, [pc, #544]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006346:	f023 0310 	bic.w	r3, r3, #16
 800634a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800634c:	f7fb faf6 	bl	800193c <HAL_GetTick>
 8006350:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8006352:	e008      	b.n	8006366 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8006354:	f7fb faf2 	bl	800193c <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	2b02      	cmp	r3, #2
 8006360:	d901      	bls.n	8006366 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e171      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8006366:	4b80      	ldr	r3, [pc, #512]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0320 	and.w	r3, r3, #32
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1f0      	bne.n	8006354 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 8166 	beq.w	8006648 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 800637c:	2300      	movs	r3, #0
 800637e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006382:	4b79      	ldr	r3, [pc, #484]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006384:	69db      	ldr	r3, [r3, #28]
 8006386:	f003 030c 	and.w	r3, r3, #12
 800638a:	2b0c      	cmp	r3, #12
 800638c:	f000 80f2 	beq.w	8006574 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006394:	2b02      	cmp	r3, #2
 8006396:	f040 80c5 	bne.w	8006524 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800639a:	4b73      	ldr	r3, [pc, #460]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a72      	ldr	r2, [pc, #456]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80063a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063a4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80063a6:	f7fb fac9 	bl	800193c <HAL_GetTick>
 80063aa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80063ac:	e008      	b.n	80063c0 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063ae:	f7fb fac5 	bl	800193c <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d901      	bls.n	80063c0 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e144      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80063c0:	4b69      	ldr	r3, [pc, #420]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1f0      	bne.n	80063ae <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063cc:	4b66      	ldr	r3, [pc, #408]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80063ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063d2:	f003 0304 	and.w	r3, r3, #4
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d111      	bne.n	80063fe <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80063da:	4b63      	ldr	r3, [pc, #396]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80063dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063e0:	4a61      	ldr	r2, [pc, #388]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80063e2:	f043 0304 	orr.w	r3, r3, #4
 80063e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80063ea:	4b5f      	ldr	r3, [pc, #380]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80063ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063f0:	f003 0304 	and.w	r3, r3, #4
 80063f4:	60fb      	str	r3, [r7, #12]
 80063f6:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80063f8:	2301      	movs	r3, #1
 80063fa:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80063fe:	4b5b      	ldr	r3, [pc, #364]	@ (800656c <HAL_RCC_OscConfig+0xccc>)
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006406:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800640a:	d102      	bne.n	8006412 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 800640c:	2301      	movs	r3, #1
 800640e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006412:	4b56      	ldr	r3, [pc, #344]	@ (800656c <HAL_RCC_OscConfig+0xccc>)
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	4a55      	ldr	r2, [pc, #340]	@ (800656c <HAL_RCC_OscConfig+0xccc>)
 8006418:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800641c:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 800641e:	4b52      	ldr	r3, [pc, #328]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006422:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006426:	f023 0303 	bic.w	r3, r3, #3
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006432:	3a01      	subs	r2, #1
 8006434:	0212      	lsls	r2, r2, #8
 8006436:	4311      	orrs	r1, r2
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800643c:	430a      	orrs	r2, r1
 800643e:	494a      	ldr	r1, [pc, #296]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006440:	4313      	orrs	r3, r2
 8006442:	628b      	str	r3, [r1, #40]	@ 0x28
 8006444:	4b48      	ldr	r3, [pc, #288]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006446:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006448:	4b49      	ldr	r3, [pc, #292]	@ (8006570 <HAL_RCC_OscConfig+0xcd0>)
 800644a:	4013      	ands	r3, r2
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006450:	3a01      	subs	r2, #1
 8006452:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800645a:	3a01      	subs	r2, #1
 800645c:	0252      	lsls	r2, r2, #9
 800645e:	b292      	uxth	r2, r2
 8006460:	4311      	orrs	r1, r2
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006466:	3a01      	subs	r2, #1
 8006468:	0412      	lsls	r2, r2, #16
 800646a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800646e:	4311      	orrs	r1, r2
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006474:	3a01      	subs	r2, #1
 8006476:	0612      	lsls	r2, r2, #24
 8006478:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800647c:	430a      	orrs	r2, r1
 800647e:	493a      	ldr	r1, [pc, #232]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006480:	4313      	orrs	r3, r2
 8006482:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006484:	4b38      	ldr	r3, [pc, #224]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006488:	4a37      	ldr	r2, [pc, #220]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800648a:	f023 0310 	bic.w	r3, r3, #16
 800648e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006494:	4a34      	ldr	r2, [pc, #208]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006496:	00db      	lsls	r3, r3, #3
 8006498:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800649a:	4b33      	ldr	r3, [pc, #204]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800649c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649e:	4a32      	ldr	r2, [pc, #200]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80064a0:	f043 0310 	orr.w	r3, r3, #16
 80064a4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80064a6:	4b30      	ldr	r3, [pc, #192]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80064a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064aa:	f023 020c 	bic.w	r2, r3, #12
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b2:	492d      	ldr	r1, [pc, #180]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80064b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d105      	bne.n	80064cc <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80064c0:	4b2a      	ldr	r3, [pc, #168]	@ (800656c <HAL_RCC_OscConfig+0xccc>)
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	4a29      	ldr	r2, [pc, #164]	@ (800656c <HAL_RCC_OscConfig+0xccc>)
 80064c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80064ca:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80064cc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d107      	bne.n	80064e4 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80064d4:	4b24      	ldr	r3, [pc, #144]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80064d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064da:	4a23      	ldr	r2, [pc, #140]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80064dc:	f023 0304 	bic.w	r3, r3, #4
 80064e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80064e4:	4b20      	ldr	r3, [pc, #128]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a1f      	ldr	r2, [pc, #124]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 80064ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064ee:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80064f0:	f7fb fa24 	bl	800193c <HAL_GetTick>
 80064f4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80064f6:	e008      	b.n	800650a <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064f8:	f7fb fa20 	bl	800193c <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	2b02      	cmp	r3, #2
 8006504:	d901      	bls.n	800650a <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e09f      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800650a:	4b17      	ldr	r3, [pc, #92]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d0f0      	beq.n	80064f8 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006516:	4b14      	ldr	r3, [pc, #80]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651a:	4a13      	ldr	r2, [pc, #76]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800651c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006520:	6293      	str	r3, [r2, #40]	@ 0x28
 8006522:	e091      	b.n	8006648 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006524:	4b10      	ldr	r3, [pc, #64]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a0f      	ldr	r2, [pc, #60]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800652a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800652e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006530:	f7fb fa04 	bl	800193c <HAL_GetTick>
 8006534:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006536:	e008      	b.n	800654a <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006538:	f7fb fa00 	bl	800193c <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	2b02      	cmp	r3, #2
 8006544:	d901      	bls.n	800654a <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e07f      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800654a:	4b07      	ldr	r3, [pc, #28]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1f0      	bne.n	8006538 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006556:	4b04      	ldr	r3, [pc, #16]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 8006558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655a:	4a03      	ldr	r2, [pc, #12]	@ (8006568 <HAL_RCC_OscConfig+0xcc8>)
 800655c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8006560:	f023 0303 	bic.w	r3, r3, #3
 8006564:	6293      	str	r3, [r2, #40]	@ 0x28
 8006566:	e06f      	b.n	8006648 <HAL_RCC_OscConfig+0xda8>
 8006568:	46020c00 	.word	0x46020c00
 800656c:	46020800 	.word	0x46020800
 8006570:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006574:	4b37      	ldr	r3, [pc, #220]	@ (8006654 <HAL_RCC_OscConfig+0xdb4>)
 8006576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006578:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800657a:	4b36      	ldr	r3, [pc, #216]	@ (8006654 <HAL_RCC_OscConfig+0xdb4>)
 800657c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800657e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006584:	2b01      	cmp	r3, #1
 8006586:	d039      	beq.n	80065fc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	f003 0203 	and.w	r2, r3, #3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006592:	429a      	cmp	r2, r3
 8006594:	d132      	bne.n	80065fc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	0a1b      	lsrs	r3, r3, #8
 800659a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a2:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d129      	bne.n	80065fc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d122      	bne.n	80065fc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065c0:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d11a      	bne.n	80065fc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	0a5b      	lsrs	r3, r3, #9
 80065ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065d2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d111      	bne.n	80065fc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	0c1b      	lsrs	r3, r3, #16
 80065dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065e4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d108      	bne.n	80065fc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	0e1b      	lsrs	r3, r3, #24
 80065ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d001      	beq.n	8006600 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e024      	b.n	800664a <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006600:	4b14      	ldr	r3, [pc, #80]	@ (8006654 <HAL_RCC_OscConfig+0xdb4>)
 8006602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006604:	08db      	lsrs	r3, r3, #3
 8006606:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800660e:	429a      	cmp	r2, r3
 8006610:	d01a      	beq.n	8006648 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006612:	4b10      	ldr	r3, [pc, #64]	@ (8006654 <HAL_RCC_OscConfig+0xdb4>)
 8006614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006616:	4a0f      	ldr	r2, [pc, #60]	@ (8006654 <HAL_RCC_OscConfig+0xdb4>)
 8006618:	f023 0310 	bic.w	r3, r3, #16
 800661c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661e:	f7fb f98d 	bl	800193c <HAL_GetTick>
 8006622:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8006624:	bf00      	nop
 8006626:	f7fb f989 	bl	800193c <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662e:	4293      	cmp	r3, r2
 8006630:	d0f9      	beq.n	8006626 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006636:	4a07      	ldr	r2, [pc, #28]	@ (8006654 <HAL_RCC_OscConfig+0xdb4>)
 8006638:	00db      	lsls	r3, r3, #3
 800663a:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800663c:	4b05      	ldr	r3, [pc, #20]	@ (8006654 <HAL_RCC_OscConfig+0xdb4>)
 800663e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006640:	4a04      	ldr	r2, [pc, #16]	@ (8006654 <HAL_RCC_OscConfig+0xdb4>)
 8006642:	f043 0310 	orr.w	r3, r3, #16
 8006646:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3738      	adds	r7, #56	@ 0x38
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	46020c00 	.word	0x46020c00

08006658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d101      	bne.n	800666c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	e1d9      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800666c:	4b9b      	ldr	r3, [pc, #620]	@ (80068dc <HAL_RCC_ClockConfig+0x284>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 030f 	and.w	r3, r3, #15
 8006674:	683a      	ldr	r2, [r7, #0]
 8006676:	429a      	cmp	r2, r3
 8006678:	d910      	bls.n	800669c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800667a:	4b98      	ldr	r3, [pc, #608]	@ (80068dc <HAL_RCC_ClockConfig+0x284>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f023 020f 	bic.w	r2, r3, #15
 8006682:	4996      	ldr	r1, [pc, #600]	@ (80068dc <HAL_RCC_ClockConfig+0x284>)
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	4313      	orrs	r3, r2
 8006688:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800668a:	4b94      	ldr	r3, [pc, #592]	@ (80068dc <HAL_RCC_ClockConfig+0x284>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 030f 	and.w	r3, r3, #15
 8006692:	683a      	ldr	r2, [r7, #0]
 8006694:	429a      	cmp	r2, r3
 8006696:	d001      	beq.n	800669c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e1c1      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0310 	and.w	r3, r3, #16
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d010      	beq.n	80066ca <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	695a      	ldr	r2, [r3, #20]
 80066ac:	4b8c      	ldr	r3, [pc, #560]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80066ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d908      	bls.n	80066ca <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80066b8:	4b89      	ldr	r3, [pc, #548]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80066ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	695b      	ldr	r3, [r3, #20]
 80066c4:	4986      	ldr	r1, [pc, #536]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0308 	and.w	r3, r3, #8
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d012      	beq.n	80066fc <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	691a      	ldr	r2, [r3, #16]
 80066da:	4b81      	ldr	r3, [pc, #516]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	091b      	lsrs	r3, r3, #4
 80066e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d909      	bls.n	80066fc <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80066e8:	4b7d      	ldr	r3, [pc, #500]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80066ea:	6a1b      	ldr	r3, [r3, #32]
 80066ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	011b      	lsls	r3, r3, #4
 80066f6:	497a      	ldr	r1, [pc, #488]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80066f8:	4313      	orrs	r3, r2
 80066fa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f003 0304 	and.w	r3, r3, #4
 8006704:	2b00      	cmp	r3, #0
 8006706:	d010      	beq.n	800672a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68da      	ldr	r2, [r3, #12]
 800670c:	4b74      	ldr	r3, [pc, #464]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 800670e:	6a1b      	ldr	r3, [r3, #32]
 8006710:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006714:	429a      	cmp	r2, r3
 8006716:	d908      	bls.n	800672a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006718:	4b71      	ldr	r3, [pc, #452]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 800671a:	6a1b      	ldr	r3, [r3, #32]
 800671c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	496e      	ldr	r1, [pc, #440]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006726:	4313      	orrs	r3, r2
 8006728:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0302 	and.w	r3, r3, #2
 8006732:	2b00      	cmp	r3, #0
 8006734:	d010      	beq.n	8006758 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	4b69      	ldr	r3, [pc, #420]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	f003 030f 	and.w	r3, r3, #15
 8006742:	429a      	cmp	r2, r3
 8006744:	d908      	bls.n	8006758 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006746:	4b66      	ldr	r3, [pc, #408]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	f023 020f 	bic.w	r2, r3, #15
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	4963      	ldr	r1, [pc, #396]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006754:	4313      	orrs	r3, r2
 8006756:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0301 	and.w	r3, r3, #1
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 80d2 	beq.w	800690a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8006766:	2300      	movs	r3, #0
 8006768:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	2b03      	cmp	r3, #3
 8006770:	d143      	bne.n	80067fa <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006772:	4b5b      	ldr	r3, [pc, #364]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006774:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006778:	f003 0304 	and.w	r3, r3, #4
 800677c:	2b00      	cmp	r3, #0
 800677e:	d110      	bne.n	80067a2 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006780:	4b57      	ldr	r3, [pc, #348]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006782:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006786:	4a56      	ldr	r2, [pc, #344]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006788:	f043 0304 	orr.w	r3, r3, #4
 800678c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006790:	4b53      	ldr	r3, [pc, #332]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006796:	f003 0304 	and.w	r3, r3, #4
 800679a:	60bb      	str	r3, [r7, #8]
 800679c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800679e:	2301      	movs	r3, #1
 80067a0:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80067a2:	f7fb f8cb 	bl	800193c <HAL_GetTick>
 80067a6:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80067a8:	4b4e      	ldr	r3, [pc, #312]	@ (80068e4 <HAL_RCC_ClockConfig+0x28c>)
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d00f      	beq.n	80067d4 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80067b4:	e008      	b.n	80067c8 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80067b6:	f7fb f8c1 	bl	800193c <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d901      	bls.n	80067c8 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	e12b      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80067c8:	4b46      	ldr	r3, [pc, #280]	@ (80068e4 <HAL_RCC_ClockConfig+0x28c>)
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d0f0      	beq.n	80067b6 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80067d4:	7dfb      	ldrb	r3, [r7, #23]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d107      	bne.n	80067ea <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80067da:	4b41      	ldr	r3, [pc, #260]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80067dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067e0:	4a3f      	ldr	r2, [pc, #252]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80067e2:	f023 0304 	bic.w	r3, r3, #4
 80067e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80067ea:	4b3d      	ldr	r3, [pc, #244]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d121      	bne.n	800683a <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e112      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d107      	bne.n	8006812 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006802:	4b37      	ldr	r3, [pc, #220]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d115      	bne.n	800683a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e106      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d107      	bne.n	800682a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800681a:	4b31      	ldr	r3, [pc, #196]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0304 	and.w	r3, r3, #4
 8006822:	2b00      	cmp	r3, #0
 8006824:	d109      	bne.n	800683a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e0fa      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800682a:	4b2d      	ldr	r3, [pc, #180]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006832:	2b00      	cmp	r3, #0
 8006834:	d101      	bne.n	800683a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e0f2      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800683a:	4b29      	ldr	r3, [pc, #164]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 800683c:	69db      	ldr	r3, [r3, #28]
 800683e:	f023 0203 	bic.w	r2, r3, #3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	4926      	ldr	r1, [pc, #152]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006848:	4313      	orrs	r3, r2
 800684a:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800684c:	f7fb f876 	bl	800193c <HAL_GetTick>
 8006850:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	2b03      	cmp	r3, #3
 8006858:	d112      	bne.n	8006880 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800685a:	e00a      	b.n	8006872 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800685c:	f7fb f86e 	bl	800193c <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800686a:	4293      	cmp	r3, r2
 800686c:	d901      	bls.n	8006872 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800686e:	2303      	movs	r3, #3
 8006870:	e0d6      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006872:	4b1b      	ldr	r3, [pc, #108]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 8006874:	69db      	ldr	r3, [r3, #28]
 8006876:	f003 030c 	and.w	r3, r3, #12
 800687a:	2b0c      	cmp	r3, #12
 800687c:	d1ee      	bne.n	800685c <HAL_RCC_ClockConfig+0x204>
 800687e:	e044      	b.n	800690a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	2b02      	cmp	r3, #2
 8006886:	d112      	bne.n	80068ae <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006888:	e00a      	b.n	80068a0 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800688a:	f7fb f857 	bl	800193c <HAL_GetTick>
 800688e:	4602      	mov	r2, r0
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	1ad3      	subs	r3, r2, r3
 8006894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006898:	4293      	cmp	r3, r2
 800689a:	d901      	bls.n	80068a0 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800689c:	2303      	movs	r3, #3
 800689e:	e0bf      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80068a0:	4b0f      	ldr	r3, [pc, #60]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80068a2:	69db      	ldr	r3, [r3, #28]
 80068a4:	f003 030c 	and.w	r3, r3, #12
 80068a8:	2b08      	cmp	r3, #8
 80068aa:	d1ee      	bne.n	800688a <HAL_RCC_ClockConfig+0x232>
 80068ac:	e02d      	b.n	800690a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d123      	bne.n	80068fe <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80068b6:	e00a      	b.n	80068ce <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068b8:	f7fb f840 	bl	800193c <HAL_GetTick>
 80068bc:	4602      	mov	r2, r0
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d901      	bls.n	80068ce <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e0a8      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80068ce:	4b04      	ldr	r3, [pc, #16]	@ (80068e0 <HAL_RCC_ClockConfig+0x288>)
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	f003 030c 	and.w	r3, r3, #12
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1ee      	bne.n	80068b8 <HAL_RCC_ClockConfig+0x260>
 80068da:	e016      	b.n	800690a <HAL_RCC_ClockConfig+0x2b2>
 80068dc:	40022000 	.word	0x40022000
 80068e0:	46020c00 	.word	0x46020c00
 80068e4:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068e8:	f7fb f828 	bl	800193c <HAL_GetTick>
 80068ec:	4602      	mov	r2, r0
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e090      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80068fe:	4b4a      	ldr	r3, [pc, #296]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	f003 030c 	and.w	r3, r3, #12
 8006906:	2b04      	cmp	r3, #4
 8006908:	d1ee      	bne.n	80068e8 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0302 	and.w	r3, r3, #2
 8006912:	2b00      	cmp	r3, #0
 8006914:	d010      	beq.n	8006938 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	689a      	ldr	r2, [r3, #8]
 800691a:	4b43      	ldr	r3, [pc, #268]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	f003 030f 	and.w	r3, r3, #15
 8006922:	429a      	cmp	r2, r3
 8006924:	d208      	bcs.n	8006938 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006926:	4b40      	ldr	r3, [pc, #256]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 8006928:	6a1b      	ldr	r3, [r3, #32]
 800692a:	f023 020f 	bic.w	r2, r3, #15
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	493d      	ldr	r1, [pc, #244]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 8006934:	4313      	orrs	r3, r2
 8006936:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006938:	4b3c      	ldr	r3, [pc, #240]	@ (8006a2c <HAL_RCC_ClockConfig+0x3d4>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 030f 	and.w	r3, r3, #15
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	429a      	cmp	r2, r3
 8006944:	d210      	bcs.n	8006968 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006946:	4b39      	ldr	r3, [pc, #228]	@ (8006a2c <HAL_RCC_ClockConfig+0x3d4>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f023 020f 	bic.w	r2, r3, #15
 800694e:	4937      	ldr	r1, [pc, #220]	@ (8006a2c <HAL_RCC_ClockConfig+0x3d4>)
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	4313      	orrs	r3, r2
 8006954:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006956:	4b35      	ldr	r3, [pc, #212]	@ (8006a2c <HAL_RCC_ClockConfig+0x3d4>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 030f 	and.w	r3, r3, #15
 800695e:	683a      	ldr	r2, [r7, #0]
 8006960:	429a      	cmp	r2, r3
 8006962:	d001      	beq.n	8006968 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e05b      	b.n	8006a20 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0304 	and.w	r3, r3, #4
 8006970:	2b00      	cmp	r3, #0
 8006972:	d010      	beq.n	8006996 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	68da      	ldr	r2, [r3, #12]
 8006978:	4b2b      	ldr	r3, [pc, #172]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006980:	429a      	cmp	r2, r3
 8006982:	d208      	bcs.n	8006996 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006984:	4b28      	ldr	r3, [pc, #160]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 8006986:	6a1b      	ldr	r3, [r3, #32]
 8006988:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	4925      	ldr	r1, [pc, #148]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 8006992:	4313      	orrs	r3, r2
 8006994:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0308 	and.w	r3, r3, #8
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d012      	beq.n	80069c8 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	691a      	ldr	r2, [r3, #16]
 80069a6:	4b20      	ldr	r3, [pc, #128]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	091b      	lsrs	r3, r3, #4
 80069ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d209      	bcs.n	80069c8 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80069b4:	4b1c      	ldr	r3, [pc, #112]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	011b      	lsls	r3, r3, #4
 80069c2:	4919      	ldr	r1, [pc, #100]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 80069c4:	4313      	orrs	r3, r2
 80069c6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0310 	and.w	r3, r3, #16
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d010      	beq.n	80069f6 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	695a      	ldr	r2, [r3, #20]
 80069d8:	4b13      	ldr	r3, [pc, #76]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d208      	bcs.n	80069f6 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80069e4:	4b10      	ldr	r3, [pc, #64]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 80069e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	695b      	ldr	r3, [r3, #20]
 80069f0:	490d      	ldr	r1, [pc, #52]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80069f6:	f000 f821 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 80069fa:	4602      	mov	r2, r0
 80069fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006a28 <HAL_RCC_ClockConfig+0x3d0>)
 80069fe:	6a1b      	ldr	r3, [r3, #32]
 8006a00:	f003 030f 	and.w	r3, r3, #15
 8006a04:	490a      	ldr	r1, [pc, #40]	@ (8006a30 <HAL_RCC_ClockConfig+0x3d8>)
 8006a06:	5ccb      	ldrb	r3, [r1, r3]
 8006a08:	fa22 f303 	lsr.w	r3, r2, r3
 8006a0c:	4a09      	ldr	r2, [pc, #36]	@ (8006a34 <HAL_RCC_ClockConfig+0x3dc>)
 8006a0e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006a10:	4b09      	ldr	r3, [pc, #36]	@ (8006a38 <HAL_RCC_ClockConfig+0x3e0>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f7fa ff07 	bl	8001828 <HAL_InitTick>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	73fb      	strb	r3, [r7, #15]

  return status;
 8006a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3718      	adds	r7, #24
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	46020c00 	.word	0x46020c00
 8006a2c:	40022000 	.word	0x40022000
 8006a30:	08013138 	.word	0x08013138
 8006a34:	20000000 	.word	0x20000000
 8006a38:	20000018 	.word	0x20000018

08006a3c <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b08b      	sub	sp, #44	@ 0x2c
 8006a40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8006a42:	2300      	movs	r3, #0
 8006a44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8006a46:	2300      	movs	r3, #0
 8006a48:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a4a:	4b78      	ldr	r3, [pc, #480]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006a4c:	69db      	ldr	r3, [r3, #28]
 8006a4e:	f003 030c 	and.w	r3, r3, #12
 8006a52:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a54:	4b75      	ldr	r3, [pc, #468]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a58:	f003 0303 	and.w	r3, r3, #3
 8006a5c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d005      	beq.n	8006a70 <HAL_RCC_GetSysClockFreq+0x34>
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	2b0c      	cmp	r3, #12
 8006a68:	d121      	bne.n	8006aae <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d11e      	bne.n	8006aae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8006a70:	4b6e      	ldr	r3, [pc, #440]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d107      	bne.n	8006a8c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8006a7c:	4b6b      	ldr	r3, [pc, #428]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006a7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a82:	0b1b      	lsrs	r3, r3, #12
 8006a84:	f003 030f 	and.w	r3, r3, #15
 8006a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a8a:	e005      	b.n	8006a98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8006a8c:	4b67      	ldr	r3, [pc, #412]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	0f1b      	lsrs	r3, r3, #28
 8006a92:	f003 030f 	and.w	r3, r3, #15
 8006a96:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006a98:	4a65      	ldr	r2, [pc, #404]	@ (8006c30 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aa0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d110      	bne.n	8006aca <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aaa:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006aac:	e00d      	b.n	8006aca <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006aae:	4b5f      	ldr	r3, [pc, #380]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	f003 030c 	and.w	r3, r3, #12
 8006ab6:	2b04      	cmp	r3, #4
 8006ab8:	d102      	bne.n	8006ac0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006aba:	4b5e      	ldr	r3, [pc, #376]	@ (8006c34 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006abc:	623b      	str	r3, [r7, #32]
 8006abe:	e004      	b.n	8006aca <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006ac0:	69bb      	ldr	r3, [r7, #24]
 8006ac2:	2b08      	cmp	r3, #8
 8006ac4:	d101      	bne.n	8006aca <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006ac6:	4b5b      	ldr	r3, [pc, #364]	@ (8006c34 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006ac8:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	2b0c      	cmp	r3, #12
 8006ace:	f040 80a5 	bne.w	8006c1c <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006ad2:	4b56      	ldr	r3, [pc, #344]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad6:	f003 0303 	and.w	r3, r3, #3
 8006ada:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006adc:	4b53      	ldr	r3, [pc, #332]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae0:	0a1b      	lsrs	r3, r3, #8
 8006ae2:	f003 030f 	and.w	r3, r3, #15
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006aea:	4b50      	ldr	r3, [pc, #320]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aee:	091b      	lsrs	r3, r3, #4
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006af6:	4b4d      	ldr	r3, [pc, #308]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afa:	08db      	lsrs	r3, r3, #3
 8006afc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	fb02 f303 	mul.w	r3, r2, r3
 8006b06:	ee07 3a90 	vmov	s15, r3
 8006b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b0e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d003      	beq.n	8006b20 <HAL_RCC_GetSysClockFreq+0xe4>
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	2b03      	cmp	r3, #3
 8006b1c:	d022      	beq.n	8006b64 <HAL_RCC_GetSysClockFreq+0x128>
 8006b1e:	e043      	b.n	8006ba8 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	ee07 3a90 	vmov	s15, r3
 8006b26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b2a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8006c38 <HAL_RCC_GetSysClockFreq+0x1fc>
 8006b2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b32:	4b3e      	ldr	r3, [pc, #248]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b3a:	ee07 3a90 	vmov	s15, r3
 8006b3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006b42:	ed97 6a01 	vldr	s12, [r7, #4]
 8006b46:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8006c3c <HAL_RCC_GetSysClockFreq+0x200>
 8006b4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006b4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006b52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b56:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b62:	e046      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	ee07 3a90 	vmov	s15, r3
 8006b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b6e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8006c38 <HAL_RCC_GetSysClockFreq+0x1fc>
 8006b72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b76:	4b2d      	ldr	r3, [pc, #180]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b7e:	ee07 3a90 	vmov	s15, r3
 8006b82:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006b86:	ed97 6a01 	vldr	s12, [r7, #4]
 8006b8a:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8006c3c <HAL_RCC_GetSysClockFreq+0x200>
 8006b8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006b92:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006b96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ba2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ba6:	e024      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006baa:	ee07 3a90 	vmov	s15, r3
 8006bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	ee07 3a90 	vmov	s15, r3
 8006bb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bc8:	ee07 3a90 	vmov	s15, r3
 8006bcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006bd0:	ed97 6a01 	vldr	s12, [r7, #4]
 8006bd4:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8006c3c <HAL_RCC_GetSysClockFreq+0x200>
 8006bd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006bdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006be0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006be4:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006be8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bf0:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8006bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8006c2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bf6:	0e1b      	lsrs	r3, r3, #24
 8006bf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	ee07 3a90 	vmov	s15, r3
 8006c06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006c0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c16:	ee17 3a90 	vmov	r3, s15
 8006c1a:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8006c1c:	6a3b      	ldr	r3, [r7, #32]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	372c      	adds	r7, #44	@ 0x2c
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	46020c00 	.word	0x46020c00
 8006c30:	08013150 	.word	0x08013150
 8006c34:	00f42400 	.word	0x00f42400
 8006c38:	4b742400 	.word	0x4b742400
 8006c3c:	46000000 	.word	0x46000000

08006c40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006c44:	f7ff fefa 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	4b07      	ldr	r3, [pc, #28]	@ (8006c68 <HAL_RCC_GetHCLKFreq+0x28>)
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	f003 030f 	and.w	r3, r3, #15
 8006c52:	4906      	ldr	r1, [pc, #24]	@ (8006c6c <HAL_RCC_GetHCLKFreq+0x2c>)
 8006c54:	5ccb      	ldrb	r3, [r1, r3]
 8006c56:	fa22 f303 	lsr.w	r3, r2, r3
 8006c5a:	4a05      	ldr	r2, [pc, #20]	@ (8006c70 <HAL_RCC_GetHCLKFreq+0x30>)
 8006c5c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8006c5e:	4b04      	ldr	r3, [pc, #16]	@ (8006c70 <HAL_RCC_GetHCLKFreq+0x30>)
 8006c60:	681b      	ldr	r3, [r3, #0]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	46020c00 	.word	0x46020c00
 8006c6c:	08013138 	.word	0x08013138
 8006c70:	20000000 	.word	0x20000000

08006c74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8006c78:	f7ff ffe2 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	4b05      	ldr	r3, [pc, #20]	@ (8006c94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c80:	6a1b      	ldr	r3, [r3, #32]
 8006c82:	091b      	lsrs	r3, r3, #4
 8006c84:	f003 0307 	and.w	r3, r3, #7
 8006c88:	4903      	ldr	r1, [pc, #12]	@ (8006c98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c8a:	5ccb      	ldrb	r3, [r1, r3]
 8006c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	46020c00 	.word	0x46020c00
 8006c98:	08013148 	.word	0x08013148

08006c9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8006ca0:	f7ff ffce 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	4b05      	ldr	r3, [pc, #20]	@ (8006cbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	0a1b      	lsrs	r3, r3, #8
 8006cac:	f003 0307 	and.w	r3, r3, #7
 8006cb0:	4903      	ldr	r1, [pc, #12]	@ (8006cc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cb2:	5ccb      	ldrb	r3, [r1, r3]
 8006cb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	46020c00 	.word	0x46020c00
 8006cc0:	08013148 	.word	0x08013148

08006cc4 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8006cc8:	f7ff ffba 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	4b05      	ldr	r3, [pc, #20]	@ (8006ce4 <HAL_RCC_GetPCLK3Freq+0x20>)
 8006cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd2:	091b      	lsrs	r3, r3, #4
 8006cd4:	f003 0307 	and.w	r3, r3, #7
 8006cd8:	4903      	ldr	r1, [pc, #12]	@ (8006ce8 <HAL_RCC_GetPCLK3Freq+0x24>)
 8006cda:	5ccb      	ldrb	r3, [r1, r3]
 8006cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	46020c00 	.word	0x46020c00
 8006ce8:	08013148 	.word	0x08013148

08006cec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006cf4:	4b3e      	ldr	r3, [pc, #248]	@ (8006df0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cfa:	f003 0304 	and.w	r3, r3, #4
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d003      	beq.n	8006d0a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006d02:	f7fe fd5f 	bl	80057c4 <HAL_PWREx_GetVoltageRange>
 8006d06:	6178      	str	r0, [r7, #20]
 8006d08:	e019      	b.n	8006d3e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d0a:	4b39      	ldr	r3, [pc, #228]	@ (8006df0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d10:	4a37      	ldr	r2, [pc, #220]	@ (8006df0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d12:	f043 0304 	orr.w	r3, r3, #4
 8006d16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006d1a:	4b35      	ldr	r3, [pc, #212]	@ (8006df0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d20:	f003 0304 	and.w	r3, r3, #4
 8006d24:	60fb      	str	r3, [r7, #12]
 8006d26:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006d28:	f7fe fd4c 	bl	80057c4 <HAL_PWREx_GetVoltageRange>
 8006d2c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006d2e:	4b30      	ldr	r3, [pc, #192]	@ (8006df0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d34:	4a2e      	ldr	r2, [pc, #184]	@ (8006df0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d36:	f023 0304 	bic.w	r3, r3, #4
 8006d3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d44:	d003      	beq.n	8006d4e <RCC_SetFlashLatencyFromMSIRange+0x62>
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d4c:	d109      	bne.n	8006d62 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d54:	d202      	bcs.n	8006d5c <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8006d56:	2301      	movs	r3, #1
 8006d58:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006d5a:	e033      	b.n	8006dc4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006d60:	e030      	b.n	8006dc4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d68:	d208      	bcs.n	8006d7c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d70:	d102      	bne.n	8006d78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8006d72:	2303      	movs	r3, #3
 8006d74:	613b      	str	r3, [r7, #16]
 8006d76:	e025      	b.n	8006dc4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e035      	b.n	8006de8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d82:	d90f      	bls.n	8006da4 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d109      	bne.n	8006d9e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d90:	d902      	bls.n	8006d98 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8006d92:	2300      	movs	r3, #0
 8006d94:	613b      	str	r3, [r7, #16]
 8006d96:	e015      	b.n	8006dc4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8006d98:	2301      	movs	r3, #1
 8006d9a:	613b      	str	r3, [r7, #16]
 8006d9c:	e012      	b.n	8006dc4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8006d9e:	2300      	movs	r3, #0
 8006da0:	613b      	str	r3, [r7, #16]
 8006da2:	e00f      	b.n	8006dc4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006daa:	d109      	bne.n	8006dc0 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006db2:	d102      	bne.n	8006dba <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8006db4:	2301      	movs	r3, #1
 8006db6:	613b      	str	r3, [r7, #16]
 8006db8:	e004      	b.n	8006dc4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8006dba:	2302      	movs	r3, #2
 8006dbc:	613b      	str	r3, [r7, #16]
 8006dbe:	e001      	b.n	8006dc4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006df4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f023 020f 	bic.w	r2, r3, #15
 8006dcc:	4909      	ldr	r1, [pc, #36]	@ (8006df4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006dd4:	4b07      	ldr	r3, [pc, #28]	@ (8006df4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 030f 	and.w	r3, r3, #15
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d001      	beq.n	8006de6 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e000      	b.n	8006de8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3718      	adds	r7, #24
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	46020c00 	.word	0x46020c00
 8006df4:	40022000 	.word	0x40022000

08006df8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8006df8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dfc:	b0b6      	sub	sp, #216	@ 0xd8
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e04:	2300      	movs	r3, #0
 8006e06:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e18:	f002 0401 	and.w	r4, r2, #1
 8006e1c:	2500      	movs	r5, #0
 8006e1e:	ea54 0305 	orrs.w	r3, r4, r5
 8006e22:	d00b      	beq.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8006e24:	4bc5      	ldr	r3, [pc, #788]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e2a:	f023 0103 	bic.w	r1, r3, #3
 8006e2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e34:	4ac1      	ldr	r2, [pc, #772]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006e36:	430b      	orrs	r3, r1
 8006e38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e44:	f002 0804 	and.w	r8, r2, #4
 8006e48:	f04f 0900 	mov.w	r9, #0
 8006e4c:	ea58 0309 	orrs.w	r3, r8, r9
 8006e50:	d00b      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006e52:	4bba      	ldr	r3, [pc, #744]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006e54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e58:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006e5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e62:	4ab6      	ldr	r2, [pc, #728]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006e64:	430b      	orrs	r3, r1
 8006e66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006e6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e72:	f002 0a08 	and.w	sl, r2, #8
 8006e76:	f04f 0b00 	mov.w	fp, #0
 8006e7a:	ea5a 030b 	orrs.w	r3, sl, fp
 8006e7e:	d00b      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006e80:	4bae      	ldr	r3, [pc, #696]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e86:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006e8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e90:	4aaa      	ldr	r2, [pc, #680]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006e92:	430b      	orrs	r3, r1
 8006e94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006e98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea0:	f002 0310 	and.w	r3, r2, #16
 8006ea4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006eae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	d00b      	beq.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006eb8:	4ba0      	ldr	r3, [pc, #640]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ebe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006ec2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ec6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ec8:	4a9c      	ldr	r2, [pc, #624]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006eca:	430b      	orrs	r3, r1
 8006ecc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ed0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed8:	f002 0320 	and.w	r3, r2, #32
 8006edc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ee6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006eea:	460b      	mov	r3, r1
 8006eec:	4313      	orrs	r3, r2
 8006eee:	d00b      	beq.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006ef0:	4b92      	ldr	r3, [pc, #584]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006ef2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ef6:	f023 0107 	bic.w	r1, r3, #7
 8006efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f00:	4a8e      	ldr	r2, [pc, #568]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006f02:	430b      	orrs	r3, r1
 8006f04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f10:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006f14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f18:	2300      	movs	r3, #0
 8006f1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006f1e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006f22:	460b      	mov	r3, r1
 8006f24:	4313      	orrs	r3, r2
 8006f26:	d00b      	beq.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006f28:	4b84      	ldr	r3, [pc, #528]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f2e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006f32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f38:	4a80      	ldr	r2, [pc, #512]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006f3a:	430b      	orrs	r3, r1
 8006f3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f48:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006f4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f50:	2300      	movs	r3, #0
 8006f52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006f56:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	d00b      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006f60:	4b76      	ldr	r3, [pc, #472]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f70:	4a72      	ldr	r2, [pc, #456]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006f72:	430b      	orrs	r3, r1
 8006f74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f80:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006f84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f88:	2300      	movs	r3, #0
 8006f8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f8e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006f92:	460b      	mov	r3, r1
 8006f94:	4313      	orrs	r3, r2
 8006f96:	d00b      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8006f98:	4b68      	ldr	r3, [pc, #416]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006f9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006fa2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fa8:	4a64      	ldr	r2, [pc, #400]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006faa:	430b      	orrs	r3, r1
 8006fac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006fb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006fbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006fc6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	d00b      	beq.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006fd0:	4b5a      	ldr	r3, [pc, #360]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fd6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8006fda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe0:	4a56      	ldr	r2, [pc, #344]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006fe2:	430b      	orrs	r3, r1
 8006fe4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006fe8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006ff4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006ffe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007002:	460b      	mov	r3, r1
 8007004:	4313      	orrs	r3, r2
 8007006:	d00b      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8007008:	4b4c      	ldr	r3, [pc, #304]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800700a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800700e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8007012:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007018:	4a48      	ldr	r2, [pc, #288]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800701a:	430b      	orrs	r3, r1
 800701c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007020:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007028:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800702c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007030:	2300      	movs	r3, #0
 8007032:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007036:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800703a:	460b      	mov	r3, r1
 800703c:	4313      	orrs	r3, r2
 800703e:	d00b      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8007040:	4b3e      	ldr	r3, [pc, #248]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007046:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800704a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800704e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007050:	4a3a      	ldr	r2, [pc, #232]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007052:	430b      	orrs	r3, r1
 8007054:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8007058:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800705c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007060:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007064:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007066:	2300      	movs	r3, #0
 8007068:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800706a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800706e:	460b      	mov	r3, r1
 8007070:	4313      	orrs	r3, r2
 8007072:	d00b      	beq.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8007074:	4b31      	ldr	r3, [pc, #196]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007076:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800707a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800707e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007082:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007084:	4a2d      	ldr	r2, [pc, #180]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007086:	430b      	orrs	r3, r1
 8007088:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800708c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007094:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007098:	673b      	str	r3, [r7, #112]	@ 0x70
 800709a:	2300      	movs	r3, #0
 800709c:	677b      	str	r3, [r7, #116]	@ 0x74
 800709e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80070a2:	460b      	mov	r3, r1
 80070a4:	4313      	orrs	r3, r2
 80070a6:	d04f      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80070a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070b0:	2b80      	cmp	r3, #128	@ 0x80
 80070b2:	d02d      	beq.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80070b4:	2b80      	cmp	r3, #128	@ 0x80
 80070b6:	d827      	bhi.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80070b8:	2b60      	cmp	r3, #96	@ 0x60
 80070ba:	d02b      	beq.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80070bc:	2b60      	cmp	r3, #96	@ 0x60
 80070be:	d823      	bhi.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80070c0:	2b40      	cmp	r3, #64	@ 0x40
 80070c2:	d006      	beq.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80070c4:	2b40      	cmp	r3, #64	@ 0x40
 80070c6:	d81f      	bhi.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d009      	beq.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80070cc:	2b20      	cmp	r3, #32
 80070ce:	d011      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80070d0:	e01a      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80070d2:	4b1a      	ldr	r3, [pc, #104]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80070d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d6:	4a19      	ldr	r2, [pc, #100]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80070d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070dc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80070de:	e01a      	b.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80070e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070e4:	3308      	adds	r3, #8
 80070e6:	4618      	mov	r0, r3
 80070e8:	f002 f914 	bl	8009314 <RCCEx_PLL2_Config>
 80070ec:	4603      	mov	r3, r0
 80070ee:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80070f2:	e010      	b.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80070f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070f8:	332c      	adds	r3, #44	@ 0x2c
 80070fa:	4618      	mov	r0, r3
 80070fc:	f002 f9a2 	bl	8009444 <RCCEx_PLL3_Config>
 8007100:	4603      	mov	r3, r0
 8007102:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007106:	e006      	b.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800710e:	e002      	b.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8007110:	bf00      	nop
 8007112:	e000      	b.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8007114:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007116:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d110      	bne.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800711e:	4b07      	ldr	r3, [pc, #28]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007120:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007124:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8007128:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800712c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007130:	4a02      	ldr	r2, [pc, #8]	@ (800713c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007132:	430b      	orrs	r3, r1
 8007134:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007138:	e006      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x350>
 800713a:	bf00      	nop
 800713c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007140:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007144:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8007148:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800714c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007150:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007154:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007156:	2300      	movs	r3, #0
 8007158:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800715a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800715e:	460b      	mov	r3, r1
 8007160:	4313      	orrs	r3, r2
 8007162:	d046      	beq.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8007164:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007168:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800716c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007170:	d028      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8007172:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007176:	d821      	bhi.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8007178:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800717c:	d022      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800717e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007182:	d81b      	bhi.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8007184:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007188:	d01c      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800718a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800718e:	d815      	bhi.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8007190:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007194:	d008      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8007196:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800719a:	d80f      	bhi.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 800719c:	2b00      	cmp	r3, #0
 800719e:	d011      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80071a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071a4:	d00e      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80071a6:	e009      	b.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80071a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071ac:	3308      	adds	r3, #8
 80071ae:	4618      	mov	r0, r3
 80071b0:	f002 f8b0 	bl	8009314 <RCCEx_PLL2_Config>
 80071b4:	4603      	mov	r3, r0
 80071b6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80071ba:	e004      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80071c2:	e000      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 80071c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071c6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d10d      	bne.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80071ce:	4bb6      	ldr	r3, [pc, #728]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80071d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071d4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80071d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80071e0:	4ab1      	ldr	r2, [pc, #708]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80071e2:	430b      	orrs	r3, r1
 80071e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80071e8:	e003      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071ea:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80071ee:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80071f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80071fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8007200:	2300      	movs	r3, #0
 8007202:	667b      	str	r3, [r7, #100]	@ 0x64
 8007204:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007208:	460b      	mov	r3, r1
 800720a:	4313      	orrs	r3, r2
 800720c:	d03e      	beq.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 800720e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007212:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007216:	2b04      	cmp	r3, #4
 8007218:	d81d      	bhi.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800721a:	a201      	add	r2, pc, #4	@ (adr r2, 8007220 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800721c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007220:	0800725f 	.word	0x0800725f
 8007224:	08007235 	.word	0x08007235
 8007228:	08007243 	.word	0x08007243
 800722c:	0800725f 	.word	0x0800725f
 8007230:	0800725f 	.word	0x0800725f
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007234:	4b9c      	ldr	r3, [pc, #624]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007238:	4a9b      	ldr	r2, [pc, #620]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800723a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800723e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007240:	e00e      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007242:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007246:	332c      	adds	r3, #44	@ 0x2c
 8007248:	4618      	mov	r0, r3
 800724a:	f002 f8fb 	bl	8009444 <RCCEx_PLL3_Config>
 800724e:	4603      	mov	r3, r0
 8007250:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8007254:	e004      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800725c:	e000      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 800725e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007260:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007264:	2b00      	cmp	r3, #0
 8007266:	d10d      	bne.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8007268:	4b8f      	ldr	r3, [pc, #572]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800726a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800726e:	f023 0107 	bic.w	r1, r3, #7
 8007272:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007276:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800727a:	4a8b      	ldr	r2, [pc, #556]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800727c:	430b      	orrs	r3, r1
 800727e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007282:	e003      	b.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007284:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007288:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 800728c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007298:	65bb      	str	r3, [r7, #88]	@ 0x58
 800729a:	2300      	movs	r3, #0
 800729c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800729e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80072a2:	460b      	mov	r3, r1
 80072a4:	4313      	orrs	r3, r2
 80072a6:	d04a      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80072a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80072b4:	d028      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80072b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80072ba:	d821      	bhi.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80072bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80072c0:	d024      	beq.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80072c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80072c6:	d81b      	bhi.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80072c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072cc:	d00e      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80072ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072d2:	d815      	bhi.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d01b      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80072d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072dc:	d110      	bne.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80072de:	4b72      	ldr	r3, [pc, #456]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80072e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e2:	4a71      	ldr	r2, [pc, #452]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80072e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072e8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80072ea:	e012      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80072ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072f0:	332c      	adds	r3, #44	@ 0x2c
 80072f2:	4618      	mov	r0, r3
 80072f4:	f002 f8a6 	bl	8009444 <RCCEx_PLL3_Config>
 80072f8:	4603      	mov	r3, r0
 80072fa:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80072fe:	e008      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8007306:	e004      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8007308:	bf00      	nop
 800730a:	e002      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 800730c:	bf00      	nop
 800730e:	e000      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8007310:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007312:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10d      	bne.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800731a:	4b63      	ldr	r3, [pc, #396]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800731c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007320:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007324:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800732c:	4a5e      	ldr	r2, [pc, #376]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800732e:	430b      	orrs	r3, r1
 8007330:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007334:	e003      	b.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007336:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800733a:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800733e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007346:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800734a:	653b      	str	r3, [r7, #80]	@ 0x50
 800734c:	2300      	movs	r3, #0
 800734e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007350:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007354:	460b      	mov	r3, r1
 8007356:	4313      	orrs	r3, r2
 8007358:	f000 80ba 	beq.w	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800735c:	2300      	movs	r3, #0
 800735e:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007362:	4b51      	ldr	r3, [pc, #324]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007364:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007368:	f003 0304 	and.w	r3, r3, #4
 800736c:	2b00      	cmp	r3, #0
 800736e:	d113      	bne.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007370:	4b4d      	ldr	r3, [pc, #308]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007372:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007376:	4a4c      	ldr	r2, [pc, #304]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007378:	f043 0304 	orr.w	r3, r3, #4
 800737c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007380:	4b49      	ldr	r3, [pc, #292]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007382:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007386:	f003 0304 	and.w	r3, r3, #4
 800738a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800738e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 8007392:	2301      	movs	r3, #1
 8007394:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007398:	4b44      	ldr	r3, [pc, #272]	@ (80074ac <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800739a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800739c:	4a43      	ldr	r2, [pc, #268]	@ (80074ac <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800739e:	f043 0301 	orr.w	r3, r3, #1
 80073a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80073a4:	f7fa faca 	bl	800193c <HAL_GetTick>
 80073a8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80073ac:	e00b      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073ae:	f7fa fac5 	bl	800193c <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	d903      	bls.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 80073be:	2303      	movs	r3, #3
 80073c0:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80073c4:	e005      	b.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80073c6:	4b39      	ldr	r3, [pc, #228]	@ (80074ac <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80073c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ca:	f003 0301 	and.w	r3, r3, #1
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d0ed      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 80073d2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d16a      	bne.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80073da:	4b33      	ldr	r3, [pc, #204]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80073dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80073e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d023      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80073f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80073f4:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80073f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d01b      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007400:	4b29      	ldr	r3, [pc, #164]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007402:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007406:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800740a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800740e:	4b26      	ldr	r3, [pc, #152]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007410:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007414:	4a24      	ldr	r2, [pc, #144]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800741a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800741e:	4b22      	ldr	r3, [pc, #136]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007420:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007424:	4a20      	ldr	r2, [pc, #128]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800742a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800742e:	4a1e      	ldr	r2, [pc, #120]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007430:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007434:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007438:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800743c:	f003 0301 	and.w	r3, r3, #1
 8007440:	2b00      	cmp	r3, #0
 8007442:	d019      	beq.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007444:	f7fa fa7a 	bl	800193c <HAL_GetTick>
 8007448:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800744c:	e00d      	b.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800744e:	f7fa fa75 	bl	800193c <HAL_GetTick>
 8007452:	4602      	mov	r2, r0
 8007454:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007458:	1ad2      	subs	r2, r2, r3
 800745a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800745e:	429a      	cmp	r2, r3
 8007460:	d903      	bls.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8007468:	e006      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800746a:	4b0f      	ldr	r3, [pc, #60]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800746c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0ea      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8007478:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800747c:	2b00      	cmp	r3, #0
 800747e:	d10d      	bne.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007480:	4b09      	ldr	r3, [pc, #36]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007482:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007486:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800748a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800748e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007492:	4a05      	ldr	r2, [pc, #20]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8007494:	430b      	orrs	r3, r1
 8007496:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800749a:	e00d      	b.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800749c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80074a0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 80074a4:	e008      	b.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 80074a6:	bf00      	nop
 80074a8:	46020c00 	.word	0x46020c00
 80074ac:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80074b4:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80074b8:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d107      	bne.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074c0:	4bb2      	ldr	r3, [pc, #712]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80074c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074c6:	4ab1      	ldr	r2, [pc, #708]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80074c8:	f023 0304 	bic.w	r3, r3, #4
 80074cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80074d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80074d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80074dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074de:	2300      	movs	r3, #0
 80074e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074e2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80074e6:	460b      	mov	r3, r1
 80074e8:	4313      	orrs	r3, r2
 80074ea:	d042      	beq.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80074ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80074f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80074f4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80074f8:	d022      	beq.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80074fa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80074fe:	d81b      	bhi.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8007500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007504:	d011      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x732>
 8007506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800750a:	d815      	bhi.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800750c:	2b00      	cmp	r3, #0
 800750e:	d019      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8007510:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007514:	d110      	bne.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007516:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800751a:	3308      	adds	r3, #8
 800751c:	4618      	mov	r0, r3
 800751e:	f001 fef9 	bl	8009314 <RCCEx_PLL2_Config>
 8007522:	4603      	mov	r3, r0
 8007524:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8007528:	e00d      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800752a:	4b98      	ldr	r3, [pc, #608]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800752c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800752e:	4a97      	ldr	r2, [pc, #604]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007534:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007536:	e006      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800753e:	e002      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8007540:	bf00      	nop
 8007542:	e000      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8007544:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007546:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10d      	bne.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800754e:	4b8f      	ldr	r3, [pc, #572]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007554:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007558:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800755c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007560:	4a8a      	ldr	r2, [pc, #552]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007562:	430b      	orrs	r3, r1
 8007564:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007568:	e003      	b.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800756a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800756e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007572:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800757e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007580:	2300      	movs	r3, #0
 8007582:	647b      	str	r3, [r7, #68]	@ 0x44
 8007584:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007588:	460b      	mov	r3, r1
 800758a:	4313      	orrs	r3, r2
 800758c:	d02d      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800758e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007596:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800759a:	d00b      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 800759c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075a0:	d804      	bhi.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d008      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80075a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075aa:	d007      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80075b2:	e004      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80075b4:	bf00      	nop
 80075b6:	e002      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80075b8:	bf00      	nop
 80075ba:	e000      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80075bc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80075be:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d10d      	bne.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80075c6:	4b71      	ldr	r3, [pc, #452]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80075c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80075cc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80075d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80075d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075d8:	4a6c      	ldr	r2, [pc, #432]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80075da:	430b      	orrs	r3, r1
 80075dc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80075e0:	e003      	b.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075e2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80075e6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 80075ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80075f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075f8:	2300      	movs	r3, #0
 80075fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075fc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007600:	460b      	mov	r3, r1
 8007602:	4313      	orrs	r3, r2
 8007604:	d00c      	beq.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8007606:	4b61      	ldr	r3, [pc, #388]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007608:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800760c:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8007610:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007614:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007618:	4a5c      	ldr	r2, [pc, #368]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800761a:	430b      	orrs	r3, r1
 800761c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8007620:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007628:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800762c:	633b      	str	r3, [r7, #48]	@ 0x30
 800762e:	2300      	movs	r3, #0
 8007630:	637b      	str	r3, [r7, #52]	@ 0x34
 8007632:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007636:	460b      	mov	r3, r1
 8007638:	4313      	orrs	r3, r2
 800763a:	d019      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800763c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007640:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007644:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007648:	d105      	bne.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800764a:	4b50      	ldr	r3, [pc, #320]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800764c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800764e:	4a4f      	ldr	r2, [pc, #316]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007654:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8007656:	4b4d      	ldr	r3, [pc, #308]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007658:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800765c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007660:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007664:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007668:	4a48      	ldr	r2, [pc, #288]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800766a:	430b      	orrs	r3, r1
 800766c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8007670:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800767c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800767e:	2300      	movs	r3, #0
 8007680:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007682:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007686:	460b      	mov	r3, r1
 8007688:	4313      	orrs	r3, r2
 800768a:	d00c      	beq.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800768c:	4b3f      	ldr	r3, [pc, #252]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800768e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007692:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007696:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800769a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800769e:	493b      	ldr	r1, [pc, #236]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80076a0:	4313      	orrs	r3, r2
 80076a2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80076a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ae:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80076b2:	623b      	str	r3, [r7, #32]
 80076b4:	2300      	movs	r3, #0
 80076b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80076b8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80076bc:	460b      	mov	r3, r1
 80076be:	4313      	orrs	r3, r2
 80076c0:	d00c      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80076c2:	4b32      	ldr	r3, [pc, #200]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80076c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80076cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80076d4:	492d      	ldr	r1, [pc, #180]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80076d6:	4313      	orrs	r3, r2
 80076d8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80076dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80076e8:	61bb      	str	r3, [r7, #24]
 80076ea:	2300      	movs	r3, #0
 80076ec:	61fb      	str	r3, [r7, #28]
 80076ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80076f2:	460b      	mov	r3, r1
 80076f4:	4313      	orrs	r3, r2
 80076f6:	d00c      	beq.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80076f8:	4b24      	ldr	r3, [pc, #144]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80076fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80076fe:	f023 0218 	bic.w	r2, r3, #24
 8007702:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007706:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800770a:	4920      	ldr	r1, [pc, #128]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800770c:	4313      	orrs	r3, r2
 800770e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007712:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800771e:	613b      	str	r3, [r7, #16]
 8007720:	2300      	movs	r3, #0
 8007722:	617b      	str	r3, [r7, #20]
 8007724:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007728:	460b      	mov	r3, r1
 800772a:	4313      	orrs	r3, r2
 800772c:	d034      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800772e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007732:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007736:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800773a:	d105      	bne.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800773c:	4b13      	ldr	r3, [pc, #76]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800773e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007740:	4a12      	ldr	r2, [pc, #72]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007742:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007746:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8007748:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800774c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007750:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007754:	d108      	bne.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007756:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800775a:	3308      	adds	r3, #8
 800775c:	4618      	mov	r0, r3
 800775e:	f001 fdd9 	bl	8009314 <RCCEx_PLL2_Config>
 8007762:	4603      	mov	r3, r0
 8007764:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8007768:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800776c:	2b00      	cmp	r3, #0
 800776e:	d10f      	bne.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007770:	4b06      	ldr	r3, [pc, #24]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007772:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007776:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800777a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800777e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007782:	4902      	ldr	r1, [pc, #8]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007784:	4313      	orrs	r3, r2
 8007786:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800778a:	e005      	b.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 800778c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007790:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007794:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8007798:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800779c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80077a4:	60bb      	str	r3, [r7, #8]
 80077a6:	2300      	movs	r3, #0
 80077a8:	60fb      	str	r3, [r7, #12]
 80077aa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80077ae:	460b      	mov	r3, r1
 80077b0:	4313      	orrs	r3, r2
 80077b2:	d03a      	beq.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80077b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80077b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80077c0:	d00e      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 80077c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80077c6:	d815      	bhi.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d017      	beq.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80077cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077d0:	d110      	bne.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077d2:	4b27      	ldr	r3, [pc, #156]	@ (8007870 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80077d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d6:	4a26      	ldr	r2, [pc, #152]	@ (8007870 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80077d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077dc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80077de:	e00e      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80077e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80077e4:	3308      	adds	r3, #8
 80077e6:	4618      	mov	r0, r3
 80077e8:	f001 fd94 	bl	8009314 <RCCEx_PLL2_Config>
 80077ec:	4603      	mov	r3, r0
 80077ee:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80077f2:	e004      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80077fa:	e000      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 80077fc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80077fe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10d      	bne.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8007806:	4b1a      	ldr	r3, [pc, #104]	@ (8007870 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800780c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007810:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007814:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007818:	4915      	ldr	r1, [pc, #84]	@ (8007870 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800781a:	4313      	orrs	r3, r2
 800781c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007820:	e003      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007822:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007826:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800782a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800782e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007832:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007836:	603b      	str	r3, [r7, #0]
 8007838:	2300      	movs	r3, #0
 800783a:	607b      	str	r3, [r7, #4]
 800783c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007840:	460b      	mov	r3, r1
 8007842:	4313      	orrs	r3, r2
 8007844:	d00c      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8007846:	4b0a      	ldr	r3, [pc, #40]	@ (8007870 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007848:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800784c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007850:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007854:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007858:	4905      	ldr	r1, [pc, #20]	@ (8007870 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800785a:	4313      	orrs	r3, r2
 800785c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8007860:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8007864:	4618      	mov	r0, r3
 8007866:	37d8      	adds	r7, #216	@ 0xd8
 8007868:	46bd      	mov	sp, r7
 800786a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800786e:	bf00      	nop
 8007870:	46020c00 	.word	0x46020c00

08007874 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007874:	b480      	push	{r7}
 8007876:	b089      	sub	sp, #36	@ 0x24
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800787c:	4ba6      	ldr	r3, [pc, #664]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800787e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007884:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007886:	4ba4      	ldr	r3, [pc, #656]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800788a:	f003 0303 	and.w	r3, r3, #3
 800788e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007890:	4ba1      	ldr	r3, [pc, #644]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007894:	0a1b      	lsrs	r3, r3, #8
 8007896:	f003 030f 	and.w	r3, r3, #15
 800789a:	3301      	adds	r3, #1
 800789c:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800789e:	4b9e      	ldr	r3, [pc, #632]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80078a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a2:	091b      	lsrs	r3, r3, #4
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80078aa:	4b9b      	ldr	r3, [pc, #620]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80078ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ae:	08db      	lsrs	r3, r3, #3
 80078b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	fb02 f303 	mul.w	r3, r2, r3
 80078ba:	ee07 3a90 	vmov	s15, r3
 80078be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078c2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	2b03      	cmp	r3, #3
 80078ca:	d062      	beq.n	8007992 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	2b03      	cmp	r3, #3
 80078d0:	f200 8081 	bhi.w	80079d6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d024      	beq.n	8007924 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	2b02      	cmp	r3, #2
 80078de:	d17a      	bne.n	80079d6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	ee07 3a90 	vmov	s15, r3
 80078e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ea:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007b1c <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80078ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078f2:	4b89      	ldr	r3, [pc, #548]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80078f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078fa:	ee07 3a90 	vmov	s15, r3
 80078fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007902:	ed97 6a02 	vldr	s12, [r7, #8]
 8007906:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007b20 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800790a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800790e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007912:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007916:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800791a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800791e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007922:	e08f      	b.n	8007a44 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007924:	4b7c      	ldr	r3, [pc, #496]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800792c:	2b00      	cmp	r3, #0
 800792e:	d005      	beq.n	800793c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8007930:	4b79      	ldr	r3, [pc, #484]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	0f1b      	lsrs	r3, r3, #28
 8007936:	f003 030f 	and.w	r3, r3, #15
 800793a:	e006      	b.n	800794a <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 800793c:	4b76      	ldr	r3, [pc, #472]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800793e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007942:	041b      	lsls	r3, r3, #16
 8007944:	0f1b      	lsrs	r3, r3, #28
 8007946:	f003 030f 	and.w	r3, r3, #15
 800794a:	4a76      	ldr	r2, [pc, #472]	@ (8007b24 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800794c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007950:	ee07 3a90 	vmov	s15, r3
 8007954:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	ee07 3a90 	vmov	s15, r3
 800795e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007966:	69bb      	ldr	r3, [r7, #24]
 8007968:	ee07 3a90 	vmov	s15, r3
 800796c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007970:	ed97 6a02 	vldr	s12, [r7, #8]
 8007974:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007b20 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007978:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800797c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007980:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007984:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007988:	ee67 7a27 	vmul.f32	s15, s14, s15
 800798c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007990:	e058      	b.n	8007a44 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	ee07 3a90 	vmov	s15, r3
 8007998:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800799c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007b1c <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80079a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079a4:	4b5c      	ldr	r3, [pc, #368]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80079a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079ac:	ee07 3a90 	vmov	s15, r3
 80079b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80079b4:	ed97 6a02 	vldr	s12, [r7, #8]
 80079b8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007b20 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80079bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80079c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80079c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80079cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079d0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80079d4:	e036      	b.n	8007a44 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80079d6:	4b50      	ldr	r3, [pc, #320]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d005      	beq.n	80079ee <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 80079e2:	4b4d      	ldr	r3, [pc, #308]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	0f1b      	lsrs	r3, r3, #28
 80079e8:	f003 030f 	and.w	r3, r3, #15
 80079ec:	e006      	b.n	80079fc <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 80079ee:	4b4a      	ldr	r3, [pc, #296]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80079f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80079f4:	041b      	lsls	r3, r3, #16
 80079f6:	0f1b      	lsrs	r3, r3, #28
 80079f8:	f003 030f 	and.w	r3, r3, #15
 80079fc:	4a49      	ldr	r2, [pc, #292]	@ (8007b24 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80079fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a02:	ee07 3a90 	vmov	s15, r3
 8007a06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	ee07 3a90 	vmov	s15, r3
 8007a10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	ee07 3a90 	vmov	s15, r3
 8007a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a22:	ed97 6a02 	vldr	s12, [r7, #8]
 8007a26:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007b20 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a42:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8007a44:	4b34      	ldr	r3, [pc, #208]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d017      	beq.n	8007a80 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007a50:	4b31      	ldr	r3, [pc, #196]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a54:	0a5b      	lsrs	r3, r3, #9
 8007a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a5a:	ee07 3a90 	vmov	s15, r3
 8007a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8007a62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a66:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007a6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a76:	ee17 2a90 	vmov	r2, s15
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	601a      	str	r2, [r3, #0]
 8007a7e:	e002      	b.n	8007a86 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8007a86:	4b24      	ldr	r3, [pc, #144]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d017      	beq.n	8007ac2 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007a92:	4b21      	ldr	r3, [pc, #132]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a96:	0c1b      	lsrs	r3, r3, #16
 8007a98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a9c:	ee07 3a90 	vmov	s15, r3
 8007aa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8007aa4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007aa8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007aac:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ab0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ab4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ab8:	ee17 2a90 	vmov	r2, s15
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	605a      	str	r2, [r3, #4]
 8007ac0:	e002      	b.n	8007ac8 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8007ac8:	4b13      	ldr	r3, [pc, #76]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007acc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d017      	beq.n	8007b04 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007ad4:	4b10      	ldr	r3, [pc, #64]	@ (8007b18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ad8:	0e1b      	lsrs	r3, r3, #24
 8007ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ade:	ee07 3a90 	vmov	s15, r3
 8007ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8007ae6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007aea:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007aee:	edd7 6a07 	vldr	s13, [r7, #28]
 8007af2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007af6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007afa:	ee17 2a90 	vmov	r2, s15
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007b02:	e002      	b.n	8007b0a <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	609a      	str	r2, [r3, #8]
}
 8007b0a:	bf00      	nop
 8007b0c:	3724      	adds	r7, #36	@ 0x24
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop
 8007b18:	46020c00 	.word	0x46020c00
 8007b1c:	4b742400 	.word	0x4b742400
 8007b20:	46000000 	.word	0x46000000
 8007b24:	08013150 	.word	0x08013150

08007b28 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b089      	sub	sp, #36	@ 0x24
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007b30:	4ba6      	ldr	r3, [pc, #664]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b38:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8007b3a:	4ba4      	ldr	r3, [pc, #656]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b3e:	f003 0303 	and.w	r3, r3, #3
 8007b42:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8007b44:	4ba1      	ldr	r3, [pc, #644]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b48:	0a1b      	lsrs	r3, r3, #8
 8007b4a:	f003 030f 	and.w	r3, r3, #15
 8007b4e:	3301      	adds	r3, #1
 8007b50:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8007b52:	4b9e      	ldr	r3, [pc, #632]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b56:	091b      	lsrs	r3, r3, #4
 8007b58:	f003 0301 	and.w	r3, r3, #1
 8007b5c:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8007b5e:	4b9b      	ldr	r3, [pc, #620]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b62:	08db      	lsrs	r3, r3, #3
 8007b64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b68:	68fa      	ldr	r2, [r7, #12]
 8007b6a:	fb02 f303 	mul.w	r3, r2, r3
 8007b6e:	ee07 3a90 	vmov	s15, r3
 8007b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b76:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	2b03      	cmp	r3, #3
 8007b7e:	d062      	beq.n	8007c46 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	2b03      	cmp	r3, #3
 8007b84:	f200 8081 	bhi.w	8007c8a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d024      	beq.n	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	2b02      	cmp	r3, #2
 8007b92:	d17a      	bne.n	8007c8a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	ee07 3a90 	vmov	s15, r3
 8007b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b9e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007dd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8007ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ba6:	4b89      	ldr	r3, [pc, #548]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bae:	ee07 3a90 	vmov	s15, r3
 8007bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007bb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007bba:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007bc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bd2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007bd6:	e08f      	b.n	8007cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8007bd8:	4b7c      	ldr	r3, [pc, #496]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d005      	beq.n	8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8007be4:	4b79      	ldr	r3, [pc, #484]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	0f1b      	lsrs	r3, r3, #28
 8007bea:	f003 030f 	and.w	r3, r3, #15
 8007bee:	e006      	b.n	8007bfe <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8007bf0:	4b76      	ldr	r3, [pc, #472]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007bf2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007bf6:	041b      	lsls	r3, r3, #16
 8007bf8:	0f1b      	lsrs	r3, r3, #28
 8007bfa:	f003 030f 	and.w	r3, r3, #15
 8007bfe:	4a76      	ldr	r2, [pc, #472]	@ (8007dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8007c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c04:	ee07 3a90 	vmov	s15, r3
 8007c08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	ee07 3a90 	vmov	s15, r3
 8007c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	ee07 3a90 	vmov	s15, r3
 8007c20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c24:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c28:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007c2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c38:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8007c3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c44:	e058      	b.n	8007cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	ee07 3a90 	vmov	s15, r3
 8007c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c50:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007dd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8007c54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c58:	4b5c      	ldr	r3, [pc, #368]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c60:	ee07 3a90 	vmov	s15, r3
 8007c64:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c68:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c6c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007c70:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007c74:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c84:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c88:	e036      	b.n	8007cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8007c8a:	4b50      	ldr	r3, [pc, #320]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d005      	beq.n	8007ca2 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8007c96:	4b4d      	ldr	r3, [pc, #308]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	0f1b      	lsrs	r3, r3, #28
 8007c9c:	f003 030f 	and.w	r3, r3, #15
 8007ca0:	e006      	b.n	8007cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8007ca2:	4b4a      	ldr	r3, [pc, #296]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007ca4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ca8:	041b      	lsls	r3, r3, #16
 8007caa:	0f1b      	lsrs	r3, r3, #28
 8007cac:	f003 030f 	and.w	r3, r3, #15
 8007cb0:	4a49      	ldr	r2, [pc, #292]	@ (8007dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8007cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cb6:	ee07 3a90 	vmov	s15, r3
 8007cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	ee07 3a90 	vmov	s15, r3
 8007cc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	ee07 3a90 	vmov	s15, r3
 8007cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007cda:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ce6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8007cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cf2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cf6:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8007cf8:	4b34      	ldr	r3, [pc, #208]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d017      	beq.n	8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007d04:	4b31      	ldr	r3, [pc, #196]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d08:	0a5b      	lsrs	r3, r3, #9
 8007d0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d0e:	ee07 3a90 	vmov	s15, r3
 8007d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8007d16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d1a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007d1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d2a:	ee17 2a90 	vmov	r2, s15
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	601a      	str	r2, [r3, #0]
 8007d32:	e002      	b.n	8007d3a <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007d3a:	4b24      	ldr	r3, [pc, #144]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d017      	beq.n	8007d76 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007d46:	4b21      	ldr	r3, [pc, #132]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d4a:	0c1b      	lsrs	r3, r3, #16
 8007d4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d50:	ee07 3a90 	vmov	s15, r3
 8007d54:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007d58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d5c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007d60:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d6c:	ee17 2a90 	vmov	r2, s15
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	605a      	str	r2, [r3, #4]
 8007d74:	e002      	b.n	8007d7c <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007d7c:	4b13      	ldr	r3, [pc, #76]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d017      	beq.n	8007db8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007d88:	4b10      	ldr	r3, [pc, #64]	@ (8007dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d8c:	0e1b      	lsrs	r3, r3, #24
 8007d8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d92:	ee07 3a90 	vmov	s15, r3
 8007d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8007d9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d9e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007da2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007daa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dae:	ee17 2a90 	vmov	r2, s15
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007db6:	e002      	b.n	8007dbe <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	609a      	str	r2, [r3, #8]
}
 8007dbe:	bf00      	nop
 8007dc0:	3724      	adds	r7, #36	@ 0x24
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr
 8007dca:	bf00      	nop
 8007dcc:	46020c00 	.word	0x46020c00
 8007dd0:	4b742400 	.word	0x4b742400
 8007dd4:	46000000 	.word	0x46000000
 8007dd8:	08013150 	.word	0x08013150

08007ddc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b089      	sub	sp, #36	@ 0x24
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007de4:	4ba6      	ldr	r3, [pc, #664]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dec:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8007dee:	4ba4      	ldr	r3, [pc, #656]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007df2:	f003 0303 	and.w	r3, r3, #3
 8007df6:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8007df8:	4ba1      	ldr	r3, [pc, #644]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dfc:	0a1b      	lsrs	r3, r3, #8
 8007dfe:	f003 030f 	and.w	r3, r3, #15
 8007e02:	3301      	adds	r3, #1
 8007e04:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8007e06:	4b9e      	ldr	r3, [pc, #632]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e0a:	091b      	lsrs	r3, r3, #4
 8007e0c:	f003 0301 	and.w	r3, r3, #1
 8007e10:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8007e12:	4b9b      	ldr	r3, [pc, #620]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e16:	08db      	lsrs	r3, r3, #3
 8007e18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	fb02 f303 	mul.w	r3, r2, r3
 8007e22:	ee07 3a90 	vmov	s15, r3
 8007e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e2a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	2b03      	cmp	r3, #3
 8007e32:	d062      	beq.n	8007efa <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	2b03      	cmp	r3, #3
 8007e38:	f200 8081 	bhi.w	8007f3e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d024      	beq.n	8007e8c <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	d17a      	bne.n	8007f3e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	ee07 3a90 	vmov	s15, r3
 8007e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e52:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8008084 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8007e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e5a:	4b89      	ldr	r3, [pc, #548]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e62:	ee07 3a90 	vmov	s15, r3
 8007e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007e6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e6e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8008088 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007e7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e86:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8007e8a:	e08f      	b.n	8007fac <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007e8c:	4b7c      	ldr	r3, [pc, #496]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d005      	beq.n	8007ea4 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8007e98:	4b79      	ldr	r3, [pc, #484]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	0f1b      	lsrs	r3, r3, #28
 8007e9e:	f003 030f 	and.w	r3, r3, #15
 8007ea2:	e006      	b.n	8007eb2 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8007ea4:	4b76      	ldr	r3, [pc, #472]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007ea6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007eaa:	041b      	lsls	r3, r3, #16
 8007eac:	0f1b      	lsrs	r3, r3, #28
 8007eae:	f003 030f 	and.w	r3, r3, #15
 8007eb2:	4a76      	ldr	r2, [pc, #472]	@ (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007eb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007eb8:	ee07 3a90 	vmov	s15, r3
 8007ebc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	ee07 3a90 	vmov	s15, r3
 8007ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	ee07 3a90 	vmov	s15, r3
 8007ed4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ed8:	ed97 6a02 	vldr	s12, [r7, #8]
 8007edc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8008088 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007ee0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ee4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ee8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007eec:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ef4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ef8:	e058      	b.n	8007fac <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	ee07 3a90 	vmov	s15, r3
 8007f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f04:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008084 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8007f08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f0c:	4b5c      	ldr	r3, [pc, #368]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f14:	ee07 3a90 	vmov	s15, r3
 8007f18:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f1c:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f20:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8008088 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007f24:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007f28:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f30:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f38:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f3c:	e036      	b.n	8007fac <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007f3e:	4b50      	ldr	r3, [pc, #320]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d005      	beq.n	8007f56 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8007f4a:	4b4d      	ldr	r3, [pc, #308]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	0f1b      	lsrs	r3, r3, #28
 8007f50:	f003 030f 	and.w	r3, r3, #15
 8007f54:	e006      	b.n	8007f64 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8007f56:	4b4a      	ldr	r3, [pc, #296]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007f58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007f5c:	041b      	lsls	r3, r3, #16
 8007f5e:	0f1b      	lsrs	r3, r3, #28
 8007f60:	f003 030f 	and.w	r3, r3, #15
 8007f64:	4a49      	ldr	r2, [pc, #292]	@ (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f6a:	ee07 3a90 	vmov	s15, r3
 8007f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	ee07 3a90 	vmov	s15, r3
 8007f78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	ee07 3a90 	vmov	s15, r3
 8007f86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f8e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8008088 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007f92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fa6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007faa:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007fac:	4b34      	ldr	r3, [pc, #208]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d017      	beq.n	8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007fb8:	4b31      	ldr	r3, [pc, #196]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fbc:	0a5b      	lsrs	r3, r3, #9
 8007fbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fc2:	ee07 3a90 	vmov	s15, r3
 8007fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8007fca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007fce:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007fd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fde:	ee17 2a90 	vmov	r2, s15
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	601a      	str	r2, [r3, #0]
 8007fe6:	e002      	b.n	8007fee <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2200      	movs	r2, #0
 8007fec:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007fee:	4b24      	ldr	r3, [pc, #144]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d017      	beq.n	800802a <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007ffa:	4b21      	ldr	r3, [pc, #132]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ffe:	0c1b      	lsrs	r3, r3, #16
 8008000:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008004:	ee07 3a90 	vmov	s15, r3
 8008008:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 800800c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008010:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008014:	edd7 6a07 	vldr	s13, [r7, #28]
 8008018:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800801c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008020:	ee17 2a90 	vmov	r2, s15
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	605a      	str	r2, [r3, #4]
 8008028:	e002      	b.n	8008030 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8008030:	4b13      	ldr	r3, [pc, #76]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008034:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008038:	2b00      	cmp	r3, #0
 800803a:	d017      	beq.n	800806c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800803c:	4b10      	ldr	r3, [pc, #64]	@ (8008080 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800803e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008040:	0e1b      	lsrs	r3, r3, #24
 8008042:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008046:	ee07 3a90 	vmov	s15, r3
 800804a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800804e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008052:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008056:	edd7 6a07 	vldr	s13, [r7, #28]
 800805a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800805e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008062:	ee17 2a90 	vmov	r2, s15
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800806a:	e002      	b.n	8008072 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	609a      	str	r2, [r3, #8]
}
 8008072:	bf00      	nop
 8008074:	3724      	adds	r7, #36	@ 0x24
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	46020c00 	.word	0x46020c00
 8008084:	4b742400 	.word	0x4b742400
 8008088:	46000000 	.word	0x46000000
 800808c:	08013150 	.word	0x08013150

08008090 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b08e      	sub	sp, #56	@ 0x38
 8008094:	af00      	add	r7, sp, #0
 8008096:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800809a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800809e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80080a2:	430b      	orrs	r3, r1
 80080a4:	d145      	bne.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80080a6:	4b9b      	ldr	r3, [pc, #620]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80080a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080b0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80080b2:	4b98      	ldr	r3, [pc, #608]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80080b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080b8:	f003 0302 	and.w	r3, r3, #2
 80080bc:	2b02      	cmp	r3, #2
 80080be:	d108      	bne.n	80080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80080c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080c6:	d104      	bne.n	80080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80080c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ce:	f001 b912 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80080d2:	4b90      	ldr	r3, [pc, #576]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80080d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080e0:	d114      	bne.n	800810c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80080e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080e8:	d110      	bne.n	800810c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80080ea:	4b8a      	ldr	r3, [pc, #552]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80080ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080f8:	d103      	bne.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80080fa:	23fa      	movs	r3, #250	@ 0xfa
 80080fc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80080fe:	f001 b8fa 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8008102:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008106:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008108:	f001 b8f5 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 800810c:	4b81      	ldr	r3, [pc, #516]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008114:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008118:	d107      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800811a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008120:	d103      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8008122:	4b7d      	ldr	r3, [pc, #500]	@ (8008318 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008124:	637b      	str	r3, [r7, #52]	@ 0x34
 8008126:	f001 b8e6 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800812a:	2300      	movs	r3, #0
 800812c:	637b      	str	r3, [r7, #52]	@ 0x34
 800812e:	f001 b8e2 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008132:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008136:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800813a:	430b      	orrs	r3, r1
 800813c:	d151      	bne.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800813e:	4b75      	ldr	r3, [pc, #468]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8008140:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008144:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8008148:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800814a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814c:	2b80      	cmp	r3, #128	@ 0x80
 800814e:	d035      	beq.n	80081bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8008150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008152:	2b80      	cmp	r3, #128	@ 0x80
 8008154:	d841      	bhi.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8008156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008158:	2b60      	cmp	r3, #96	@ 0x60
 800815a:	d02a      	beq.n	80081b2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800815c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815e:	2b60      	cmp	r3, #96	@ 0x60
 8008160:	d83b      	bhi.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	2b40      	cmp	r3, #64	@ 0x40
 8008166:	d009      	beq.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816a:	2b40      	cmp	r3, #64	@ 0x40
 800816c:	d835      	bhi.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800816e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00c      	beq.n	800818e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8008174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008176:	2b20      	cmp	r3, #32
 8008178:	d012      	beq.n	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800817a:	e02e      	b.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800817c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008180:	4618      	mov	r0, r3
 8008182:	f7ff fb77 	bl	8007874 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8008186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008188:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800818a:	f001 b8b4 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800818e:	f107 0318 	add.w	r3, r7, #24
 8008192:	4618      	mov	r0, r3
 8008194:	f7ff fcc8 	bl	8007b28 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8008198:	69bb      	ldr	r3, [r7, #24]
 800819a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800819c:	f001 b8ab 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081a0:	f107 030c 	add.w	r3, r7, #12
 80081a4:	4618      	mov	r0, r3
 80081a6:	f7ff fe19 	bl	8007ddc <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081ae:	f001 b8a2 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80081b2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80081b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081b8:	f001 b89d 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80081bc:	4b55      	ldr	r3, [pc, #340]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081c8:	d103      	bne.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 80081ca:	4b54      	ldr	r3, [pc, #336]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80081cc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80081ce:	f001 b892 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80081d2:	2300      	movs	r3, #0
 80081d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081d6:	f001 b88e 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 80081da:	2300      	movs	r3, #0
 80081dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081de:	f001 b88a 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 80081e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081e6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80081ea:	430b      	orrs	r3, r1
 80081ec:	d126      	bne.n	800823c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 80081ee:	4b49      	ldr	r3, [pc, #292]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80081f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80081f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081f8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 80081fa:	4b46      	ldr	r3, [pc, #280]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008206:	d106      	bne.n	8008216 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8008208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820a:	2b00      	cmp	r3, #0
 800820c:	d103      	bne.n	8008216 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 800820e:	4b43      	ldr	r3, [pc, #268]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008210:	637b      	str	r3, [r7, #52]	@ 0x34
 8008212:	f001 b870 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8008216:	4b3f      	ldr	r3, [pc, #252]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800821e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008222:	d107      	bne.n	8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8008224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008226:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800822a:	d103      	bne.n	8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 800822c:	4b3c      	ldr	r3, [pc, #240]	@ (8008320 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800822e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008230:	f001 b861 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8008234:	2300      	movs	r3, #0
 8008236:	637b      	str	r3, [r7, #52]	@ 0x34
 8008238:	f001 b85d 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800823c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008240:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8008244:	430b      	orrs	r3, r1
 8008246:	d171      	bne.n	800832c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8008248:	4b32      	ldr	r3, [pc, #200]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800824a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800824e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8008252:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008256:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800825a:	d034      	beq.n	80082c6 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800825c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008262:	d853      	bhi.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8008264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008266:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800826a:	d00b      	beq.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800826c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008272:	d84b      	bhi.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8008274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008276:	2b00      	cmp	r3, #0
 8008278:	d016      	beq.n	80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 800827a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008280:	d009      	beq.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8008282:	e043      	b.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008284:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008288:	4618      	mov	r0, r3
 800828a:	f7ff faf3 	bl	8007874 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800828e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008290:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008292:	f001 b830 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008296:	f107 0318 	add.w	r3, r7, #24
 800829a:	4618      	mov	r0, r3
 800829c:	f7ff fc44 	bl	8007b28 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082a4:	f001 b827 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80082a8:	4b1a      	ldr	r3, [pc, #104]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80082b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082b4:	d103      	bne.n	80082be <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 80082b6:	4b1b      	ldr	r3, [pc, #108]	@ (8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80082b8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80082ba:	f001 b81c 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80082be:	2300      	movs	r3, #0
 80082c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082c2:	f001 b818 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80082c6:	4b13      	ldr	r3, [pc, #76]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f003 0320 	and.w	r3, r3, #32
 80082ce:	2b20      	cmp	r3, #32
 80082d0:	d118      	bne.n	8008304 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80082d2:	4b10      	ldr	r3, [pc, #64]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d005      	beq.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80082de:	4b0d      	ldr	r3, [pc, #52]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	0e1b      	lsrs	r3, r3, #24
 80082e4:	f003 030f 	and.w	r3, r3, #15
 80082e8:	e006      	b.n	80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 80082ea:	4b0a      	ldr	r3, [pc, #40]	@ (8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80082ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80082f0:	041b      	lsls	r3, r3, #16
 80082f2:	0e1b      	lsrs	r3, r3, #24
 80082f4:	f003 030f 	and.w	r3, r3, #15
 80082f8:	4a0b      	ldr	r2, [pc, #44]	@ (8008328 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80082fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082fe:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008300:	f000 bff9 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008308:	f000 bff5 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 800830c:	2300      	movs	r3, #0
 800830e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008310:	f000 bff1 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008314:	46020c00 	.word	0x46020c00
 8008318:	0007a120 	.word	0x0007a120
 800831c:	00f42400 	.word	0x00f42400
 8008320:	007a1200 	.word	0x007a1200
 8008324:	02dc6c00 	.word	0x02dc6c00
 8008328:	08013150 	.word	0x08013150
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800832c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008330:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8008334:	430b      	orrs	r3, r1
 8008336:	d17f      	bne.n	8008438 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008338:	4ba8      	ldr	r3, [pc, #672]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800833a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800833e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008342:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8008344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008346:	2b00      	cmp	r3, #0
 8008348:	d165      	bne.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800834a:	4ba4      	ldr	r3, [pc, #656]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800834c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008350:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8008354:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8008356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008358:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800835c:	d034      	beq.n	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800835e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008360:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008364:	d853      	bhi.n	800840e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8008366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008368:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800836c:	d00b      	beq.n	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800836e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008370:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008374:	d84b      	bhi.n	800840e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8008376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008378:	2b00      	cmp	r3, #0
 800837a:	d016      	beq.n	80083aa <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 800837c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800837e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008382:	d009      	beq.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8008384:	e043      	b.n	800840e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008386:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800838a:	4618      	mov	r0, r3
 800838c:	f7ff fa72 	bl	8007874 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008392:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008394:	f000 bfaf 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008398:	f107 0318 	add.w	r3, r7, #24
 800839c:	4618      	mov	r0, r3
 800839e:	f7ff fbc3 	bl	8007b28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80083a6:	f000 bfa6 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80083aa:	4b8c      	ldr	r3, [pc, #560]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80083b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083b6:	d103      	bne.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 80083b8:	4b89      	ldr	r3, [pc, #548]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 80083ba:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80083bc:	f000 bf9b 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 80083c0:	2300      	movs	r3, #0
 80083c2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80083c4:	f000 bf97 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80083c8:	4b84      	ldr	r3, [pc, #528]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f003 0320 	and.w	r3, r3, #32
 80083d0:	2b20      	cmp	r3, #32
 80083d2:	d118      	bne.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80083d4:	4b81      	ldr	r3, [pc, #516]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d005      	beq.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80083e0:	4b7e      	ldr	r3, [pc, #504]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	0e1b      	lsrs	r3, r3, #24
 80083e6:	f003 030f 	and.w	r3, r3, #15
 80083ea:	e006      	b.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 80083ec:	4b7b      	ldr	r3, [pc, #492]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80083ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80083f2:	041b      	lsls	r3, r3, #16
 80083f4:	0e1b      	lsrs	r3, r3, #24
 80083f6:	f003 030f 	and.w	r3, r3, #15
 80083fa:	4a7a      	ldr	r2, [pc, #488]	@ (80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 80083fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008400:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8008402:	f000 bf78 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8008406:	2300      	movs	r3, #0
 8008408:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800840a:	f000 bf74 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 800840e:	2300      	movs	r3, #0
 8008410:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008412:	f000 bf70 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8008416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008418:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800841c:	d108      	bne.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800841e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008422:	4618      	mov	r0, r3
 8008424:	f7ff fa26 	bl	8007874 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8008428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842a:	637b      	str	r3, [r7, #52]	@ 0x34
 800842c:	f000 bf63 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 8008430:	2300      	movs	r3, #0
 8008432:	637b      	str	r3, [r7, #52]	@ 0x34
 8008434:	f000 bf5f 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8008438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800843c:	1e51      	subs	r1, r2, #1
 800843e:	430b      	orrs	r3, r1
 8008440:	d136      	bne.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008442:	4b66      	ldr	r3, [pc, #408]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8008444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008448:	f003 0303 	and.w	r3, r3, #3
 800844c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800844e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008450:	2b00      	cmp	r3, #0
 8008452:	d104      	bne.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8008454:	f7fe fc22 	bl	8006c9c <HAL_RCC_GetPCLK2Freq>
 8008458:	6378      	str	r0, [r7, #52]	@ 0x34
 800845a:	f000 bf4c 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800845e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008460:	2b01      	cmp	r3, #1
 8008462:	d104      	bne.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008464:	f7fe faea 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8008468:	6378      	str	r0, [r7, #52]	@ 0x34
 800846a:	f000 bf44 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800846e:	4b5b      	ldr	r3, [pc, #364]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800847a:	d106      	bne.n	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 800847c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847e:	2b02      	cmp	r3, #2
 8008480:	d103      	bne.n	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8008482:	4b59      	ldr	r3, [pc, #356]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8008484:	637b      	str	r3, [r7, #52]	@ 0x34
 8008486:	f000 bf36 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800848a:	4b54      	ldr	r3, [pc, #336]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800848c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008490:	f003 0302 	and.w	r3, r3, #2
 8008494:	2b02      	cmp	r3, #2
 8008496:	d107      	bne.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8008498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849a:	2b03      	cmp	r3, #3
 800849c:	d104      	bne.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 800849e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80084a4:	f000 bf27 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80084a8:	2300      	movs	r3, #0
 80084aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ac:	f000 bf23 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 80084b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084b4:	1f11      	subs	r1, r2, #4
 80084b6:	430b      	orrs	r3, r1
 80084b8:	d136      	bne.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80084ba:	4b48      	ldr	r3, [pc, #288]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80084bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80084c4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80084c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d104      	bne.n	80084d6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80084cc:	f7fe fbd2 	bl	8006c74 <HAL_RCC_GetPCLK1Freq>
 80084d0:	6378      	str	r0, [r7, #52]	@ 0x34
 80084d2:	f000 bf10 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80084d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d8:	2b10      	cmp	r3, #16
 80084da:	d104      	bne.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80084dc:	f7fe faae 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 80084e0:	6378      	str	r0, [r7, #52]	@ 0x34
 80084e2:	f000 bf08 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80084e6:	4b3d      	ldr	r3, [pc, #244]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084f2:	d106      	bne.n	8008502 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80084f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f6:	2b20      	cmp	r3, #32
 80084f8:	d103      	bne.n	8008502 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 80084fa:	4b3b      	ldr	r3, [pc, #236]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 80084fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80084fe:	f000 befa 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8008502:	4b36      	ldr	r3, [pc, #216]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8008504:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008508:	f003 0302 	and.w	r3, r3, #2
 800850c:	2b02      	cmp	r3, #2
 800850e:	d107      	bne.n	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8008510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008512:	2b30      	cmp	r3, #48	@ 0x30
 8008514:	d104      	bne.n	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8008516:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800851a:	637b      	str	r3, [r7, #52]	@ 0x34
 800851c:	f000 beeb 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8008520:	2300      	movs	r3, #0
 8008522:	637b      	str	r3, [r7, #52]	@ 0x34
 8008524:	f000 bee7 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8008528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800852c:	f1a2 0108 	sub.w	r1, r2, #8
 8008530:	430b      	orrs	r3, r1
 8008532:	d136      	bne.n	80085a2 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008534:	4b29      	ldr	r3, [pc, #164]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8008536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800853a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800853e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008542:	2b00      	cmp	r3, #0
 8008544:	d104      	bne.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008546:	f7fe fb95 	bl	8006c74 <HAL_RCC_GetPCLK1Freq>
 800854a:	6378      	str	r0, [r7, #52]	@ 0x34
 800854c:	f000 bed3 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8008550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008552:	2b40      	cmp	r3, #64	@ 0x40
 8008554:	d104      	bne.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008556:	f7fe fa71 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 800855a:	6378      	str	r0, [r7, #52]	@ 0x34
 800855c:	f000 becb 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8008560:	4b1e      	ldr	r3, [pc, #120]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800856c:	d106      	bne.n	800857c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 800856e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008570:	2b80      	cmp	r3, #128	@ 0x80
 8008572:	d103      	bne.n	800857c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8008574:	4b1c      	ldr	r3, [pc, #112]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8008576:	637b      	str	r3, [r7, #52]	@ 0x34
 8008578:	f000 bebd 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800857c:	4b17      	ldr	r3, [pc, #92]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800857e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008582:	f003 0302 	and.w	r3, r3, #2
 8008586:	2b02      	cmp	r3, #2
 8008588:	d107      	bne.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800858a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858c:	2bc0      	cmp	r3, #192	@ 0xc0
 800858e:	d104      	bne.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8008590:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008594:	637b      	str	r3, [r7, #52]	@ 0x34
 8008596:	f000 beae 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800859a:	2300      	movs	r3, #0
 800859c:	637b      	str	r3, [r7, #52]	@ 0x34
 800859e:	f000 beaa 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 80085a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085a6:	f1a2 0110 	sub.w	r1, r2, #16
 80085aa:	430b      	orrs	r3, r1
 80085ac:	d141      	bne.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80085ae:	4b0b      	ldr	r3, [pc, #44]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80085b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085b8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80085ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d104      	bne.n	80085ca <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80085c0:	f7fe fb58 	bl	8006c74 <HAL_RCC_GetPCLK1Freq>
 80085c4:	6378      	str	r0, [r7, #52]	@ 0x34
 80085c6:	f000 be96 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80085ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085d0:	d10c      	bne.n	80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80085d2:	f7fe fa33 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 80085d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80085d8:	f000 be8d 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80085dc:	46020c00 	.word	0x46020c00
 80085e0:	02dc6c00 	.word	0x02dc6c00
 80085e4:	08013150 	.word	0x08013150
 80085e8:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80085ec:	4baa      	ldr	r3, [pc, #680]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085f8:	d107      	bne.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80085fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008600:	d103      	bne.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 8008602:	4ba6      	ldr	r3, [pc, #664]	@ (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8008604:	637b      	str	r3, [r7, #52]	@ 0x34
 8008606:	f000 be76 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800860a:	4ba3      	ldr	r3, [pc, #652]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800860c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008610:	f003 0302 	and.w	r3, r3, #2
 8008614:	2b02      	cmp	r3, #2
 8008616:	d108      	bne.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8008618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800861e:	d104      	bne.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 8008620:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008624:	637b      	str	r3, [r7, #52]	@ 0x34
 8008626:	f000 be66 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800862a:	2300      	movs	r3, #0
 800862c:	637b      	str	r3, [r7, #52]	@ 0x34
 800862e:	f000 be62 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8008632:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008636:	f1a2 0120 	sub.w	r1, r2, #32
 800863a:	430b      	orrs	r3, r1
 800863c:	d158      	bne.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800863e:	4b96      	ldr	r3, [pc, #600]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008640:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008644:	f003 0307 	and.w	r3, r3, #7
 8008648:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800864a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864c:	2b00      	cmp	r3, #0
 800864e:	d104      	bne.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8008650:	f7fe fb38 	bl	8006cc4 <HAL_RCC_GetPCLK3Freq>
 8008654:	6378      	str	r0, [r7, #52]	@ 0x34
 8008656:	f000 be4e 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800865a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865c:	2b01      	cmp	r3, #1
 800865e:	d104      	bne.n	800866a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008660:	f7fe f9ec 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8008664:	6378      	str	r0, [r7, #52]	@ 0x34
 8008666:	f000 be46 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800866a:	4b8b      	ldr	r3, [pc, #556]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008676:	d106      	bne.n	8008686 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867a:	2b02      	cmp	r3, #2
 800867c:	d103      	bne.n	8008686 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 800867e:	4b87      	ldr	r3, [pc, #540]	@ (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8008680:	637b      	str	r3, [r7, #52]	@ 0x34
 8008682:	f000 be38 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008686:	4b84      	ldr	r3, [pc, #528]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008688:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800868c:	f003 0302 	and.w	r3, r3, #2
 8008690:	2b02      	cmp	r3, #2
 8008692:	d107      	bne.n	80086a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008696:	2b03      	cmp	r3, #3
 8008698:	d104      	bne.n	80086a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 800869a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800869e:	637b      	str	r3, [r7, #52]	@ 0x34
 80086a0:	f000 be29 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 80086a4:	4b7c      	ldr	r3, [pc, #496]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 0320 	and.w	r3, r3, #32
 80086ac:	2b20      	cmp	r3, #32
 80086ae:	d11b      	bne.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80086b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b2:	2b04      	cmp	r3, #4
 80086b4:	d118      	bne.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80086b6:	4b78      	ldr	r3, [pc, #480]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d005      	beq.n	80086ce <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 80086c2:	4b75      	ldr	r3, [pc, #468]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	0e1b      	lsrs	r3, r3, #24
 80086c8:	f003 030f 	and.w	r3, r3, #15
 80086cc:	e006      	b.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80086ce:	4b72      	ldr	r3, [pc, #456]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80086d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086d4:	041b      	lsls	r3, r3, #16
 80086d6:	0e1b      	lsrs	r3, r3, #24
 80086d8:	f003 030f 	and.w	r3, r3, #15
 80086dc:	4a70      	ldr	r2, [pc, #448]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80086de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086e4:	f000 be07 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80086e8:	2300      	movs	r3, #0
 80086ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ec:	f000 be03 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80086f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086f4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80086f8:	430b      	orrs	r3, r1
 80086fa:	d16c      	bne.n	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80086fc:	4b66      	ldr	r3, [pc, #408]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80086fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008702:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008706:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800870e:	d104      	bne.n	800871a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008710:	f7fe f994 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8008714:	6378      	str	r0, [r7, #52]	@ 0x34
 8008716:	f000 bdee 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800871a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008720:	d108      	bne.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008722:	f107 0318 	add.w	r3, r7, #24
 8008726:	4618      	mov	r0, r3
 8008728:	f7ff f9fe 	bl	8007b28 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800872c:	6a3b      	ldr	r3, [r7, #32]
 800872e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008730:	f000 bde1 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8008734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008736:	2b00      	cmp	r3, #0
 8008738:	d104      	bne.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800873a:	f7fe fa81 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 800873e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008740:	f000 bdd9 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8008744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008746:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800874a:	d122      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800874c:	4b52      	ldr	r3, [pc, #328]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f003 0320 	and.w	r3, r3, #32
 8008754:	2b20      	cmp	r3, #32
 8008756:	d118      	bne.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008758:	4b4f      	ldr	r3, [pc, #316]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800875a:	689b      	ldr	r3, [r3, #8]
 800875c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008760:	2b00      	cmp	r3, #0
 8008762:	d005      	beq.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8008764:	4b4c      	ldr	r3, [pc, #304]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	0e1b      	lsrs	r3, r3, #24
 800876a:	f003 030f 	and.w	r3, r3, #15
 800876e:	e006      	b.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8008770:	4b49      	ldr	r3, [pc, #292]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008772:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008776:	041b      	lsls	r3, r3, #16
 8008778:	0e1b      	lsrs	r3, r3, #24
 800877a:	f003 030f 	and.w	r3, r3, #15
 800877e:	4a48      	ldr	r2, [pc, #288]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8008780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008784:	637b      	str	r3, [r7, #52]	@ 0x34
 8008786:	f000 bdb6 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 800878a:	2300      	movs	r3, #0
 800878c:	637b      	str	r3, [r7, #52]	@ 0x34
 800878e:	f000 bdb2 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8008792:	4b41      	ldr	r3, [pc, #260]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800879a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800879e:	d107      	bne.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80087a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087a6:	d103      	bne.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 80087a8:	4b3c      	ldr	r3, [pc, #240]	@ (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80087aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ac:	f000 bda3 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80087b0:	4b39      	ldr	r3, [pc, #228]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087bc:	d107      	bne.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 80087be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087c4:	d103      	bne.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 80087c6:	4b35      	ldr	r3, [pc, #212]	@ (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80087c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ca:	f000 bd94 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80087ce:	2300      	movs	r3, #0
 80087d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80087d2:	f000 bd90 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80087d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087da:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80087de:	430b      	orrs	r3, r1
 80087e0:	d160      	bne.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80087e2:	4b2d      	ldr	r3, [pc, #180]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80087e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80087e8:	f003 0307 	and.w	r3, r3, #7
 80087ec:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80087ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f0:	2b04      	cmp	r3, #4
 80087f2:	d84c      	bhi.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 80087f4:	a201      	add	r2, pc, #4	@ (adr r2, 80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 80087f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087fa:	bf00      	nop
 80087fc:	08008835 	.word	0x08008835
 8008800:	08008811 	.word	0x08008811
 8008804:	08008823 	.word	0x08008823
 8008808:	0800883f 	.word	0x0800883f
 800880c:	08008849 	.word	0x08008849
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008810:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008814:	4618      	mov	r0, r3
 8008816:	f7ff f82d 	bl	8007874 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800881a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800881c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800881e:	f000 bd6a 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008822:	f107 030c 	add.w	r3, r7, #12
 8008826:	4618      	mov	r0, r3
 8008828:	f7ff fad8 	bl	8007ddc <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008830:	f000 bd61 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8008834:	f7fe fa04 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8008838:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800883a:	f000 bd5c 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800883e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008842:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008844:	f000 bd57 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008848:	4b13      	ldr	r3, [pc, #76]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f003 0320 	and.w	r3, r3, #32
 8008850:	2b20      	cmp	r3, #32
 8008852:	d118      	bne.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008854:	4b10      	ldr	r3, [pc, #64]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800885c:	2b00      	cmp	r3, #0
 800885e:	d005      	beq.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8008860:	4b0d      	ldr	r3, [pc, #52]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	0e1b      	lsrs	r3, r3, #24
 8008866:	f003 030f 	and.w	r3, r3, #15
 800886a:	e006      	b.n	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 800886c:	4b0a      	ldr	r3, [pc, #40]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800886e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008872:	041b      	lsls	r3, r3, #16
 8008874:	0e1b      	lsrs	r3, r3, #24
 8008876:	f003 030f 	and.w	r3, r3, #15
 800887a:	4a09      	ldr	r2, [pc, #36]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 800887c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008880:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008882:	f000 bd38 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008886:	2300      	movs	r3, #0
 8008888:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800888a:	f000 bd34 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800888e:	2300      	movs	r3, #0
 8008890:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008892:	f000 bd30 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008896:	bf00      	nop
 8008898:	46020c00 	.word	0x46020c00
 800889c:	00f42400 	.word	0x00f42400
 80088a0:	08013150 	.word	0x08013150
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 80088a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088a8:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 80088ac:	430b      	orrs	r3, r1
 80088ae:	d167      	bne.n	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 80088b0:	4ba0      	ldr	r3, [pc, #640]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80088b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088b6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80088ba:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80088bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088c2:	d036      	beq.n	8008932 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80088c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088ca:	d855      	bhi.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 80088cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80088d2:	d029      	beq.n	8008928 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 80088d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80088da:	d84d      	bhi.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 80088dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088e2:	d013      	beq.n	800890c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 80088e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088ea:	d845      	bhi.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 80088ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d015      	beq.n	800891e <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088f8:	d13e      	bne.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088fe:	4618      	mov	r0, r3
 8008900:	f7fe ffb8 	bl	8007874 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8008904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008906:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008908:	f000 bcf5 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800890c:	f107 030c 	add.w	r3, r7, #12
 8008910:	4618      	mov	r0, r3
 8008912:	f7ff fa63 	bl	8007ddc <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800891a:	f000 bcec 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800891e:	f7fe f98f 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8008922:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008924:	f000 bce7 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008928:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800892c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800892e:	f000 bce2 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008932:	4b80      	ldr	r3, [pc, #512]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f003 0320 	and.w	r3, r3, #32
 800893a:	2b20      	cmp	r3, #32
 800893c:	d118      	bne.n	8008970 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800893e:	4b7d      	ldr	r3, [pc, #500]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008946:	2b00      	cmp	r3, #0
 8008948:	d005      	beq.n	8008956 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800894a:	4b7a      	ldr	r3, [pc, #488]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	0e1b      	lsrs	r3, r3, #24
 8008950:	f003 030f 	and.w	r3, r3, #15
 8008954:	e006      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 8008956:	4b77      	ldr	r3, [pc, #476]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008958:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800895c:	041b      	lsls	r3, r3, #16
 800895e:	0e1b      	lsrs	r3, r3, #24
 8008960:	f003 030f 	and.w	r3, r3, #15
 8008964:	4a74      	ldr	r2, [pc, #464]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8008966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800896a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800896c:	f000 bcc3 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008970:	2300      	movs	r3, #0
 8008972:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008974:	f000 bcbf 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8008978:	2300      	movs	r3, #0
 800897a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800897c:	f000 bcbb 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8008980:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008984:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8008988:	430b      	orrs	r3, r1
 800898a:	d14c      	bne.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800898c:	4b69      	ldr	r3, [pc, #420]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800898e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008992:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008996:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899a:	2b00      	cmp	r3, #0
 800899c:	d104      	bne.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800899e:	f7fe f969 	bl	8006c74 <HAL_RCC_GetPCLK1Freq>
 80089a2:	6378      	str	r0, [r7, #52]	@ 0x34
 80089a4:	f000 bca7 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80089a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089ae:	d104      	bne.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80089b0:	f7fe f844 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 80089b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80089b6:	f000 bc9e 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80089ba:	4b5e      	ldr	r3, [pc, #376]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089c6:	d107      	bne.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 80089c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089ce:	d103      	bne.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 80089d0:	4b5a      	ldr	r3, [pc, #360]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80089d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80089d4:	f000 bc8f 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 80089d8:	4b56      	ldr	r3, [pc, #344]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f003 0320 	and.w	r3, r3, #32
 80089e0:	2b20      	cmp	r3, #32
 80089e2:	d11c      	bne.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 80089e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80089ea:	d118      	bne.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80089ec:	4b51      	ldr	r3, [pc, #324]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d005      	beq.n	8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 80089f8:	4b4e      	ldr	r3, [pc, #312]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	0e1b      	lsrs	r3, r3, #24
 80089fe:	f003 030f 	and.w	r3, r3, #15
 8008a02:	e006      	b.n	8008a12 <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 8008a04:	4b4b      	ldr	r3, [pc, #300]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008a06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008a0a:	041b      	lsls	r3, r3, #16
 8008a0c:	0e1b      	lsrs	r3, r3, #24
 8008a0e:	f003 030f 	and.w	r3, r3, #15
 8008a12:	4a49      	ldr	r2, [pc, #292]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8008a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a18:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a1a:	f000 bc6c 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a22:	f000 bc68 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8008a26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a2a:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8008a2e:	430b      	orrs	r3, r1
 8008a30:	d14c      	bne.n	8008acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008a32:	4b40      	ldr	r3, [pc, #256]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a38:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008a3c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8008a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d104      	bne.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008a44:	f7fe f916 	bl	8006c74 <HAL_RCC_GetPCLK1Freq>
 8008a48:	6378      	str	r0, [r7, #52]	@ 0x34
 8008a4a:	f000 bc54 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8008a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a54:	d104      	bne.n	8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008a56:	f7fd fff1 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8008a5a:	6378      	str	r0, [r7, #52]	@ 0x34
 8008a5c:	f000 bc4b 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8008a60:	4b34      	ldr	r3, [pc, #208]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a6c:	d107      	bne.n	8008a7e <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 8008a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a74:	d103      	bne.n	8008a7e <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 8008a76:	4b31      	ldr	r3, [pc, #196]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8008a78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a7a:	f000 bc3c 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8008a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0320 	and.w	r3, r3, #32
 8008a86:	2b20      	cmp	r3, #32
 8008a88:	d11c      	bne.n	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008a90:	d118      	bne.n	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008a92:	4b28      	ldr	r3, [pc, #160]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d005      	beq.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8008a9e:	4b25      	ldr	r3, [pc, #148]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	0e1b      	lsrs	r3, r3, #24
 8008aa4:	f003 030f 	and.w	r3, r3, #15
 8008aa8:	e006      	b.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8008aaa:	4b22      	ldr	r3, [pc, #136]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008aac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008ab0:	041b      	lsls	r3, r3, #16
 8008ab2:	0e1b      	lsrs	r3, r3, #24
 8008ab4:	f003 030f 	and.w	r3, r3, #15
 8008ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8008aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ac0:	f000 bc19 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ac8:	f000 bc15 	b.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8008acc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ad0:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008ad4:	430b      	orrs	r3, r1
 8008ad6:	d157      	bne.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008ad8:	4b16      	ldr	r3, [pc, #88]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008ada:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ade:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008ae2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ae8:	d02a      	beq.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8008aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aec:	2bc0      	cmp	r3, #192	@ 0xc0
 8008aee:	d848      	bhi.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8008af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af2:	2b80      	cmp	r3, #128	@ 0x80
 8008af4:	d00d      	beq.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af8:	2b80      	cmp	r3, #128	@ 0x80
 8008afa:	d842      	bhi.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8008afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 8008b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b04:	2b40      	cmp	r3, #64	@ 0x40
 8008b06:	d011      	beq.n	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008b08:	e03b      	b.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8008b0a:	f7fe f8db 	bl	8006cc4 <HAL_RCC_GetPCLK3Freq>
 8008b0e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008b10:	e3f1      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b12:	4b08      	ldr	r3, [pc, #32]	@ (8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b1e:	d102      	bne.n	8008b26 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8008b20:	4b06      	ldr	r3, [pc, #24]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8008b22:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b24:	e3e7      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008b26:	2300      	movs	r3, #0
 8008b28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b2a:	e3e4      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8008b2c:	f7fd ff86 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8008b30:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008b32:	e3e0      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008b34:	46020c00 	.word	0x46020c00
 8008b38:	08013150 	.word	0x08013150
 8008b3c:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008b40:	4ba3      	ldr	r3, [pc, #652]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f003 0320 	and.w	r3, r3, #32
 8008b48:	2b20      	cmp	r3, #32
 8008b4a:	d117      	bne.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008b4c:	4ba0      	ldr	r3, [pc, #640]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008b4e:	689b      	ldr	r3, [r3, #8]
 8008b50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d005      	beq.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8008b58:	4b9d      	ldr	r3, [pc, #628]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	0e1b      	lsrs	r3, r3, #24
 8008b5e:	f003 030f 	and.w	r3, r3, #15
 8008b62:	e006      	b.n	8008b72 <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 8008b64:	4b9a      	ldr	r3, [pc, #616]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008b66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008b6a:	041b      	lsls	r3, r3, #16
 8008b6c:	0e1b      	lsrs	r3, r3, #24
 8008b6e:	f003 030f 	and.w	r3, r3, #15
 8008b72:	4a98      	ldr	r2, [pc, #608]	@ (8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8008b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b78:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b7a:	e3bc      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b80:	e3b9      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 8008b82:	2300      	movs	r3, #0
 8008b84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b86:	e3b6      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8008b88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b8c:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8008b90:	430b      	orrs	r3, r1
 8008b92:	d147      	bne.n	8008c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008b94:	4b8e      	ldr	r3, [pc, #568]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b9a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008b9e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8008ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d103      	bne.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008ba6:	f7fe f865 	bl	8006c74 <HAL_RCC_GetPCLK1Freq>
 8008baa:	6378      	str	r0, [r7, #52]	@ 0x34
 8008bac:	e3a3      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8008bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008bb4:	d103      	bne.n	8008bbe <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008bb6:	f7fd ff41 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8008bba:	6378      	str	r0, [r7, #52]	@ 0x34
 8008bbc:	e39b      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008bbe:	4b84      	ldr	r3, [pc, #528]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bca:	d106      	bne.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8008bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bd2:	d102      	bne.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 8008bd4:	4b80      	ldr	r3, [pc, #512]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8008bd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bd8:	e38d      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8008bda:	4b7d      	ldr	r3, [pc, #500]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f003 0320 	and.w	r3, r3, #32
 8008be2:	2b20      	cmp	r3, #32
 8008be4:	d11b      	bne.n	8008c1e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 8008be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008bec:	d117      	bne.n	8008c1e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008bee:	4b78      	ldr	r3, [pc, #480]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d005      	beq.n	8008c06 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8008bfa:	4b75      	ldr	r3, [pc, #468]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008bfc:	689b      	ldr	r3, [r3, #8]
 8008bfe:	0e1b      	lsrs	r3, r3, #24
 8008c00:	f003 030f 	and.w	r3, r3, #15
 8008c04:	e006      	b.n	8008c14 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 8008c06:	4b72      	ldr	r3, [pc, #456]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008c08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c0c:	041b      	lsls	r3, r3, #16
 8008c0e:	0e1b      	lsrs	r3, r3, #24
 8008c10:	f003 030f 	and.w	r3, r3, #15
 8008c14:	4a6f      	ldr	r2, [pc, #444]	@ (8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8008c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c1c:	e36b      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c22:	e368      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8008c24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c28:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008c2c:	430b      	orrs	r3, r1
 8008c2e:	d164      	bne.n	8008cfa <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8008c30:	4b67      	ldr	r3, [pc, #412]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008c32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c3a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8008c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d120      	bne.n	8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008c42:	4b63      	ldr	r3, [pc, #396]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f003 0320 	and.w	r3, r3, #32
 8008c4a:	2b20      	cmp	r3, #32
 8008c4c:	d117      	bne.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008c4e:	4b60      	ldr	r3, [pc, #384]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d005      	beq.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 8008c5a:	4b5d      	ldr	r3, [pc, #372]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	0e1b      	lsrs	r3, r3, #24
 8008c60:	f003 030f 	and.w	r3, r3, #15
 8008c64:	e006      	b.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 8008c66:	4b5a      	ldr	r3, [pc, #360]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008c68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c6c:	041b      	lsls	r3, r3, #16
 8008c6e:	0e1b      	lsrs	r3, r3, #24
 8008c70:	f003 030f 	and.w	r3, r3, #15
 8008c74:	4a57      	ldr	r2, [pc, #348]	@ (8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8008c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c7c:	e33b      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c82:	e338      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8008c84:	4b52      	ldr	r3, [pc, #328]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008c86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c92:	d112      	bne.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 8008c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c9a:	d10e      	bne.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008c9c:	4b4c      	ldr	r3, [pc, #304]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008c9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ca6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008caa:	d102      	bne.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8008cac:	23fa      	movs	r3, #250	@ 0xfa
 8008cae:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008cb0:	e321      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8008cb2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008cb6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008cb8:	e31d      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8008cba:	4b45      	ldr	r3, [pc, #276]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cc6:	d106      	bne.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8008cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cce:	d102      	bne.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8008cd0:	4b41      	ldr	r3, [pc, #260]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8008cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cd4:	e30f      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8008cd6:	4b3e      	ldr	r3, [pc, #248]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008cd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cdc:	f003 0302 	and.w	r3, r3, #2
 8008ce0:	2b02      	cmp	r3, #2
 8008ce2:	d107      	bne.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8008ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ce6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008cea:	d103      	bne.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8008cec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008cf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cf2:	e300      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cf8:	e2fd      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8008cfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cfe:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8008d02:	430b      	orrs	r3, r1
 8008d04:	d16a      	bne.n	8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008d06:	4b32      	ldr	r3, [pc, #200]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008d08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008d0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008d10:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8008d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d120      	bne.n	8008d5a <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008d18:	4b2d      	ldr	r3, [pc, #180]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0320 	and.w	r3, r3, #32
 8008d20:	2b20      	cmp	r3, #32
 8008d22:	d117      	bne.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008d24:	4b2a      	ldr	r3, [pc, #168]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d005      	beq.n	8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8008d30:	4b27      	ldr	r3, [pc, #156]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	0e1b      	lsrs	r3, r3, #24
 8008d36:	f003 030f 	and.w	r3, r3, #15
 8008d3a:	e006      	b.n	8008d4a <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8008d3c:	4b24      	ldr	r3, [pc, #144]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008d3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d42:	041b      	lsls	r3, r3, #16
 8008d44:	0e1b      	lsrs	r3, r3, #24
 8008d46:	f003 030f 	and.w	r3, r3, #15
 8008d4a:	4a22      	ldr	r2, [pc, #136]	@ (8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8008d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d52:	e2d0      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8008d54:	2300      	movs	r3, #0
 8008d56:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d58:	e2cd      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008d5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d68:	d112      	bne.n	8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8008d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d70:	d10e      	bne.n	8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008d72:	4b17      	ldr	r3, [pc, #92]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008d74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d80:	d102      	bne.n	8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8008d82:	23fa      	movs	r3, #250	@ 0xfa
 8008d84:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008d86:	e2b6      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8008d88:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008d8c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008d8e:	e2b2      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008d90:	4b0f      	ldr	r3, [pc, #60]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d9c:	d106      	bne.n	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8008d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008da4:	d102      	bne.n	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8008da6:	4b0c      	ldr	r3, [pc, #48]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8008da8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008daa:	e2a4      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008dac:	4b08      	ldr	r3, [pc, #32]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008dae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008db2:	f003 0302 	and.w	r3, r3, #2
 8008db6:	2b02      	cmp	r3, #2
 8008db8:	d107      	bne.n	8008dca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8008dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008dc0:	d103      	bne.n	8008dca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8008dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dc8:	e295      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dce:	e292      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008dd0:	46020c00 	.word	0x46020c00
 8008dd4:	08013150 	.word	0x08013150
 8008dd8:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8008ddc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008de0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008de4:	430b      	orrs	r3, r1
 8008de6:	d147      	bne.n	8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008de8:	4b9a      	ldr	r3, [pc, #616]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008dee:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008df2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8008df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d103      	bne.n	8008e02 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008dfa:	f7fd ff3b 	bl	8006c74 <HAL_RCC_GetPCLK1Freq>
 8008dfe:	6378      	str	r0, [r7, #52]	@ 0x34
 8008e00:	e279      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8008e02:	4b94      	ldr	r3, [pc, #592]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008e04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e10:	d112      	bne.n	8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 8008e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008e18:	d10e      	bne.n	8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008e1a:	4b8e      	ldr	r3, [pc, #568]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008e1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e28:	d102      	bne.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8008e2a:	23fa      	movs	r3, #250	@ 0xfa
 8008e2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008e2e:	e262      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8008e30:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008e34:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008e36:	e25e      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008e38:	4b86      	ldr	r3, [pc, #536]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e44:	d106      	bne.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 8008e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e48:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008e4c:	d102      	bne.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 8008e4e:	4b82      	ldr	r3, [pc, #520]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8008e50:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e52:	e250      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008e54:	4b7f      	ldr	r3, [pc, #508]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008e56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e5a:	f003 0302 	and.w	r3, r3, #2
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d107      	bne.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8008e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e64:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008e68:	d103      	bne.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 8008e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e70:	e241      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8008e72:	2300      	movs	r3, #0
 8008e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e76:	e23e      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8008e78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e7c:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8008e80:	430b      	orrs	r3, r1
 8008e82:	d12d      	bne.n	8008ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8008e84:	4b73      	ldr	r3, [pc, #460]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e8a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008e8e:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8008e90:	4b70      	ldr	r3, [pc, #448]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e9c:	d105      	bne.n	8008eaa <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8008e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d102      	bne.n	8008eaa <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 8008ea4:	4b6c      	ldr	r3, [pc, #432]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8008ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea8:	e225      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8008eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008eb0:	d107      	bne.n	8008ec2 <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008eb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7fe fcdc 	bl	8007874 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ec0:	e219      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8008ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ec8:	d107      	bne.n	8008eda <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008eca:	f107 0318 	add.w	r3, r7, #24
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7fe fe2a 	bl	8007b28 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8008ed4:	69bb      	ldr	r3, [r7, #24]
 8008ed6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ed8:	e20d      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8008eda:	2300      	movs	r3, #0
 8008edc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ede:	e20a      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8008ee0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ee4:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8008ee8:	430b      	orrs	r3, r1
 8008eea:	d156      	bne.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008eec:	4b59      	ldr	r3, [pc, #356]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ef2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008ef6:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008efa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008efe:	d028      	beq.n	8008f52 <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 8008f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f06:	d845      	bhi.n	8008f94 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8008f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f0e:	d013      	beq.n	8008f38 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 8008f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f16:	d83d      	bhi.n	8008f94 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8008f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d004      	beq.n	8008f28 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8008f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f24:	d004      	beq.n	8008f30 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 8008f26:	e035      	b.n	8008f94 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8008f28:	f7fd feb8 	bl	8006c9c <HAL_RCC_GetPCLK2Freq>
 8008f2c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008f2e:	e1e2      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008f30:	f7fd fd84 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8008f34:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008f36:	e1de      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008f38:	4b46      	ldr	r3, [pc, #280]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f44:	d102      	bne.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 8008f46:	4b44      	ldr	r3, [pc, #272]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8008f48:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008f4a:	e1d4      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f50:	e1d1      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008f52:	4b40      	ldr	r3, [pc, #256]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0320 	and.w	r3, r3, #32
 8008f5a:	2b20      	cmp	r3, #32
 8008f5c:	d117      	bne.n	8008f8e <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008f5e:	4b3d      	ldr	r3, [pc, #244]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d005      	beq.n	8008f76 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 8008f6a:	4b3a      	ldr	r3, [pc, #232]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	0e1b      	lsrs	r3, r3, #24
 8008f70:	f003 030f 	and.w	r3, r3, #15
 8008f74:	e006      	b.n	8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8008f76:	4b37      	ldr	r3, [pc, #220]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008f78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008f7c:	041b      	lsls	r3, r3, #16
 8008f7e:	0e1b      	lsrs	r3, r3, #24
 8008f80:	f003 030f 	and.w	r3, r3, #15
 8008f84:	4a35      	ldr	r2, [pc, #212]	@ (800905c <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8008f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f8a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008f8c:	e1b3      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f92:	e1b0      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8008f94:	2300      	movs	r3, #0
 8008f96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f98:	e1ad      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8008f9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f9e:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8008fa2:	430b      	orrs	r3, r1
 8008fa4:	d15c      	bne.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008fac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008fb0:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008fb8:	d028      	beq.n	800900c <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 8008fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008fc0:	d845      	bhi.n	800904e <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8008fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fc8:	d013      	beq.n	8008ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8008fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fd0:	d83d      	bhi.n	800904e <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8008fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d004      	beq.n	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8008fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fde:	d004      	beq.n	8008fea <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8008fe0:	e035      	b.n	800904e <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8008fe2:	f7fd fe47 	bl	8006c74 <HAL_RCC_GetPCLK1Freq>
 8008fe6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008fe8:	e185      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008fea:	f7fd fd27 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 8008fee:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008ff0:	e181      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ff2:	4b18      	ldr	r3, [pc, #96]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ffe:	d102      	bne.n	8009006 <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8009000:	4b15      	ldr	r3, [pc, #84]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8009002:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009004:	e177      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8009006:	2300      	movs	r3, #0
 8009008:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800900a:	e174      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800900c:	4b11      	ldr	r3, [pc, #68]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f003 0320 	and.w	r3, r3, #32
 8009014:	2b20      	cmp	r3, #32
 8009016:	d117      	bne.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009018:	4b0e      	ldr	r3, [pc, #56]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009020:	2b00      	cmp	r3, #0
 8009022:	d005      	beq.n	8009030 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 8009024:	4b0b      	ldr	r3, [pc, #44]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	0e1b      	lsrs	r3, r3, #24
 800902a:	f003 030f 	and.w	r3, r3, #15
 800902e:	e006      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8009030:	4b08      	ldr	r3, [pc, #32]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8009032:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009036:	041b      	lsls	r3, r3, #16
 8009038:	0e1b      	lsrs	r3, r3, #24
 800903a:	f003 030f 	and.w	r3, r3, #15
 800903e:	4a07      	ldr	r2, [pc, #28]	@ (800905c <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8009040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009044:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009046:	e156      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8009048:	2300      	movs	r3, #0
 800904a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800904c:	e153      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800904e:	2300      	movs	r3, #0
 8009050:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009052:	e150      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8009054:	46020c00 	.word	0x46020c00
 8009058:	00f42400 	.word	0x00f42400
 800905c:	08013150 	.word	0x08013150
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8009060:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009064:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8009068:	430b      	orrs	r3, r1
 800906a:	d176      	bne.n	800915a <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800906c:	4ba4      	ldr	r3, [pc, #656]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800906e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009072:	f003 0318 	and.w	r3, r3, #24
 8009076:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8009078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800907a:	2b18      	cmp	r3, #24
 800907c:	d86a      	bhi.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 800907e:	a201      	add	r2, pc, #4	@ (adr r2, 8009084 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009084:	080090e9 	.word	0x080090e9
 8009088:	08009155 	.word	0x08009155
 800908c:	08009155 	.word	0x08009155
 8009090:	08009155 	.word	0x08009155
 8009094:	08009155 	.word	0x08009155
 8009098:	08009155 	.word	0x08009155
 800909c:	08009155 	.word	0x08009155
 80090a0:	08009155 	.word	0x08009155
 80090a4:	080090f1 	.word	0x080090f1
 80090a8:	08009155 	.word	0x08009155
 80090ac:	08009155 	.word	0x08009155
 80090b0:	08009155 	.word	0x08009155
 80090b4:	08009155 	.word	0x08009155
 80090b8:	08009155 	.word	0x08009155
 80090bc:	08009155 	.word	0x08009155
 80090c0:	08009155 	.word	0x08009155
 80090c4:	080090f9 	.word	0x080090f9
 80090c8:	08009155 	.word	0x08009155
 80090cc:	08009155 	.word	0x08009155
 80090d0:	08009155 	.word	0x08009155
 80090d4:	08009155 	.word	0x08009155
 80090d8:	08009155 	.word	0x08009155
 80090dc:	08009155 	.word	0x08009155
 80090e0:	08009155 	.word	0x08009155
 80090e4:	08009113 	.word	0x08009113
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80090e8:	f7fd fdec 	bl	8006cc4 <HAL_RCC_GetPCLK3Freq>
 80090ec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80090ee:	e102      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80090f0:	f7fd fca4 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 80090f4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80090f6:	e0fe      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80090f8:	4b81      	ldr	r3, [pc, #516]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009104:	d102      	bne.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 8009106:	4b7f      	ldr	r3, [pc, #508]	@ (8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8009108:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800910a:	e0f4      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800910c:	2300      	movs	r3, #0
 800910e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009110:	e0f1      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009112:	4b7b      	ldr	r3, [pc, #492]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f003 0320 	and.w	r3, r3, #32
 800911a:	2b20      	cmp	r3, #32
 800911c:	d117      	bne.n	800914e <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800911e:	4b78      	ldr	r3, [pc, #480]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009126:	2b00      	cmp	r3, #0
 8009128:	d005      	beq.n	8009136 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 800912a:	4b75      	ldr	r3, [pc, #468]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	0e1b      	lsrs	r3, r3, #24
 8009130:	f003 030f 	and.w	r3, r3, #15
 8009134:	e006      	b.n	8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 8009136:	4b72      	ldr	r3, [pc, #456]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8009138:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800913c:	041b      	lsls	r3, r3, #16
 800913e:	0e1b      	lsrs	r3, r3, #24
 8009140:	f003 030f 	and.w	r3, r3, #15
 8009144:	4a70      	ldr	r2, [pc, #448]	@ (8009308 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8009146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800914a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800914c:	e0d3      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800914e:	2300      	movs	r3, #0
 8009150:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009152:	e0d0      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8009154:	2300      	movs	r3, #0
 8009156:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009158:	e0cd      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800915a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800915e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8009162:	430b      	orrs	r3, r1
 8009164:	d155      	bne.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8009166:	4b66      	ldr	r3, [pc, #408]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8009168:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800916c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009170:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009174:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009178:	d013      	beq.n	80091a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 800917a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009180:	d844      	bhi.n	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8009182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009184:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009188:	d013      	beq.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 800918a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800918c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009190:	d83c      	bhi.n	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8009192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009194:	2b00      	cmp	r3, #0
 8009196:	d014      	beq.n	80091c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8009198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800919e:	d014      	beq.n	80091ca <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 80091a0:	e034      	b.n	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091a2:	f107 0318 	add.w	r3, r7, #24
 80091a6:	4618      	mov	r0, r3
 80091a8:	f7fe fcbe 	bl	8007b28 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091b0:	e0a1      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80091b6:	4618      	mov	r0, r3
 80091b8:	f7fe fb5c 	bl	8007874 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80091bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091c0:	e099      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80091c2:	f7fd fc3b 	bl	8006a3c <HAL_RCC_GetSysClockFreq>
 80091c6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80091c8:	e095      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80091ca:	4b4d      	ldr	r3, [pc, #308]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f003 0320 	and.w	r3, r3, #32
 80091d2:	2b20      	cmp	r3, #32
 80091d4:	d117      	bne.n	8009206 <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80091d6:	4b4a      	ldr	r3, [pc, #296]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d005      	beq.n	80091ee <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 80091e2:	4b47      	ldr	r3, [pc, #284]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	0e1b      	lsrs	r3, r3, #24
 80091e8:	f003 030f 	and.w	r3, r3, #15
 80091ec:	e006      	b.n	80091fc <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 80091ee:	4b44      	ldr	r3, [pc, #272]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80091f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80091f4:	041b      	lsls	r3, r3, #16
 80091f6:	0e1b      	lsrs	r3, r3, #24
 80091f8:	f003 030f 	and.w	r3, r3, #15
 80091fc:	4a42      	ldr	r2, [pc, #264]	@ (8009308 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80091fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009202:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009204:	e077      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8009206:	2300      	movs	r3, #0
 8009208:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800920a:	e074      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800920c:	2300      	movs	r3, #0
 800920e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009210:	e071      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8009212:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009216:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800921a:	430b      	orrs	r3, r1
 800921c:	d131      	bne.n	8009282 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800921e:	4b38      	ldr	r3, [pc, #224]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8009220:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009224:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009228:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800922a:	4b35      	ldr	r3, [pc, #212]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800922c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009230:	f003 0302 	and.w	r3, r3, #2
 8009234:	2b02      	cmp	r3, #2
 8009236:	d106      	bne.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8009238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800923a:	2b00      	cmp	r3, #0
 800923c:	d103      	bne.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 800923e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009242:	637b      	str	r3, [r7, #52]	@ 0x34
 8009244:	e057      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8009246:	4b2e      	ldr	r3, [pc, #184]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8009248:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800924c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009250:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009254:	d112      	bne.n	800927c <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 8009256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800925c:	d10e      	bne.n	800927c <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800925e:	4b28      	ldr	r3, [pc, #160]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8009260:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009264:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009268:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800926c:	d102      	bne.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 800926e:	23fa      	movs	r3, #250	@ 0xfa
 8009270:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009272:	e040      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8009274:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009278:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800927a:	e03c      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800927c:	2300      	movs	r3, #0
 800927e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009280:	e039      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8009282:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009286:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800928a:	430b      	orrs	r3, r1
 800928c:	d131      	bne.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800928e:	4b1c      	ldr	r3, [pc, #112]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8009290:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009294:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009298:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800929a:	4b19      	ldr	r3, [pc, #100]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092a6:	d105      	bne.n	80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 80092a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d102      	bne.n	80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 80092ae:	4b17      	ldr	r3, [pc, #92]	@ (800930c <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 80092b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80092b2:	e020      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 80092b4:	4b12      	ldr	r3, [pc, #72]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092c0:	d106      	bne.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 80092c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092c8:	d102      	bne.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 80092ca:	4b11      	ldr	r3, [pc, #68]	@ (8009310 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80092cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ce:	e012      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80092d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80092d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092dc:	d106      	bne.n	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 80092de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092e4:	d102      	bne.n	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 80092e6:	4b07      	ldr	r3, [pc, #28]	@ (8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 80092e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ea:	e004      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80092ec:	2300      	movs	r3, #0
 80092ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80092f0:	e001      	b.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80092f2:	2300      	movs	r3, #0
 80092f4:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80092f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3738      	adds	r7, #56	@ 0x38
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}
 8009300:	46020c00 	.word	0x46020c00
 8009304:	00f42400 	.word	0x00f42400
 8009308:	08013150 	.word	0x08013150
 800930c:	02dc6c00 	.word	0x02dc6c00
 8009310:	016e3600 	.word	0x016e3600

08009314 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800931c:	4b47      	ldr	r3, [pc, #284]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a46      	ldr	r2, [pc, #280]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 8009322:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009326:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009328:	f7f8 fb08 	bl	800193c <HAL_GetTick>
 800932c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800932e:	e008      	b.n	8009342 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009330:	f7f8 fb04 	bl	800193c <HAL_GetTick>
 8009334:	4602      	mov	r2, r0
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	1ad3      	subs	r3, r2, r3
 800933a:	2b02      	cmp	r3, #2
 800933c:	d901      	bls.n	8009342 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800933e:	2303      	movs	r3, #3
 8009340:	e077      	b.n	8009432 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009342:	4b3e      	ldr	r3, [pc, #248]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1f0      	bne.n	8009330 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800934e:	4b3b      	ldr	r3, [pc, #236]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 8009350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009352:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009356:	f023 0303 	bic.w	r3, r3, #3
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	6811      	ldr	r1, [r2, #0]
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	6852      	ldr	r2, [r2, #4]
 8009362:	3a01      	subs	r2, #1
 8009364:	0212      	lsls	r2, r2, #8
 8009366:	430a      	orrs	r2, r1
 8009368:	4934      	ldr	r1, [pc, #208]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 800936a:	4313      	orrs	r3, r2
 800936c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800936e:	4b33      	ldr	r3, [pc, #204]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 8009370:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009372:	4b33      	ldr	r3, [pc, #204]	@ (8009440 <RCCEx_PLL2_Config+0x12c>)
 8009374:	4013      	ands	r3, r2
 8009376:	687a      	ldr	r2, [r7, #4]
 8009378:	6892      	ldr	r2, [r2, #8]
 800937a:	3a01      	subs	r2, #1
 800937c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	68d2      	ldr	r2, [r2, #12]
 8009384:	3a01      	subs	r2, #1
 8009386:	0252      	lsls	r2, r2, #9
 8009388:	b292      	uxth	r2, r2
 800938a:	4311      	orrs	r1, r2
 800938c:	687a      	ldr	r2, [r7, #4]
 800938e:	6912      	ldr	r2, [r2, #16]
 8009390:	3a01      	subs	r2, #1
 8009392:	0412      	lsls	r2, r2, #16
 8009394:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009398:	4311      	orrs	r1, r2
 800939a:	687a      	ldr	r2, [r7, #4]
 800939c:	6952      	ldr	r2, [r2, #20]
 800939e:	3a01      	subs	r2, #1
 80093a0:	0612      	lsls	r2, r2, #24
 80093a2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80093a6:	430a      	orrs	r2, r1
 80093a8:	4924      	ldr	r1, [pc, #144]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093aa:	4313      	orrs	r3, r2
 80093ac:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80093ae:	4b23      	ldr	r3, [pc, #140]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b2:	f023 020c 	bic.w	r2, r3, #12
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	699b      	ldr	r3, [r3, #24]
 80093ba:	4920      	ldr	r1, [pc, #128]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093bc:	4313      	orrs	r3, r2
 80093be:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80093c0:	4b1e      	ldr	r3, [pc, #120]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6a1b      	ldr	r3, [r3, #32]
 80093c8:	491c      	ldr	r1, [pc, #112]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093ca:	4313      	orrs	r3, r2
 80093cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80093ce:	4b1b      	ldr	r3, [pc, #108]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093d2:	4a1a      	ldr	r2, [pc, #104]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093d4:	f023 0310 	bic.w	r3, r3, #16
 80093d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80093da:	4b18      	ldr	r3, [pc, #96]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093e2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	69d2      	ldr	r2, [r2, #28]
 80093ea:	00d2      	lsls	r2, r2, #3
 80093ec:	4913      	ldr	r1, [pc, #76]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093ee:	4313      	orrs	r3, r2
 80093f0:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80093f2:	4b12      	ldr	r3, [pc, #72]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f6:	4a11      	ldr	r2, [pc, #68]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 80093f8:	f043 0310 	orr.w	r3, r3, #16
 80093fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80093fe:	4b0f      	ldr	r3, [pc, #60]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a0e      	ldr	r2, [pc, #56]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 8009404:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009408:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800940a:	f7f8 fa97 	bl	800193c <HAL_GetTick>
 800940e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009410:	e008      	b.n	8009424 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009412:	f7f8 fa93 	bl	800193c <HAL_GetTick>
 8009416:	4602      	mov	r2, r0
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	1ad3      	subs	r3, r2, r3
 800941c:	2b02      	cmp	r3, #2
 800941e:	d901      	bls.n	8009424 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009420:	2303      	movs	r3, #3
 8009422:	e006      	b.n	8009432 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009424:	4b05      	ldr	r3, [pc, #20]	@ (800943c <RCCEx_PLL2_Config+0x128>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800942c:	2b00      	cmp	r3, #0
 800942e:	d0f0      	beq.n	8009412 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8009430:	2300      	movs	r3, #0

}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	bf00      	nop
 800943c:	46020c00 	.word	0x46020c00
 8009440:	80800000 	.word	0x80800000

08009444 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800944c:	4b47      	ldr	r3, [pc, #284]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4a46      	ldr	r2, [pc, #280]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009456:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009458:	f7f8 fa70 	bl	800193c <HAL_GetTick>
 800945c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800945e:	e008      	b.n	8009472 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009460:	f7f8 fa6c 	bl	800193c <HAL_GetTick>
 8009464:	4602      	mov	r2, r0
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	1ad3      	subs	r3, r2, r3
 800946a:	2b02      	cmp	r3, #2
 800946c:	d901      	bls.n	8009472 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800946e:	2303      	movs	r3, #3
 8009470:	e077      	b.n	8009562 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009472:	4b3e      	ldr	r3, [pc, #248]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800947a:	2b00      	cmp	r3, #0
 800947c:	d1f0      	bne.n	8009460 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800947e:	4b3b      	ldr	r3, [pc, #236]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009482:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009486:	f023 0303 	bic.w	r3, r3, #3
 800948a:	687a      	ldr	r2, [r7, #4]
 800948c:	6811      	ldr	r1, [r2, #0]
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	6852      	ldr	r2, [r2, #4]
 8009492:	3a01      	subs	r2, #1
 8009494:	0212      	lsls	r2, r2, #8
 8009496:	430a      	orrs	r2, r1
 8009498:	4934      	ldr	r1, [pc, #208]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 800949a:	4313      	orrs	r3, r2
 800949c:	630b      	str	r3, [r1, #48]	@ 0x30
 800949e:	4b33      	ldr	r3, [pc, #204]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 80094a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094a2:	4b33      	ldr	r3, [pc, #204]	@ (8009570 <RCCEx_PLL3_Config+0x12c>)
 80094a4:	4013      	ands	r3, r2
 80094a6:	687a      	ldr	r2, [r7, #4]
 80094a8:	6892      	ldr	r2, [r2, #8]
 80094aa:	3a01      	subs	r2, #1
 80094ac:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	68d2      	ldr	r2, [r2, #12]
 80094b4:	3a01      	subs	r2, #1
 80094b6:	0252      	lsls	r2, r2, #9
 80094b8:	b292      	uxth	r2, r2
 80094ba:	4311      	orrs	r1, r2
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	6912      	ldr	r2, [r2, #16]
 80094c0:	3a01      	subs	r2, #1
 80094c2:	0412      	lsls	r2, r2, #16
 80094c4:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80094c8:	4311      	orrs	r1, r2
 80094ca:	687a      	ldr	r2, [r7, #4]
 80094cc:	6952      	ldr	r2, [r2, #20]
 80094ce:	3a01      	subs	r2, #1
 80094d0:	0612      	lsls	r2, r2, #24
 80094d2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80094d6:	430a      	orrs	r2, r1
 80094d8:	4924      	ldr	r1, [pc, #144]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 80094da:	4313      	orrs	r3, r2
 80094dc:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80094de:	4b23      	ldr	r3, [pc, #140]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 80094e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094e2:	f023 020c 	bic.w	r2, r3, #12
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	699b      	ldr	r3, [r3, #24]
 80094ea:	4920      	ldr	r1, [pc, #128]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 80094ec:	4313      	orrs	r3, r2
 80094ee:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80094f0:	4b1e      	ldr	r3, [pc, #120]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 80094f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6a1b      	ldr	r3, [r3, #32]
 80094f8:	491c      	ldr	r1, [pc, #112]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 80094fa:	4313      	orrs	r3, r2
 80094fc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80094fe:	4b1b      	ldr	r3, [pc, #108]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009502:	4a1a      	ldr	r2, [pc, #104]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009504:	f023 0310 	bic.w	r3, r3, #16
 8009508:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800950a:	4b18      	ldr	r3, [pc, #96]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 800950c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800950e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009512:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	69d2      	ldr	r2, [r2, #28]
 800951a:	00d2      	lsls	r2, r2, #3
 800951c:	4913      	ldr	r1, [pc, #76]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 800951e:	4313      	orrs	r3, r2
 8009520:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8009522:	4b12      	ldr	r3, [pc, #72]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009526:	4a11      	ldr	r2, [pc, #68]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009528:	f043 0310 	orr.w	r3, r3, #16
 800952c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800952e:	4b0f      	ldr	r3, [pc, #60]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a0e      	ldr	r2, [pc, #56]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009538:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800953a:	f7f8 f9ff 	bl	800193c <HAL_GetTick>
 800953e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009540:	e008      	b.n	8009554 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009542:	f7f8 f9fb 	bl	800193c <HAL_GetTick>
 8009546:	4602      	mov	r2, r0
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	1ad3      	subs	r3, r2, r3
 800954c:	2b02      	cmp	r3, #2
 800954e:	d901      	bls.n	8009554 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009550:	2303      	movs	r3, #3
 8009552:	e006      	b.n	8009562 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009554:	4b05      	ldr	r3, [pc, #20]	@ (800956c <RCCEx_PLL3_Config+0x128>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800955c:	2b00      	cmp	r3, #0
 800955e:	d0f0      	beq.n	8009542 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8009560:	2300      	movs	r3, #0
}
 8009562:	4618      	mov	r0, r3
 8009564:	3710      	adds	r7, #16
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
 800956a:	bf00      	nop
 800956c:	46020c00 	.word	0x46020c00
 8009570:	80800000 	.word	0x80800000

08009574 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b082      	sub	sp, #8
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d101      	bne.n	8009586 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009582:	2301      	movs	r3, #1
 8009584:	e042      	b.n	800960c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800958c:	2b00      	cmp	r3, #0
 800958e:	d106      	bne.n	800959e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 f83b 	bl	8009614 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2224      	movs	r2, #36	@ 0x24
 80095a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	681a      	ldr	r2, [r3, #0]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f022 0201 	bic.w	r2, r2, #1
 80095b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d002      	beq.n	80095c4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f000 fa58 	bl	8009a74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 f8bd 	bl	8009744 <UART_SetConfig>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d101      	bne.n	80095d4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	e01b      	b.n	800960c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	685a      	ldr	r2, [r3, #4]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80095e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	689a      	ldr	r2, [r3, #8]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80095f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	681a      	ldr	r2, [r3, #0]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f042 0201 	orr.w	r2, r2, #1
 8009602:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f000 fad7 	bl	8009bb8 <UART_CheckIdleState>
 800960a:	4603      	mov	r3, r0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3708      	adds	r7, #8
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800961c:	bf00      	nop
 800961e:	370c      	adds	r7, #12
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b08a      	sub	sp, #40	@ 0x28
 800962c:	af02      	add	r7, sp, #8
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	603b      	str	r3, [r7, #0]
 8009634:	4613      	mov	r3, r2
 8009636:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800963e:	2b20      	cmp	r3, #32
 8009640:	d17b      	bne.n	800973a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d002      	beq.n	800964e <HAL_UART_Transmit+0x26>
 8009648:	88fb      	ldrh	r3, [r7, #6]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d101      	bne.n	8009652 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e074      	b.n	800973c <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2200      	movs	r2, #0
 8009656:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2221      	movs	r2, #33	@ 0x21
 800965e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009662:	f7f8 f96b 	bl	800193c <HAL_GetTick>
 8009666:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	88fa      	ldrh	r2, [r7, #6]
 800966c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	88fa      	ldrh	r2, [r7, #6]
 8009674:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	689b      	ldr	r3, [r3, #8]
 800967c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009680:	d108      	bne.n	8009694 <HAL_UART_Transmit+0x6c>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	691b      	ldr	r3, [r3, #16]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d104      	bne.n	8009694 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800968a:	2300      	movs	r3, #0
 800968c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	61bb      	str	r3, [r7, #24]
 8009692:	e003      	b.n	800969c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009698:	2300      	movs	r3, #0
 800969a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800969c:	e030      	b.n	8009700 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	9300      	str	r3, [sp, #0]
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	2200      	movs	r2, #0
 80096a6:	2180      	movs	r1, #128	@ 0x80
 80096a8:	68f8      	ldr	r0, [r7, #12]
 80096aa:	f000 fb2f 	bl	8009d0c <UART_WaitOnFlagUntilTimeout>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d005      	beq.n	80096c0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2220      	movs	r2, #32
 80096b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80096bc:	2303      	movs	r3, #3
 80096be:	e03d      	b.n	800973c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80096c0:	69fb      	ldr	r3, [r7, #28]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d10b      	bne.n	80096de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80096c6:	69bb      	ldr	r3, [r7, #24]
 80096c8:	881b      	ldrh	r3, [r3, #0]
 80096ca:	461a      	mov	r2, r3
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	3302      	adds	r3, #2
 80096da:	61bb      	str	r3, [r7, #24]
 80096dc:	e007      	b.n	80096ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80096de:	69fb      	ldr	r3, [r7, #28]
 80096e0:	781a      	ldrb	r2, [r3, #0]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80096e8:	69fb      	ldr	r3, [r7, #28]
 80096ea:	3301      	adds	r3, #1
 80096ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80096f4:	b29b      	uxth	r3, r3
 80096f6:	3b01      	subs	r3, #1
 80096f8:	b29a      	uxth	r2, r3
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009706:	b29b      	uxth	r3, r3
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1c8      	bne.n	800969e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	2200      	movs	r2, #0
 8009714:	2140      	movs	r1, #64	@ 0x40
 8009716:	68f8      	ldr	r0, [r7, #12]
 8009718:	f000 faf8 	bl	8009d0c <UART_WaitOnFlagUntilTimeout>
 800971c:	4603      	mov	r3, r0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d005      	beq.n	800972e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2220      	movs	r2, #32
 8009726:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800972a:	2303      	movs	r3, #3
 800972c:	e006      	b.n	800973c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2220      	movs	r2, #32
 8009732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009736:	2300      	movs	r3, #0
 8009738:	e000      	b.n	800973c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800973a:	2302      	movs	r3, #2
  }
}
 800973c:	4618      	mov	r0, r3
 800973e:	3720      	adds	r7, #32
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}

08009744 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009748:	b094      	sub	sp, #80	@ 0x50
 800974a:	af00      	add	r7, sp, #0
 800974c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800974e:	2300      	movs	r3, #0
 8009750:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009756:	681a      	ldr	r2, [r3, #0]
 8009758:	4b9b      	ldr	r3, [pc, #620]	@ (80099c8 <UART_SetConfig+0x284>)
 800975a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800975c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975e:	689a      	ldr	r2, [r3, #8]
 8009760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009762:	691b      	ldr	r3, [r3, #16]
 8009764:	431a      	orrs	r2, r3
 8009766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009768:	695b      	ldr	r3, [r3, #20]
 800976a:	431a      	orrs	r2, r3
 800976c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800976e:	69db      	ldr	r3, [r3, #28]
 8009770:	4313      	orrs	r3, r2
 8009772:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4994      	ldr	r1, [pc, #592]	@ (80099cc <UART_SetConfig+0x288>)
 800977c:	4019      	ands	r1, r3
 800977e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009784:	430b      	orrs	r3, r1
 8009786:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009794:	68d9      	ldr	r1, [r3, #12]
 8009796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	ea40 0301 	orr.w	r3, r0, r1
 800979e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80097a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a2:	699b      	ldr	r3, [r3, #24]
 80097a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80097a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	4b87      	ldr	r3, [pc, #540]	@ (80099c8 <UART_SetConfig+0x284>)
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d009      	beq.n	80097c4 <UART_SetConfig+0x80>
 80097b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	4b86      	ldr	r3, [pc, #536]	@ (80099d0 <UART_SetConfig+0x28c>)
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d004      	beq.n	80097c4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80097ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097bc:	6a1a      	ldr	r2, [r3, #32]
 80097be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097c0:	4313      	orrs	r3, r2
 80097c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80097c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80097ce:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80097d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097d8:	430b      	orrs	r3, r1
 80097da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80097dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e2:	f023 000f 	bic.w	r0, r3, #15
 80097e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80097ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	ea40 0301 	orr.w	r3, r0, r1
 80097f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	4b76      	ldr	r3, [pc, #472]	@ (80099d4 <UART_SetConfig+0x290>)
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d102      	bne.n	8009804 <UART_SetConfig+0xc0>
 80097fe:	2301      	movs	r3, #1
 8009800:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009802:	e021      	b.n	8009848 <UART_SetConfig+0x104>
 8009804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	4b73      	ldr	r3, [pc, #460]	@ (80099d8 <UART_SetConfig+0x294>)
 800980a:	429a      	cmp	r2, r3
 800980c:	d102      	bne.n	8009814 <UART_SetConfig+0xd0>
 800980e:	2304      	movs	r3, #4
 8009810:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009812:	e019      	b.n	8009848 <UART_SetConfig+0x104>
 8009814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009816:	681a      	ldr	r2, [r3, #0]
 8009818:	4b70      	ldr	r3, [pc, #448]	@ (80099dc <UART_SetConfig+0x298>)
 800981a:	429a      	cmp	r2, r3
 800981c:	d102      	bne.n	8009824 <UART_SetConfig+0xe0>
 800981e:	2308      	movs	r3, #8
 8009820:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009822:	e011      	b.n	8009848 <UART_SetConfig+0x104>
 8009824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	4b6d      	ldr	r3, [pc, #436]	@ (80099e0 <UART_SetConfig+0x29c>)
 800982a:	429a      	cmp	r2, r3
 800982c:	d102      	bne.n	8009834 <UART_SetConfig+0xf0>
 800982e:	2310      	movs	r3, #16
 8009830:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009832:	e009      	b.n	8009848 <UART_SetConfig+0x104>
 8009834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	4b63      	ldr	r3, [pc, #396]	@ (80099c8 <UART_SetConfig+0x284>)
 800983a:	429a      	cmp	r2, r3
 800983c:	d102      	bne.n	8009844 <UART_SetConfig+0x100>
 800983e:	2320      	movs	r3, #32
 8009840:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009842:	e001      	b.n	8009848 <UART_SetConfig+0x104>
 8009844:	2300      	movs	r3, #0
 8009846:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800984a:	681a      	ldr	r2, [r3, #0]
 800984c:	4b5e      	ldr	r3, [pc, #376]	@ (80099c8 <UART_SetConfig+0x284>)
 800984e:	429a      	cmp	r2, r3
 8009850:	d004      	beq.n	800985c <UART_SetConfig+0x118>
 8009852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009854:	681a      	ldr	r2, [r3, #0]
 8009856:	4b5e      	ldr	r3, [pc, #376]	@ (80099d0 <UART_SetConfig+0x28c>)
 8009858:	429a      	cmp	r2, r3
 800985a:	d172      	bne.n	8009942 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800985c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800985e:	2200      	movs	r2, #0
 8009860:	623b      	str	r3, [r7, #32]
 8009862:	627a      	str	r2, [r7, #36]	@ 0x24
 8009864:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009868:	f7fe fc12 	bl	8008090 <HAL_RCCEx_GetPeriphCLKFreq>
 800986c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800986e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009870:	2b00      	cmp	r3, #0
 8009872:	f000 80e7 	beq.w	8009a44 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800987a:	4a5a      	ldr	r2, [pc, #360]	@ (80099e4 <UART_SetConfig+0x2a0>)
 800987c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009880:	461a      	mov	r2, r3
 8009882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009884:	fbb3 f3f2 	udiv	r3, r3, r2
 8009888:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800988a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800988c:	685a      	ldr	r2, [r3, #4]
 800988e:	4613      	mov	r3, r2
 8009890:	005b      	lsls	r3, r3, #1
 8009892:	4413      	add	r3, r2
 8009894:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009896:	429a      	cmp	r2, r3
 8009898:	d305      	bcc.n	80098a6 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800989a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d903      	bls.n	80098ae <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80098ac:	e048      	b.n	8009940 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098b0:	2200      	movs	r2, #0
 80098b2:	61bb      	str	r3, [r7, #24]
 80098b4:	61fa      	str	r2, [r7, #28]
 80098b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ba:	4a4a      	ldr	r2, [pc, #296]	@ (80099e4 <UART_SetConfig+0x2a0>)
 80098bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	2200      	movs	r2, #0
 80098c4:	613b      	str	r3, [r7, #16]
 80098c6:	617a      	str	r2, [r7, #20]
 80098c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80098cc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80098d0:	f7f6 ffd8 	bl	8000884 <__aeabi_uldivmod>
 80098d4:	4602      	mov	r2, r0
 80098d6:	460b      	mov	r3, r1
 80098d8:	4610      	mov	r0, r2
 80098da:	4619      	mov	r1, r3
 80098dc:	f04f 0200 	mov.w	r2, #0
 80098e0:	f04f 0300 	mov.w	r3, #0
 80098e4:	020b      	lsls	r3, r1, #8
 80098e6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80098ea:	0202      	lsls	r2, r0, #8
 80098ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098ee:	6849      	ldr	r1, [r1, #4]
 80098f0:	0849      	lsrs	r1, r1, #1
 80098f2:	2000      	movs	r0, #0
 80098f4:	460c      	mov	r4, r1
 80098f6:	4605      	mov	r5, r0
 80098f8:	eb12 0804 	adds.w	r8, r2, r4
 80098fc:	eb43 0905 	adc.w	r9, r3, r5
 8009900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	60bb      	str	r3, [r7, #8]
 8009908:	60fa      	str	r2, [r7, #12]
 800990a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800990e:	4640      	mov	r0, r8
 8009910:	4649      	mov	r1, r9
 8009912:	f7f6 ffb7 	bl	8000884 <__aeabi_uldivmod>
 8009916:	4602      	mov	r2, r0
 8009918:	460b      	mov	r3, r1
 800991a:	4613      	mov	r3, r2
 800991c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800991e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009920:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009924:	d308      	bcc.n	8009938 <UART_SetConfig+0x1f4>
 8009926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009928:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800992c:	d204      	bcs.n	8009938 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 800992e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009934:	60da      	str	r2, [r3, #12]
 8009936:	e003      	b.n	8009940 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8009938:	2301      	movs	r3, #1
 800993a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800993e:	e081      	b.n	8009a44 <UART_SetConfig+0x300>
 8009940:	e080      	b.n	8009a44 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009944:	69db      	ldr	r3, [r3, #28]
 8009946:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800994a:	d14d      	bne.n	80099e8 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800994c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800994e:	2200      	movs	r2, #0
 8009950:	603b      	str	r3, [r7, #0]
 8009952:	607a      	str	r2, [r7, #4]
 8009954:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009958:	f7fe fb9a 	bl	8008090 <HAL_RCCEx_GetPeriphCLKFreq>
 800995c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800995e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009960:	2b00      	cmp	r3, #0
 8009962:	d06f      	beq.n	8009a44 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009968:	4a1e      	ldr	r2, [pc, #120]	@ (80099e4 <UART_SetConfig+0x2a0>)
 800996a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800996e:	461a      	mov	r2, r3
 8009970:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009972:	fbb3 f3f2 	udiv	r3, r3, r2
 8009976:	005a      	lsls	r2, r3, #1
 8009978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	085b      	lsrs	r3, r3, #1
 800997e:	441a      	add	r2, r3
 8009980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	fbb2 f3f3 	udiv	r3, r2, r3
 8009988:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800998a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800998c:	2b0f      	cmp	r3, #15
 800998e:	d916      	bls.n	80099be <UART_SetConfig+0x27a>
 8009990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009996:	d212      	bcs.n	80099be <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800999a:	b29b      	uxth	r3, r3
 800999c:	f023 030f 	bic.w	r3, r3, #15
 80099a0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80099a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099a4:	085b      	lsrs	r3, r3, #1
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	f003 0307 	and.w	r3, r3, #7
 80099ac:	b29a      	uxth	r2, r3
 80099ae:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80099b0:	4313      	orrs	r3, r2
 80099b2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80099b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80099ba:	60da      	str	r2, [r3, #12]
 80099bc:	e042      	b.n	8009a44 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80099c4:	e03e      	b.n	8009a44 <UART_SetConfig+0x300>
 80099c6:	bf00      	nop
 80099c8:	46002400 	.word	0x46002400
 80099cc:	cfff69f3 	.word	0xcfff69f3
 80099d0:	56002400 	.word	0x56002400
 80099d4:	40013800 	.word	0x40013800
 80099d8:	40004800 	.word	0x40004800
 80099dc:	40004c00 	.word	0x40004c00
 80099e0:	40005000 	.word	0x40005000
 80099e4:	08013214 	.word	0x08013214
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80099e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099ea:	2200      	movs	r2, #0
 80099ec:	469a      	mov	sl, r3
 80099ee:	4693      	mov	fp, r2
 80099f0:	4650      	mov	r0, sl
 80099f2:	4659      	mov	r1, fp
 80099f4:	f7fe fb4c 	bl	8008090 <HAL_RCCEx_GetPeriphCLKFreq>
 80099f8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80099fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d021      	beq.n	8009a44 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a04:	4a1a      	ldr	r2, [pc, #104]	@ (8009a70 <UART_SetConfig+0x32c>)
 8009a06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	085b      	lsrs	r3, r3, #1
 8009a18:	441a      	add	r2, r3
 8009a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a26:	2b0f      	cmp	r3, #15
 8009a28:	d909      	bls.n	8009a3e <UART_SetConfig+0x2fa>
 8009a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a30:	d205      	bcs.n	8009a3e <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a34:	b29a      	uxth	r2, r3
 8009a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	60da      	str	r2, [r3, #12]
 8009a3c:	e002      	b.n	8009a44 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8009a3e:	2301      	movs	r3, #1
 8009a40:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a46:	2201      	movs	r2, #1
 8009a48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a56:	2200      	movs	r2, #0
 8009a58:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009a60:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3750      	adds	r7, #80	@ 0x50
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a6e:	bf00      	nop
 8009a70:	08013214 	.word	0x08013214

08009a74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b083      	sub	sp, #12
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a80:	f003 0308 	and.w	r3, r3, #8
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d00a      	beq.n	8009a9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	430a      	orrs	r2, r1
 8009a9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aa2:	f003 0301 	and.w	r3, r3, #1
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d00a      	beq.n	8009ac0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	430a      	orrs	r2, r1
 8009abe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac4:	f003 0302 	and.w	r3, r3, #2
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d00a      	beq.n	8009ae2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	685b      	ldr	r3, [r3, #4]
 8009ad2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	430a      	orrs	r2, r1
 8009ae0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae6:	f003 0304 	and.w	r3, r3, #4
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00a      	beq.n	8009b04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	430a      	orrs	r2, r1
 8009b02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b08:	f003 0310 	and.w	r3, r3, #16
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d00a      	beq.n	8009b26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	689b      	ldr	r3, [r3, #8]
 8009b16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	430a      	orrs	r2, r1
 8009b24:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b2a:	f003 0320 	and.w	r3, r3, #32
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d00a      	beq.n	8009b48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	689b      	ldr	r3, [r3, #8]
 8009b38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	430a      	orrs	r2, r1
 8009b46:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d01a      	beq.n	8009b8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	430a      	orrs	r2, r1
 8009b68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b72:	d10a      	bne.n	8009b8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	430a      	orrs	r2, r1
 8009b88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d00a      	beq.n	8009bac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	430a      	orrs	r2, r1
 8009baa:	605a      	str	r2, [r3, #4]
  }
}
 8009bac:	bf00      	nop
 8009bae:	370c      	adds	r7, #12
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b098      	sub	sp, #96	@ 0x60
 8009bbc:	af02      	add	r7, sp, #8
 8009bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009bc8:	f7f7 feb8 	bl	800193c <HAL_GetTick>
 8009bcc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f003 0308 	and.w	r3, r3, #8
 8009bd8:	2b08      	cmp	r3, #8
 8009bda:	d12f      	bne.n	8009c3c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009bdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009be0:	9300      	str	r3, [sp, #0]
 8009be2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009be4:	2200      	movs	r2, #0
 8009be6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 f88e 	bl	8009d0c <UART_WaitOnFlagUntilTimeout>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d022      	beq.n	8009c3c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bfe:	e853 3f00 	ldrex	r3, [r3]
 8009c02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	461a      	mov	r2, r3
 8009c12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c14:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c1c:	e841 2300 	strex	r3, r2, [r1]
 8009c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d1e6      	bne.n	8009bf6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2220      	movs	r2, #32
 8009c2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c38:	2303      	movs	r3, #3
 8009c3a:	e063      	b.n	8009d04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f003 0304 	and.w	r3, r3, #4
 8009c46:	2b04      	cmp	r3, #4
 8009c48:	d149      	bne.n	8009cde <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c4a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c4e:	9300      	str	r3, [sp, #0]
 8009c50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c52:	2200      	movs	r2, #0
 8009c54:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f000 f857 	bl	8009d0c <UART_WaitOnFlagUntilTimeout>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d03c      	beq.n	8009cde <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6c:	e853 3f00 	ldrex	r3, [r3]
 8009c70:	623b      	str	r3, [r7, #32]
   return(result);
 8009c72:	6a3b      	ldr	r3, [r7, #32]
 8009c74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	461a      	mov	r2, r3
 8009c80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c82:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c84:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c8a:	e841 2300 	strex	r3, r2, [r1]
 8009c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d1e6      	bne.n	8009c64 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	3308      	adds	r3, #8
 8009c9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	e853 3f00 	ldrex	r3, [r3]
 8009ca4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f023 0301 	bic.w	r3, r3, #1
 8009cac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	3308      	adds	r3, #8
 8009cb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009cb6:	61fa      	str	r2, [r7, #28]
 8009cb8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cba:	69b9      	ldr	r1, [r7, #24]
 8009cbc:	69fa      	ldr	r2, [r7, #28]
 8009cbe:	e841 2300 	strex	r3, r2, [r1]
 8009cc2:	617b      	str	r3, [r7, #20]
   return(result);
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d1e5      	bne.n	8009c96 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2220      	movs	r2, #32
 8009cce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009cda:	2303      	movs	r3, #3
 8009cdc:	e012      	b.n	8009d04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2220      	movs	r2, #32
 8009ce2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2220      	movs	r2, #32
 8009cea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d02:	2300      	movs	r3, #0
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3758      	adds	r7, #88	@ 0x58
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	60f8      	str	r0, [r7, #12]
 8009d14:	60b9      	str	r1, [r7, #8]
 8009d16:	603b      	str	r3, [r7, #0]
 8009d18:	4613      	mov	r3, r2
 8009d1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d1c:	e04f      	b.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d1e:	69bb      	ldr	r3, [r7, #24]
 8009d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d24:	d04b      	beq.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d26:	f7f7 fe09 	bl	800193c <HAL_GetTick>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	1ad3      	subs	r3, r2, r3
 8009d30:	69ba      	ldr	r2, [r7, #24]
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d302      	bcc.n	8009d3c <UART_WaitOnFlagUntilTimeout+0x30>
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d101      	bne.n	8009d40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e04e      	b.n	8009dde <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0304 	and.w	r3, r3, #4
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d037      	beq.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	2b80      	cmp	r3, #128	@ 0x80
 8009d52:	d034      	beq.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	2b40      	cmp	r3, #64	@ 0x40
 8009d58:	d031      	beq.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	69db      	ldr	r3, [r3, #28]
 8009d60:	f003 0308 	and.w	r3, r3, #8
 8009d64:	2b08      	cmp	r3, #8
 8009d66:	d110      	bne.n	8009d8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2208      	movs	r2, #8
 8009d6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d70:	68f8      	ldr	r0, [r7, #12]
 8009d72:	f000 f838 	bl	8009de6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2208      	movs	r2, #8
 8009d7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e029      	b.n	8009dde <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	69db      	ldr	r3, [r3, #28]
 8009d90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d98:	d111      	bne.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009da2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	f000 f81e 	bl	8009de6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2220      	movs	r2, #32
 8009dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	e00f      	b.n	8009dde <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	69da      	ldr	r2, [r3, #28]
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	4013      	ands	r3, r2
 8009dc8:	68ba      	ldr	r2, [r7, #8]
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	bf0c      	ite	eq
 8009dce:	2301      	moveq	r3, #1
 8009dd0:	2300      	movne	r3, #0
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	79fb      	ldrb	r3, [r7, #7]
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d0a0      	beq.n	8009d1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ddc:	2300      	movs	r3, #0
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3710      	adds	r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}

08009de6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009de6:	b480      	push	{r7}
 8009de8:	b095      	sub	sp, #84	@ 0x54
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009df6:	e853 3f00 	ldrex	r3, [r3]
 8009dfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	461a      	mov	r2, r3
 8009e0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e0e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e14:	e841 2300 	strex	r3, r2, [r1]
 8009e18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d1e6      	bne.n	8009dee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	3308      	adds	r3, #8
 8009e26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e28:	6a3b      	ldr	r3, [r7, #32]
 8009e2a:	e853 3f00 	ldrex	r3, [r3]
 8009e2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e30:	69fb      	ldr	r3, [r7, #28]
 8009e32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e36:	f023 0301 	bic.w	r3, r3, #1
 8009e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	3308      	adds	r3, #8
 8009e42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e4c:	e841 2300 	strex	r3, r2, [r1]
 8009e50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d1e3      	bne.n	8009e20 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d118      	bne.n	8009e92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	e853 3f00 	ldrex	r3, [r3]
 8009e6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	f023 0310 	bic.w	r3, r3, #16
 8009e74:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e7e:	61bb      	str	r3, [r7, #24]
 8009e80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e82:	6979      	ldr	r1, [r7, #20]
 8009e84:	69ba      	ldr	r2, [r7, #24]
 8009e86:	e841 2300 	strex	r3, r2, [r1]
 8009e8a:	613b      	str	r3, [r7, #16]
   return(result);
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d1e6      	bne.n	8009e60 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2220      	movs	r2, #32
 8009e96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009ea6:	bf00      	nop
 8009ea8:	3754      	adds	r7, #84	@ 0x54
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_DRD_TypeDef *USBx)
{
 8009eb2:	b480      	push	{r7}
 8009eb4:	b083      	sub	sp, #12
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
  /* Disable Host Mode */
  USBx->CNTR &= ~USB_CNTR_HOST;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ebe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Force Reset IP */
  USBx->CNTR |= USB_CNTR_USBRST;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eca:	f043 0201 	orr.w	r2, r3, #1
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009ed2:	2300      	movs	r3, #0
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	370c      	adds	r7, #12
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr

08009ee0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8009ee0:	b084      	sub	sp, #16
 8009ee2:	b580      	push	{r7, lr}
 8009ee4:	b084      	sub	sp, #16
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
 8009eea:	f107 001c 	add.w	r0, r7, #28
 8009eee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  UNUSED(cfg);

  if (USBx == NULL)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d101      	bne.n	8009efc <USB_CoreInit+0x1c>
  {
    return HAL_ERROR;
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e008      	b.n	8009f0e <USB_CoreInit+0x2e>
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f7ff ffd8 	bl	8009eb2 <USB_CoreReset>
 8009f02:	4603      	mov	r3, r0
 8009f04:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8009f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3710      	adds	r7, #16
 8009f12:	46bd      	mov	sp, r7
 8009f14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009f18:	b004      	add	sp, #16
 8009f1a:	4770      	bx	lr

08009f1c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b085      	sub	sp, #20
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009f24:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009f28:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	43db      	mvns	r3, r3
 8009f32:	401a      	ands	r2, r3
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009f38:	2300      	movs	r3, #0
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3714      	adds	r7, #20
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f44:	4770      	bx	lr

08009f46 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8009f46:	b480      	push	{r7}
 8009f48:	b083      	sub	sp, #12
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
 8009f4e:	460b      	mov	r3, r1
 8009f50:	70fb      	strb	r3, [r7, #3]
  if (mode == USB_DEVICE_MODE)
 8009f52:	78fb      	ldrb	r3, [r7, #3]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d106      	bne.n	8009f66 <USB_SetCurrentMode+0x20>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f5c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	641a      	str	r2, [r3, #64]	@ 0x40
 8009f64:	e00b      	b.n	8009f7e <USB_SetCurrentMode+0x38>
  }
  else if (mode == USB_HOST_MODE)
 8009f66:	78fb      	ldrb	r3, [r7, #3]
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d106      	bne.n	8009f7a <USB_SetCurrentMode+0x34>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f70:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	641a      	str	r2, [r3, #64]	@ 0x40
 8009f78:	e001      	b.n	8009f7e <USB_SetCurrentMode+0x38>
  }
  else
  {
    return HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	e000      	b.n	8009f80 <USB_SetCurrentMode+0x3a>
  }

  return HAL_OK;
 8009f7e:	2300      	movs	r3, #0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b085      	sub	sp, #20
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f98:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3714      	adds	r7, #20
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b08b      	sub	sp, #44	@ 0x2c
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	60f8      	str	r0, [r7, #12]
 8009fb0:	60b9      	str	r1, [r7, #8]
 8009fb2:	4611      	mov	r1, r2
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	460b      	mov	r3, r1
 8009fb8:	80fb      	strh	r3, [r7, #6]
 8009fba:	4613      	mov	r3, r2
 8009fbc:	80bb      	strh	r3, [r7, #4]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 8009fbe:	88bb      	ldrh	r3, [r7, #4]
 8009fc0:	3303      	adds	r3, #3
 8009fc2:	089b      	lsrs	r3, r3, #2
 8009fc4:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8009fc6:	88bb      	ldrh	r3, [r7, #4]
 8009fc8:	f003 0303 	and.w	r3, r3, #3
 8009fcc:	82fb      	strh	r3, [r7, #22]
  uint8_t *pBuf = pbUsrBuf;
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 8009fd2:	8afb      	ldrh	r3, [r7, #22]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d002      	beq.n	8009fde <USB_WritePMA+0x36>
  {
    NbWords--;
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	3b01      	subs	r3, #1
 8009fdc:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8009fde:	88fb      	ldrh	r3, [r7, #6]
 8009fe0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009fe4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009fe8:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 8009fea:	69bb      	ldr	r3, [r7, #24]
 8009fec:	623b      	str	r3, [r7, #32]
 8009fee:	e015      	b.n	800a01c <USB_WritePMA+0x74>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	681a      	ldr	r2, [r3, #0]
 8009ff4:	69fb      	ldr	r3, [r7, #28]
 8009ff6:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8009ff8:	69fb      	ldr	r3, [r7, #28]
 8009ffa:	3304      	adds	r3, #4
 8009ffc:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	3301      	adds	r3, #1
 800a002:	613b      	str	r3, [r7, #16]
    pBuf++;
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	3301      	adds	r3, #1
 800a008:	613b      	str	r3, [r7, #16]
    pBuf++;
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	3301      	adds	r3, #1
 800a00e:	613b      	str	r3, [r7, #16]
    pBuf++;
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	3301      	adds	r3, #1
 800a014:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 800a016:	6a3b      	ldr	r3, [r7, #32]
 800a018:	3b01      	subs	r3, #1
 800a01a:	623b      	str	r3, [r7, #32]
 800a01c:	6a3b      	ldr	r3, [r7, #32]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1e6      	bne.n	8009ff0 <USB_WritePMA+0x48>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800a022:	8afb      	ldrh	r3, [r7, #22]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d01a      	beq.n	800a05e <USB_WritePMA+0xb6>
  {
    WrVal = 0U;
 800a028:	2300      	movs	r3, #0
 800a02a:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800a02c:	693b      	ldr	r3, [r7, #16]
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	461a      	mov	r2, r3
 800a032:	6a3b      	ldr	r3, [r7, #32]
 800a034:	00db      	lsls	r3, r3, #3
 800a036:	fa02 f303 	lsl.w	r3, r2, r3
 800a03a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a03c:	4313      	orrs	r3, r2
 800a03e:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 800a040:	6a3b      	ldr	r3, [r7, #32]
 800a042:	3301      	adds	r3, #1
 800a044:	623b      	str	r3, [r7, #32]
      pBuf++;
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	3301      	adds	r3, #1
 800a04a:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800a04c:	8afb      	ldrh	r3, [r7, #22]
 800a04e:	3b01      	subs	r3, #1
 800a050:	82fb      	strh	r3, [r7, #22]
    } while (remaining_bytes != 0U);
 800a052:	8afb      	ldrh	r3, [r7, #22]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d1e9      	bne.n	800a02c <USB_WritePMA+0x84>

    *pdwVal = WrVal;
 800a058:	69fb      	ldr	r3, [r7, #28]
 800a05a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a05c:	601a      	str	r2, [r3, #0]
  }
}
 800a05e:	bf00      	nop
 800a060:	372c      	adds	r7, #44	@ 0x2c
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr

0800a06a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a06a:	b480      	push	{r7}
 800a06c:	b08b      	sub	sp, #44	@ 0x2c
 800a06e:	af00      	add	r7, sp, #0
 800a070:	60f8      	str	r0, [r7, #12]
 800a072:	60b9      	str	r1, [r7, #8]
 800a074:	4611      	mov	r1, r2
 800a076:	461a      	mov	r2, r3
 800a078:	460b      	mov	r3, r1
 800a07a:	80fb      	strh	r3, [r7, #6]
 800a07c:	4613      	mov	r3, r2
 800a07e:	80bb      	strh	r3, [r7, #4]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800a080:	88bb      	ldrh	r3, [r7, #4]
 800a082:	3303      	adds	r3, #3
 800a084:	089b      	lsrs	r3, r3, #2
 800a086:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800a088:	88bb      	ldrh	r3, [r7, #4]
 800a08a:	f003 0303 	and.w	r3, r3, #3
 800a08e:	837b      	strh	r3, [r7, #26]
  uint8_t *pBuf = pbUsrBuf;
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800a094:	88fb      	ldrh	r3, [r7, #6]
 800a096:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a09a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a09e:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800a0a0:	8b7b      	ldrh	r3, [r7, #26]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d002      	beq.n	800a0ac <USB_ReadPMA+0x42>
  {
    NbWords--;
 800a0a6:	69fb      	ldr	r3, [r7, #28]
 800a0a8:	3b01      	subs	r3, #1
 800a0aa:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800a0ac:	69fb      	ldr	r3, [r7, #28]
 800a0ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0b0:	e015      	b.n	800a0de <USB_ReadPMA+0x74>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800a0b2:	6a3b      	ldr	r3, [r7, #32]
 800a0b4:	681a      	ldr	r2, [r3, #0]
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	601a      	str	r2, [r3, #0]

    pdwVal++;
 800a0ba:	6a3b      	ldr	r3, [r7, #32]
 800a0bc:	3304      	adds	r3, #4
 800a0be:	623b      	str	r3, [r7, #32]
    pBuf++;
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	617b      	str	r3, [r7, #20]
    pBuf++;
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	3301      	adds	r3, #1
 800a0ca:	617b      	str	r3, [r7, #20]
    pBuf++;
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	617b      	str	r3, [r7, #20]
    pBuf++;
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 800a0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0da:	3b01      	subs	r3, #1
 800a0dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d1e6      	bne.n	800a0b2 <USB_ReadPMA+0x48>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800a0e4:	8b7b      	ldrh	r3, [r7, #26]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d017      	beq.n	800a11a <USB_ReadPMA+0xb0>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800a0ea:	6a3b      	ldr	r3, [r7, #32]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800a0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f2:	b2db      	uxtb	r3, r3
 800a0f4:	00db      	lsls	r3, r3, #3
 800a0f6:	693a      	ldr	r2, [r7, #16]
 800a0f8:	fa22 f303 	lsr.w	r3, r2, r3
 800a0fc:	b2da      	uxtb	r2, r3
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	701a      	strb	r2, [r3, #0]
      count++;
 800a102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a104:	3301      	adds	r3, #1
 800a106:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	3301      	adds	r3, #1
 800a10c:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 800a10e:	8b7b      	ldrh	r3, [r7, #26]
 800a110:	3b01      	subs	r3, #1
 800a112:	837b      	strh	r3, [r7, #26]
    } while (remaining_bytes != 0U);
 800a114:	8b7b      	ldrh	r3, [r7, #26]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d1ea      	bne.n	800a0f0 <USB_ReadPMA+0x86>
  }
}
 800a11a:	bf00      	nop
 800a11c:	372c      	adds	r7, #44	@ 0x2c
 800a11e:	46bd      	mov	sp, r7
 800a120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a124:	4770      	bx	lr

0800a126 <USB_HostInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800a126:	b084      	sub	sp, #16
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
 800a130:	f107 0014 	add.w	r0, r7, #20
 800a134:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  UNUSED(cfg);

  /* Clear All Pending Interrupt */
  USBx->ISTR = 0U;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2200      	movs	r2, #0
 800a13c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable all interrupts */
  USBx->CNTR &= ~(USB_CNTR_CTRM | USB_CNTR_PMAOVRM | USB_CNTR_ERRM |
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a142:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a146:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a14a:	687a      	ldr	r2, [r7, #4]
 800a14c:	6413      	str	r3, [r2, #64]	@ 0x40
                  USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_DCON |
                  USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_L1REQM);

  /* Clear All Pending Interrupt */
  USBx->ISTR = 0U;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2200      	movs	r2, #0
 800a152:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set the PullDown on the PHY */
  USBx->BCDR |= USB_BCDR_DPPD;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a158:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Enable Global interrupt */
  USBx->CNTR |= (USB_CNTR_CTRM | USB_CNTR_PMAOVRM | USB_CNTR_ERRM |
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a164:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 800a168:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a16c:	687a      	ldr	r2, [r7, #4]
 800a16e:	6413      	str	r3, [r2, #64]	@ 0x40
                 USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_DCON |
                 USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_L1REQM);

  return HAL_OK;
 800a170:	2300      	movs	r3, #0
}
 800a172:	4618      	mov	r0, r3
 800a174:	370c      	adds	r7, #12
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	b004      	add	sp, #16
 800a17e:	4770      	bx	lr

0800a180 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_DRD_TypeDef *USBx)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b082      	sub	sp, #8
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  /* Force USB Reset */
  USBx->CNTR |= USB_CNTR_USBRST;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a18c:	f043 0201 	orr.w	r2, r3, #1
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	641a      	str	r2, [r3, #64]	@ 0x40
  HAL_Delay(100);
 800a194:	2064      	movs	r0, #100	@ 0x64
 800a196:	f7f7 fbdd 	bl	8001954 <HAL_Delay>
  /* Release USB Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a19e:	f023 0201 	bic.w	r2, r3, #1
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	641a      	str	r2, [r3, #64]	@ 0x40
  HAL_Delay(30);
 800a1a6:	201e      	movs	r0, #30
 800a1a8:	f7f7 fbd4 	bl	8001954 <HAL_Delay>

  return HAL_OK;
 800a1ac:	2300      	movs	r3, #0
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <USB_GetHostSpeed>:
  *          This parameter can be one of these values
  *            @arg USB_DRD_SPEED_FS Full speed mode
  *            @arg USB_DRD_SPEED_LS Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_DRD_TypeDef const *USBx)
{
 800a1b6:	b480      	push	{r7}
 800a1b8:	b083      	sub	sp, #12
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
  if ((USBx->ISTR & USB_ISTR_LS_DCONN) != 0U)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1c2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d001      	beq.n	800a1ce <USB_GetHostSpeed+0x18>
  {
    return USB_DRD_SPEED_LS;
 800a1ca:	2302      	movs	r3, #2
 800a1cc:	e000      	b.n	800a1d0 <USB_GetHostSpeed+0x1a>
  }
  else
  {
    return USB_DRD_SPEED_FS;
 800a1ce:	2301      	movs	r3, #1
  }
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_DRD_TypeDef const *USBx)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b083      	sub	sp, #12
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
  return USBx->FNR & 0x7FFU;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	370c      	adds	r7, #12
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr

0800a1f8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_DRD_TypeDef *USBx, uint8_t phy_ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	4608      	mov	r0, r1
 800a202:	4611      	mov	r1, r2
 800a204:	461a      	mov	r2, r3
 800a206:	4603      	mov	r3, r0
 800a208:	70fb      	strb	r3, [r7, #3]
 800a20a:	460b      	mov	r3, r1
 800a20c:	70bb      	strb	r3, [r7, #2]
 800a20e:	4613      	mov	r3, r2
 800a210:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a212:	2300      	movs	r3, #0
 800a214:	75fb      	strb	r3, [r7, #23]
  uint32_t wChRegVal;
  uint32_t HostCoreSpeed;

  UNUSED(mps);

  wChRegVal = USB_DRD_GET_CHEP(USBx, phy_ch_num) & USB_CH_T_MASK;
 800a216:	687a      	ldr	r2, [r7, #4]
 800a218:	78fb      	ldrb	r3, [r7, #3]
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	4413      	add	r3, r2
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	4b27      	ldr	r3, [pc, #156]	@ (800a2c0 <USB_HC_Init+0xc8>)
 800a222:	4013      	ands	r3, r2
 800a224:	613b      	str	r3, [r7, #16]

  /* Initialize host Channel */
  switch (ep_type)
 800a226:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a22a:	2b03      	cmp	r3, #3
 800a22c:	d819      	bhi.n	800a262 <USB_HC_Init+0x6a>
 800a22e:	a201      	add	r2, pc, #4	@ (adr r2, 800a234 <USB_HC_Init+0x3c>)
 800a230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a234:	0800a245 	.word	0x0800a245
 800a238:	0800a259 	.word	0x0800a259
 800a23c:	0800a269 	.word	0x0800a269
 800a240:	0800a24f 	.word	0x0800a24f
  {
    case EP_TYPE_CTRL:
      wChRegVal |= USB_EP_CONTROL;
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a24a:	613b      	str	r3, [r7, #16]
      break;
 800a24c:	e00d      	b.n	800a26a <USB_HC_Init+0x72>
    case EP_TYPE_BULK:
      wChRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wChRegVal |= USB_EP_INTERRUPT;
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800a254:	613b      	str	r3, [r7, #16]
      break;
 800a256:	e008      	b.n	800a26a <USB_HC_Init+0x72>

    case EP_TYPE_ISOC:
      wChRegVal |= USB_EP_ISOCHRONOUS;
 800a258:	693b      	ldr	r3, [r7, #16]
 800a25a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a25e:	613b      	str	r3, [r7, #16]
      break;
 800a260:	e003      	b.n	800a26a <USB_HC_Init+0x72>

    default:
      ret = HAL_ERROR;
 800a262:	2301      	movs	r3, #1
 800a264:	75fb      	strb	r3, [r7, #23]
      break;
 800a266:	e000      	b.n	800a26a <USB_HC_Init+0x72>
      break;
 800a268:	bf00      	nop
  }

  /* Clear device address, Endpoint number and Low Speed Endpoint fields */
  wChRegVal &= ~(USB_CHEP_DEVADDR |
 800a26a:	693a      	ldr	r2, [r7, #16]
 800a26c:	4b15      	ldr	r3, [pc, #84]	@ (800a2c4 <USB_HC_Init+0xcc>)
 800a26e:	4013      	ands	r3, r2
 800a270:	613b      	str	r3, [r7, #16]
                 USB_CHEP_ERRTX |
                 USB_CHEP_ERRRX |
                 (0xFUL << 27));

  /* Set device address and Endpoint number associated to the channel */
  wChRegVal |= (((uint32_t)dev_address << USB_CHEP_DEVADDR_Pos) |
 800a272:	787b      	ldrb	r3, [r7, #1]
 800a274:	041a      	lsls	r2, r3, #16
                ((uint32_t)epnum & 0x0FU));
 800a276:	78bb      	ldrb	r3, [r7, #2]
 800a278:	f003 030f 	and.w	r3, r3, #15
  wChRegVal |= (((uint32_t)dev_address << USB_CHEP_DEVADDR_Pos) |
 800a27c:	4313      	orrs	r3, r2
 800a27e:	693a      	ldr	r2, [r7, #16]
 800a280:	4313      	orrs	r3, r2
 800a282:	613b      	str	r3, [r7, #16]

  /* Get Host core Speed */
  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	f7ff ff96 	bl	800a1b6 <USB_GetHostSpeed>
 800a28a:	60f8      	str	r0, [r7, #12]

  /* Set the device speed in case using HUB FS with device LS */
  if ((speed == USB_DRD_SPEED_LS) && (HostCoreSpeed == USB_DRD_SPEED_FS))
 800a28c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a290:	2b02      	cmp	r3, #2
 800a292:	d106      	bne.n	800a2a2 <USB_HC_Init+0xaa>
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	2b01      	cmp	r3, #1
 800a298:	d103      	bne.n	800a2a2 <USB_HC_Init+0xaa>
  {
    wChRegVal |= USB_CHEP_LSEP;
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2a0:	613b      	str	r3, [r7, #16]
  }

  /* Update the channel register value */
  USB_DRD_SET_CHEP(USBx, phy_ch_num, (wChRegVal | USB_CH_VTRX | USB_CH_VTTX));
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	78fb      	ldrb	r3, [r7, #3]
 800a2a6:	009b      	lsls	r3, r3, #2
 800a2a8:	441a      	add	r2, r3
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2b4:	6013      	str	r3, [r2, #0]

  return ret;
 800a2b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3718      	adds	r7, #24
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}
 800a2c0:	07ff898f 	.word	0x07ff898f
 800a2c4:	8000fef0 	.word	0x8000fef0

0800a2c8 <USB_HC_DoubleBuffer>:
  * @param  db_state double state can be USB_DRD_XXX_DBUFF_ENBALE/USB_DRD_XXX_DBUFF_DISABLE
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HC_DoubleBuffer(USB_DRD_TypeDef *USBx,
                                      uint8_t phy_ch_num, uint8_t db_state)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b085      	sub	sp, #20
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	70fb      	strb	r3, [r7, #3]
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	70bb      	strb	r3, [r7, #2]
  uint32_t tmp;

  if ((db_state == USB_DRD_BULK_DBUFF_ENBALE) || (db_state == USB_DRD_ISOC_DBUFF_DISABLE))
 800a2d8:	78bb      	ldrb	r3, [r7, #2]
 800a2da:	2b01      	cmp	r3, #1
 800a2dc:	d002      	beq.n	800a2e4 <USB_HC_DoubleBuffer+0x1c>
 800a2de:	78bb      	ldrb	r3, [r7, #2]
 800a2e0:	2b04      	cmp	r3, #4
 800a2e2:	d10c      	bne.n	800a2fe <USB_HC_DoubleBuffer+0x36>
  {
    tmp = (USB_DRD_GET_CHEP(USBx, phy_ch_num) | USB_CH_KIND) & USB_CHEP_DB_MSK;
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	78fb      	ldrb	r3, [r7, #3]
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	4413      	add	r3, r2
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f423 4371 	bic.w	r3, r3, #61696	@ 0xf100
 800a2f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a2f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a2fa:	60fb      	str	r3, [r7, #12]
 800a2fc:	e009      	b.n	800a312 <USB_HC_DoubleBuffer+0x4a>
  }
  else
  {
    tmp = USB_DRD_GET_CHEP(USBx, phy_ch_num) & (~USB_CH_KIND) & USB_CHEP_DB_MSK;
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	78fb      	ldrb	r3, [r7, #3]
 800a302:	009b      	lsls	r3, r3, #2
 800a304:	4413      	add	r3, r2
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f423 4371 	bic.w	r3, r3, #61696	@ 0xf100
 800a30c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a310:	60fb      	str	r3, [r7, #12]
  }

  /* Set the device speed in case using HUB FS with device LS */
  USB_DRD_SET_CHEP(USBx, phy_ch_num, tmp);
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	78fb      	ldrb	r3, [r7, #3]
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	4413      	add	r3, r2
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a31e:	2300      	movs	r3, #0
}
 800a320:	4618      	mov	r0, r3
 800a322:	3714      	adds	r7, #20
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <USB_HC_StartXfer>:
  * @param  USBx Selected device
  * @param  hc pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_DRD_TypeDef *USBx, USB_DRD_HCTypeDef *hc)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b094      	sub	sp, #80	@ 0x50
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	6039      	str	r1, [r7, #0]
  uint32_t len;
  uint32_t phy_ch_num = (uint32_t)hc->phy_ch_num;
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	785b      	ldrb	r3, [r3, #1]
 800a33a:	637b      	str	r3, [r7, #52]	@ 0x34
#if (USE_USB_DOUBLE_BUFFER == 1U)
  uint32_t ch_reg = USB_DRD_GET_CHEP(USBx, phy_ch_num);
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a340:	009b      	lsls	r3, r3, #2
 800a342:	4413      	add	r3, r2
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_USB_DOUBLE_BUFFER */

  if (hc->ch_dir == CH_IN_DIR)  /* In Channel */
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	78db      	ldrb	r3, [r3, #3]
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	f040 82d4 	bne.w	800a8fa <USB_HC_StartXfer+0x5ce>
  {
    /* Multi packet transfer */
    if (hc->xfer_len > hc->max_packet)
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	691b      	ldr	r3, [r3, #16]
 800a356:	683a      	ldr	r2, [r7, #0]
 800a358:	8912      	ldrh	r2, [r2, #8]
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d903      	bls.n	800a366 <USB_HC_StartXfer+0x3a>
    {
      len = hc->max_packet;
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	891b      	ldrh	r3, [r3, #8]
 800a362:	60bb      	str	r3, [r7, #8]
 800a364:	e002      	b.n	800a36c <USB_HC_StartXfer+0x40>
    }
    else
    {
      len = hc->xfer_len;
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	691b      	ldr	r3, [r3, #16]
 800a36a:	60bb      	str	r3, [r7, #8]
    }

    if (hc->doublebuffer == 0U)
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a372:	2b00      	cmp	r3, #0
 800a374:	f040 809e 	bne.w	800a4b4 <USB_HC_StartXfer+0x188>
    {
      if ((hc->ep_type == EP_TYPE_BULK) ||
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	79db      	ldrb	r3, [r3, #7]
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d003      	beq.n	800a388 <USB_HC_StartXfer+0x5c>
          (hc->ep_type == EP_TYPE_INTR))
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	79db      	ldrb	r3, [r3, #7]
      if ((hc->ep_type == EP_TYPE_BULK) ||
 800a384:	2b03      	cmp	r3, #3
 800a386:	d132      	bne.n	800a3ee <USB_HC_StartXfer+0xc2>
      {
        USB_DRD_CLEAR_RX_DTOG(USBx, phy_ch_num);
 800a388:	687a      	ldr	r2, [r7, #4]
 800a38a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a38c:	009b      	lsls	r3, r3, #2
 800a38e:	4413      	add	r3, r2
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	61bb      	str	r3, [r7, #24]
 800a394:	69bb      	ldr	r3, [r7, #24]
 800a396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d011      	beq.n	800a3c2 <USB_HC_StartXfer+0x96>
 800a39e:	687a      	ldr	r2, [r7, #4]
 800a3a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4413      	add	r3, r2
 800a3a6:	681a      	ldr	r2, [r3, #0]
 800a3a8:	4bae      	ldr	r3, [pc, #696]	@ (800a664 <USB_HC_StartXfer+0x338>)
 800a3aa:	4013      	ands	r3, r2
 800a3ac:	617b      	str	r3, [r7, #20]
 800a3ae:	687a      	ldr	r2, [r7, #4]
 800a3b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3b2:	009b      	lsls	r3, r3, #2
 800a3b4:	441a      	add	r2, r3
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a3bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3c0:	6013      	str	r3, [r2, #0]

        /* Set Data PID */
        if (hc->data_pid == HC_PID_DATA1)
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	7a9b      	ldrb	r3, [r3, #10]
 800a3c6:	2b02      	cmp	r3, #2
 800a3c8:	d111      	bne.n	800a3ee <USB_HC_StartXfer+0xc2>
        {
          USB_DRD_RX_DTOG(USBx, phy_ch_num);
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	4413      	add	r3, r2
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	4ba3      	ldr	r3, [pc, #652]	@ (800a664 <USB_HC_StartXfer+0x338>)
 800a3d6:	4013      	ands	r3, r2
 800a3d8:	613b      	str	r3, [r7, #16]
 800a3da:	687a      	ldr	r2, [r7, #4]
 800a3dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3de:	009b      	lsls	r3, r3, #2
 800a3e0:	441a      	add	r2, r3
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a3e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3ec:	6013      	str	r3, [r2, #0]
        }
      }

      /* Set RX buffer count */
      USB_DRD_SET_CHEP_RX_CNT(USBx, phy_ch_num, len);
 800a3ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3f0:	00db      	lsls	r3, r3, #3
 800a3f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a3f6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a3fa:	685a      	ldr	r2, [r3, #4]
 800a3fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3fe:	00db      	lsls	r3, r3, #3
 800a400:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a404:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a408:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a40c:	605a      	str	r2, [r3, #4]
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d110      	bne.n	800a436 <USB_HC_StartXfer+0x10a>
 800a414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a416:	00db      	lsls	r3, r3, #3
 800a418:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a41c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a420:	685a      	ldr	r2, [r3, #4]
 800a422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a424:	00db      	lsls	r3, r3, #3
 800a426:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a42a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a42e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a432:	605a      	str	r2, [r3, #4]
 800a434:	e246      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	2b3e      	cmp	r3, #62	@ 0x3e
 800a43a:	d81c      	bhi.n	800a476 <USB_HC_StartXfer+0x14a>
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	085b      	lsrs	r3, r3, #1
 800a440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	f003 0301 	and.w	r3, r3, #1
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d002      	beq.n	800a452 <USB_HC_StartXfer+0x126>
 800a44c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a44e:	3301      	adds	r3, #1
 800a450:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a454:	00db      	lsls	r3, r3, #3
 800a456:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a45a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a45e:	6859      	ldr	r1, [r3, #4]
 800a460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a462:	069a      	lsls	r2, r3, #26
 800a464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a466:	00db      	lsls	r3, r3, #3
 800a468:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a46c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a470:	430a      	orrs	r2, r1
 800a472:	605a      	str	r2, [r3, #4]
 800a474:	e226      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	095b      	lsrs	r3, r3, #5
 800a47a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	f003 031f 	and.w	r3, r3, #31
 800a482:	2b00      	cmp	r3, #0
 800a484:	d102      	bne.n	800a48c <USB_HC_StartXfer+0x160>
 800a486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a488:	3b01      	subs	r3, #1
 800a48a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a48c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a48e:	00db      	lsls	r3, r3, #3
 800a490:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a494:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a498:	685a      	ldr	r2, [r3, #4]
 800a49a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a49c:	069b      	lsls	r3, r3, #26
 800a49e:	431a      	orrs	r2, r3
 800a4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4a2:	00db      	lsls	r3, r3, #3
 800a4a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a4a8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a4ac:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a4b0:	605a      	str	r2, [r3, #4]
 800a4b2:	e207      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else if (hc->ep_type == EP_TYPE_BULK)
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	79db      	ldrb	r3, [r3, #7]
 800a4b8:	2b02      	cmp	r3, #2
 800a4ba:	f040 813f 	bne.w	800a73c <USB_HC_StartXfer+0x410>
    {
      /* Double buffer activated */
      if ((hc->xfer_len > hc->max_packet))
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	691b      	ldr	r3, [r3, #16]
 800a4c2:	683a      	ldr	r2, [r7, #0]
 800a4c4:	8912      	ldrh	r2, [r2, #8]
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	f240 80ce 	bls.w	800a668 <USB_HC_StartXfer+0x33c>
      {
        (void)USB_HC_DoubleBuffer(USBx, (uint8_t)phy_ch_num, USB_DRD_BULK_DBUFF_ENBALE);
 800a4cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f7ff fef7 	bl	800a2c8 <USB_HC_DoubleBuffer>

        /* Set the Double buffer counter */
        USB_DRD_SET_CHEP_DBUF0_CNT(USBx, phy_ch_num, 0U, len);
 800a4da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4dc:	00db      	lsls	r3, r3, #3
 800a4de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a4e2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a4e6:	681a      	ldr	r2, [r3, #0]
 800a4e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4ea:	00db      	lsls	r3, r3, #3
 800a4ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a4f0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a4f4:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a4f8:	601a      	str	r2, [r3, #0]
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d110      	bne.n	800a522 <USB_HC_StartXfer+0x1f6>
 800a500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a502:	00db      	lsls	r3, r3, #3
 800a504:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a508:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a510:	00db      	lsls	r3, r3, #3
 800a512:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a516:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a51a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a51e:	601a      	str	r2, [r3, #0]
 800a520:	e03d      	b.n	800a59e <USB_HC_StartXfer+0x272>
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	2b3e      	cmp	r3, #62	@ 0x3e
 800a526:	d81c      	bhi.n	800a562 <USB_HC_StartXfer+0x236>
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	085b      	lsrs	r3, r3, #1
 800a52c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	f003 0301 	and.w	r3, r3, #1
 800a534:	2b00      	cmp	r3, #0
 800a536:	d002      	beq.n	800a53e <USB_HC_StartXfer+0x212>
 800a538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a53a:	3301      	adds	r3, #1
 800a53c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a53e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a540:	00db      	lsls	r3, r3, #3
 800a542:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a546:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a54a:	6819      	ldr	r1, [r3, #0]
 800a54c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a54e:	069a      	lsls	r2, r3, #26
 800a550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a552:	00db      	lsls	r3, r3, #3
 800a554:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a558:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a55c:	430a      	orrs	r2, r1
 800a55e:	601a      	str	r2, [r3, #0]
 800a560:	e01d      	b.n	800a59e <USB_HC_StartXfer+0x272>
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	095b      	lsrs	r3, r3, #5
 800a566:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	f003 031f 	and.w	r3, r3, #31
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d102      	bne.n	800a578 <USB_HC_StartXfer+0x24c>
 800a572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a574:	3b01      	subs	r3, #1
 800a576:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a57a:	00db      	lsls	r3, r3, #3
 800a57c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a580:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a584:	681a      	ldr	r2, [r3, #0]
 800a586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a588:	069b      	lsls	r3, r3, #26
 800a58a:	431a      	orrs	r2, r3
 800a58c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a58e:	00db      	lsls	r3, r3, #3
 800a590:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a594:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a598:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a59c:	601a      	str	r2, [r3, #0]
        USB_DRD_SET_CHEP_DBUF1_CNT(USBx, phy_ch_num, 0U, len);
 800a59e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5a0:	00db      	lsls	r3, r3, #3
 800a5a2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a5a6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a5aa:	685a      	ldr	r2, [r3, #4]
 800a5ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ae:	00db      	lsls	r3, r3, #3
 800a5b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a5b4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a5b8:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a5bc:	605a      	str	r2, [r3, #4]
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d110      	bne.n	800a5e6 <USB_HC_StartXfer+0x2ba>
 800a5c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5c6:	00db      	lsls	r3, r3, #3
 800a5c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a5cc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a5d0:	685a      	ldr	r2, [r3, #4]
 800a5d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5d4:	00db      	lsls	r3, r3, #3
 800a5d6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a5da:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a5de:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a5e2:	605a      	str	r2, [r3, #4]
 800a5e4:	e16e      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	2b3e      	cmp	r3, #62	@ 0x3e
 800a5ea:	d81c      	bhi.n	800a626 <USB_HC_StartXfer+0x2fa>
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	085b      	lsrs	r3, r3, #1
 800a5f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	f003 0301 	and.w	r3, r3, #1
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d002      	beq.n	800a602 <USB_HC_StartXfer+0x2d6>
 800a5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fe:	3301      	adds	r3, #1
 800a600:	627b      	str	r3, [r7, #36]	@ 0x24
 800a602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a604:	00db      	lsls	r3, r3, #3
 800a606:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a60a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a60e:	6859      	ldr	r1, [r3, #4]
 800a610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a612:	069a      	lsls	r2, r3, #26
 800a614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a616:	00db      	lsls	r3, r3, #3
 800a618:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a61c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a620:	430a      	orrs	r2, r1
 800a622:	605a      	str	r2, [r3, #4]
 800a624:	e14e      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	095b      	lsrs	r3, r3, #5
 800a62a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	f003 031f 	and.w	r3, r3, #31
 800a632:	2b00      	cmp	r3, #0
 800a634:	d102      	bne.n	800a63c <USB_HC_StartXfer+0x310>
 800a636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a638:	3b01      	subs	r3, #1
 800a63a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a63c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a63e:	00db      	lsls	r3, r3, #3
 800a640:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a644:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a648:	685a      	ldr	r2, [r3, #4]
 800a64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64c:	069b      	lsls	r3, r3, #26
 800a64e:	431a      	orrs	r2, r3
 800a650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a652:	00db      	lsls	r3, r3, #3
 800a654:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a658:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a65c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a660:	605a      	str	r2, [r3, #4]
 800a662:	e12f      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a664:	07ff8f8f 	.word	0x07ff8f8f
      }
      else  /* Switch to single buffer mode */
      {
        (void)USB_HC_DoubleBuffer(USBx, (uint8_t)phy_ch_num, USB_DRD_BULK_DBUFF_DISABLE);
 800a668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2202      	movs	r2, #2
 800a66e:	4619      	mov	r1, r3
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f7ff fe29 	bl	800a2c8 <USB_HC_DoubleBuffer>

        /* Set RX buffer count */
        USB_DRD_SET_CHEP_RX_CNT(USBx, phy_ch_num, len);
 800a676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a678:	00db      	lsls	r3, r3, #3
 800a67a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a67e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a682:	685a      	ldr	r2, [r3, #4]
 800a684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a686:	00db      	lsls	r3, r3, #3
 800a688:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a68c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a690:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a694:	605a      	str	r2, [r3, #4]
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d110      	bne.n	800a6be <USB_HC_StartXfer+0x392>
 800a69c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a69e:	00db      	lsls	r3, r3, #3
 800a6a0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a6a4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a6a8:	685a      	ldr	r2, [r3, #4]
 800a6aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ac:	00db      	lsls	r3, r3, #3
 800a6ae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a6b2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a6b6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a6ba:	605a      	str	r2, [r3, #4]
 800a6bc:	e102      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	2b3e      	cmp	r3, #62	@ 0x3e
 800a6c2:	d81c      	bhi.n	800a6fe <USB_HC_StartXfer+0x3d2>
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	085b      	lsrs	r3, r3, #1
 800a6c8:	623b      	str	r3, [r7, #32]
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	f003 0301 	and.w	r3, r3, #1
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d002      	beq.n	800a6da <USB_HC_StartXfer+0x3ae>
 800a6d4:	6a3b      	ldr	r3, [r7, #32]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	623b      	str	r3, [r7, #32]
 800a6da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6dc:	00db      	lsls	r3, r3, #3
 800a6de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a6e2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a6e6:	6859      	ldr	r1, [r3, #4]
 800a6e8:	6a3b      	ldr	r3, [r7, #32]
 800a6ea:	069a      	lsls	r2, r3, #26
 800a6ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ee:	00db      	lsls	r3, r3, #3
 800a6f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a6f4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a6f8:	430a      	orrs	r2, r1
 800a6fa:	605a      	str	r2, [r3, #4]
 800a6fc:	e0e2      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	095b      	lsrs	r3, r3, #5
 800a702:	623b      	str	r3, [r7, #32]
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	f003 031f 	and.w	r3, r3, #31
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d102      	bne.n	800a714 <USB_HC_StartXfer+0x3e8>
 800a70e:	6a3b      	ldr	r3, [r7, #32]
 800a710:	3b01      	subs	r3, #1
 800a712:	623b      	str	r3, [r7, #32]
 800a714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a716:	00db      	lsls	r3, r3, #3
 800a718:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a71c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a720:	685a      	ldr	r2, [r3, #4]
 800a722:	6a3b      	ldr	r3, [r7, #32]
 800a724:	069b      	lsls	r3, r3, #26
 800a726:	431a      	orrs	r2, r3
 800a728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a72a:	00db      	lsls	r3, r3, #3
 800a72c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a730:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a734:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a738:	605a      	str	r2, [r3, #4]
 800a73a:	e0c3      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
      }
    }
    else  /* Isochronous */
    {
      /* Set the Double buffer counter */
      USB_DRD_SET_CHEP_DBUF0_CNT(USBx, phy_ch_num, 0U, len);
 800a73c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a73e:	00db      	lsls	r3, r3, #3
 800a740:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a744:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a74c:	00db      	lsls	r3, r3, #3
 800a74e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a752:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a756:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a75a:	601a      	str	r2, [r3, #0]
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d110      	bne.n	800a784 <USB_HC_StartXfer+0x458>
 800a762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a764:	00db      	lsls	r3, r3, #3
 800a766:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a76a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a76e:	681a      	ldr	r2, [r3, #0]
 800a770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a772:	00db      	lsls	r3, r3, #3
 800a774:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a778:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a77c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a780:	601a      	str	r2, [r3, #0]
 800a782:	e03d      	b.n	800a800 <USB_HC_StartXfer+0x4d4>
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	2b3e      	cmp	r3, #62	@ 0x3e
 800a788:	d81c      	bhi.n	800a7c4 <USB_HC_StartXfer+0x498>
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	085b      	lsrs	r3, r3, #1
 800a78e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	f003 0301 	and.w	r3, r3, #1
 800a796:	2b00      	cmp	r3, #0
 800a798:	d002      	beq.n	800a7a0 <USB_HC_StartXfer+0x474>
 800a79a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a79c:	3301      	adds	r3, #1
 800a79e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7a2:	00db      	lsls	r3, r3, #3
 800a7a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a7a8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a7ac:	6819      	ldr	r1, [r3, #0]
 800a7ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7b0:	069a      	lsls	r2, r3, #26
 800a7b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7b4:	00db      	lsls	r3, r3, #3
 800a7b6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a7ba:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a7be:	430a      	orrs	r2, r1
 800a7c0:	601a      	str	r2, [r3, #0]
 800a7c2:	e01d      	b.n	800a800 <USB_HC_StartXfer+0x4d4>
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	095b      	lsrs	r3, r3, #5
 800a7c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	f003 031f 	and.w	r3, r3, #31
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d102      	bne.n	800a7da <USB_HC_StartXfer+0x4ae>
 800a7d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7dc:	00db      	lsls	r3, r3, #3
 800a7de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a7e2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a7e6:	681a      	ldr	r2, [r3, #0]
 800a7e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7ea:	069b      	lsls	r3, r3, #26
 800a7ec:	431a      	orrs	r2, r3
 800a7ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7f0:	00db      	lsls	r3, r3, #3
 800a7f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a7f6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a7fa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a7fe:	601a      	str	r2, [r3, #0]
      USB_DRD_SET_CHEP_DBUF1_CNT(USBx, phy_ch_num, 0U, len);
 800a800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a802:	00db      	lsls	r3, r3, #3
 800a804:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a808:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a80c:	685a      	ldr	r2, [r3, #4]
 800a80e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a810:	00db      	lsls	r3, r3, #3
 800a812:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a816:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a81a:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a81e:	605a      	str	r2, [r3, #4]
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d110      	bne.n	800a848 <USB_HC_StartXfer+0x51c>
 800a826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a828:	00db      	lsls	r3, r3, #3
 800a82a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a82e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a832:	685a      	ldr	r2, [r3, #4]
 800a834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a836:	00db      	lsls	r3, r3, #3
 800a838:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a83c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a840:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a844:	605a      	str	r2, [r3, #4]
 800a846:	e03d      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	2b3e      	cmp	r3, #62	@ 0x3e
 800a84c:	d81c      	bhi.n	800a888 <USB_HC_StartXfer+0x55c>
 800a84e:	68bb      	ldr	r3, [r7, #8]
 800a850:	085b      	lsrs	r3, r3, #1
 800a852:	61fb      	str	r3, [r7, #28]
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	f003 0301 	and.w	r3, r3, #1
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d002      	beq.n	800a864 <USB_HC_StartXfer+0x538>
 800a85e:	69fb      	ldr	r3, [r7, #28]
 800a860:	3301      	adds	r3, #1
 800a862:	61fb      	str	r3, [r7, #28]
 800a864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a866:	00db      	lsls	r3, r3, #3
 800a868:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a86c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a870:	6859      	ldr	r1, [r3, #4]
 800a872:	69fb      	ldr	r3, [r7, #28]
 800a874:	069a      	lsls	r2, r3, #26
 800a876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a878:	00db      	lsls	r3, r3, #3
 800a87a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a87e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a882:	430a      	orrs	r2, r1
 800a884:	605a      	str	r2, [r3, #4]
 800a886:	e01d      	b.n	800a8c4 <USB_HC_StartXfer+0x598>
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	095b      	lsrs	r3, r3, #5
 800a88c:	61fb      	str	r3, [r7, #28]
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	f003 031f 	and.w	r3, r3, #31
 800a894:	2b00      	cmp	r3, #0
 800a896:	d102      	bne.n	800a89e <USB_HC_StartXfer+0x572>
 800a898:	69fb      	ldr	r3, [r7, #28]
 800a89a:	3b01      	subs	r3, #1
 800a89c:	61fb      	str	r3, [r7, #28]
 800a89e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8a0:	00db      	lsls	r3, r3, #3
 800a8a2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8a6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a8aa:	685a      	ldr	r2, [r3, #4]
 800a8ac:	69fb      	ldr	r3, [r7, #28]
 800a8ae:	069b      	lsls	r3, r3, #26
 800a8b0:	431a      	orrs	r2, r3
 800a8b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8b4:	00db      	lsls	r3, r3, #3
 800a8b6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8ba:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a8be:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a8c2:	605a      	str	r2, [r3, #4]
    }
#endif /* USE_USB_DOUBLE_BUFFER */

    /* Enable host channel */
    USB_DRD_SET_CHEP_RX_STATUS(USBx, phy_ch_num, USB_CH_RX_VALID);
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	4413      	add	r3, r2
 800a8cc:	681a      	ldr	r2, [r3, #0]
 800a8ce:	4b69      	ldr	r3, [pc, #420]	@ (800aa74 <USB_HC_StartXfer+0x748>)
 800a8d0:	4013      	ands	r3, r2
 800a8d2:	60fb      	str	r3, [r7, #12]
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a8da:	60fb      	str	r3, [r7, #12]
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a8e2:	60fb      	str	r3, [r7, #12]
 800a8e4:	687a      	ldr	r2, [r7, #4]
 800a8e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8e8:	009b      	lsls	r3, r3, #2
 800a8ea:	441a      	add	r2, r3
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8f6:	6013      	str	r3, [r2, #0]
 800a8f8:	e0b7      	b.n	800aa6a <USB_HC_StartXfer+0x73e>
  }
  else   /* Out Channel */
  {
    /* Multi packet transfer */
    if (hc->xfer_len > hc->max_packet)
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	691b      	ldr	r3, [r3, #16]
 800a8fe:	683a      	ldr	r2, [r7, #0]
 800a900:	8912      	ldrh	r2, [r2, #8]
 800a902:	4293      	cmp	r3, r2
 800a904:	d903      	bls.n	800a90e <USB_HC_StartXfer+0x5e2>
    {
      len = hc->max_packet;
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	891b      	ldrh	r3, [r3, #8]
 800a90a:	60bb      	str	r3, [r7, #8]
 800a90c:	e002      	b.n	800a914 <USB_HC_StartXfer+0x5e8>
    }
    else
    {
      len = hc->xfer_len;
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	691b      	ldr	r3, [r3, #16]
 800a912:	60bb      	str	r3, [r7, #8]
    }

    /* Configure and validate Tx endpoint */
    if (hc->doublebuffer == 0U)
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d177      	bne.n	800aa0e <USB_HC_StartXfer+0x6e2>
    {
      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaadress, (uint16_t)len);
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	68d9      	ldr	r1, [r3, #12]
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	b29b      	uxth	r3, r3
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f7ff fb3c 	bl	8009fa8 <USB_WritePMA>
      USB_DRD_SET_CHEP_TX_CNT(USBx, phy_ch_num, (uint16_t)len);
 800a930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a932:	00db      	lsls	r3, r3, #3
 800a934:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a938:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a93c:	681a      	ldr	r2, [r3, #0]
 800a93e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a940:	00db      	lsls	r3, r3, #3
 800a942:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a946:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a94a:	b292      	uxth	r2, r2
 800a94c:	601a      	str	r2, [r3, #0]
 800a94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a950:	00db      	lsls	r3, r3, #3
 800a952:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a956:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a95a:	6819      	ldr	r1, [r3, #0]
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	b29b      	uxth	r3, r3
 800a960:	041a      	lsls	r2, r3, #16
 800a962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a964:	00db      	lsls	r3, r3, #3
 800a966:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a96a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a96e:	430a      	orrs	r2, r1
 800a970:	601a      	str	r2, [r3, #0]

      /* SET PID SETUP  */
      if ((hc->data_pid) == HC_PID_SETUP)
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	7a9b      	ldrb	r3, [r3, #10]
 800a976:	2b03      	cmp	r3, #3
 800a978:	d10d      	bne.n	800a996 <USB_HC_StartXfer+0x66a>
      {
        USB_DRD_CHEP_TX_SETUP(USBx,  phy_ch_num);
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a97e:	009b      	lsls	r3, r3, #2
 800a980:	4413      	add	r3, r2
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	647b      	str	r3, [r7, #68]	@ 0x44
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a98a:	009b      	lsls	r3, r3, #2
 800a98c:	4413      	add	r3, r2
 800a98e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a990:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a994:	601a      	str	r2, [r3, #0]
      }

      if ((hc->ep_type == EP_TYPE_BULK) ||
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	79db      	ldrb	r3, [r3, #7]
 800a99a:	2b02      	cmp	r3, #2
 800a99c:	d003      	beq.n	800a9a6 <USB_HC_StartXfer+0x67a>
          (hc->ep_type == EP_TYPE_INTR))
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	79db      	ldrb	r3, [r3, #7]
      if ((hc->ep_type == EP_TYPE_BULK) ||
 800a9a2:	2b03      	cmp	r3, #3
 800a9a4:	d145      	bne.n	800aa32 <USB_HC_StartXfer+0x706>
      {
        USB_DRD_CLEAR_TX_DTOG(USBx, phy_ch_num);
 800a9a6:	687a      	ldr	r2, [r7, #4]
 800a9a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9aa:	009b      	lsls	r3, r3, #2
 800a9ac:	4413      	add	r3, r2
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d011      	beq.n	800a9e0 <USB_HC_StartXfer+0x6b4>
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	4413      	add	r3, r2
 800a9c4:	681a      	ldr	r2, [r3, #0]
 800a9c6:	4b2c      	ldr	r3, [pc, #176]	@ (800aa78 <USB_HC_StartXfer+0x74c>)
 800a9c8:	4013      	ands	r3, r2
 800a9ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d0:	009b      	lsls	r3, r3, #2
 800a9d2:	441a      	add	r2, r3
 800a9d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a9de:	6013      	str	r3, [r2, #0]

        /* Set Data PID */
        if (hc->data_pid == HC_PID_DATA1)
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	7a9b      	ldrb	r3, [r3, #10]
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d124      	bne.n	800aa32 <USB_HC_StartXfer+0x706>
        {
          USB_DRD_TX_DTOG(USBx, phy_ch_num);
 800a9e8:	687a      	ldr	r2, [r7, #4]
 800a9ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ec:	009b      	lsls	r3, r3, #2
 800a9ee:	4413      	add	r3, r2
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	4b21      	ldr	r3, [pc, #132]	@ (800aa78 <USB_HC_StartXfer+0x74c>)
 800a9f4:	4013      	ands	r3, r2
 800a9f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a9f8:	687a      	ldr	r2, [r7, #4]
 800a9fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	441a      	add	r2, r3
 800aa00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa06:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aa0a:	6013      	str	r3, [r2, #0]
 800aa0c:	e011      	b.n	800aa32 <USB_HC_StartXfer+0x706>
        }
      }
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else if (hc->ep_type == EP_TYPE_BULK)
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	79db      	ldrb	r3, [r3, #7]
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d107      	bne.n	800aa26 <USB_HC_StartXfer+0x6fa>
    {
      (void)USB_HC_BULK_DB_StartXfer(USBx, hc, ch_reg, &len);
 800aa16:	f107 0308 	add.w	r3, r7, #8
 800aa1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa1c:	6839      	ldr	r1, [r7, #0]
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f000 f898 	bl	800ab54 <USB_HC_BULK_DB_StartXfer>
 800aa24:	e005      	b.n	800aa32 <USB_HC_StartXfer+0x706>
    }
    else
    {
      (void)USB_HC_ISO_DB_StartXfer(USBx, hc, len);
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	461a      	mov	r2, r3
 800aa2a:	6839      	ldr	r1, [r7, #0]
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f000 f827 	bl	800aa80 <USB_HC_ISO_DB_StartXfer>
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    /* Enable host channel */
    USB_DRD_SET_CHEP_TX_STATUS(USBx, hc->phy_ch_num, USB_CH_TX_VALID);
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	785b      	ldrb	r3, [r3, #1]
 800aa38:	009b      	lsls	r3, r3, #2
 800aa3a:	4413      	add	r3, r2
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	4b0f      	ldr	r3, [pc, #60]	@ (800aa7c <USB_HC_StartXfer+0x750>)
 800aa40:	4013      	ands	r3, r2
 800aa42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa46:	f083 0310 	eor.w	r3, r3, #16
 800aa4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa4e:	f083 0320 	eor.w	r3, r3, #32
 800aa52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	785b      	ldrb	r3, [r3, #1]
 800aa5a:	009b      	lsls	r3, r3, #2
 800aa5c:	441a      	add	r2, r3
 800aa5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa68:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aa6a:	2300      	movs	r3, #0
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3750      	adds	r7, #80	@ 0x50
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	07ffbf8f 	.word	0x07ffbf8f
 800aa78:	07ff8f8f 	.word	0x07ff8f8f
 800aa7c:	07ff8fbf 	.word	0x07ff8fbf

0800aa80 <USB_HC_ISO_DB_StartXfer>:
  * @retval HAL state
  */
static HAL_StatusTypeDef USB_HC_ISO_DB_StartXfer(USB_DRD_TypeDef *USBx,
                                                 USB_DRD_HCTypeDef *hc,
                                                 uint32_t len)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b086      	sub	sp, #24
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	607a      	str	r2, [r7, #4]
  uint32_t phy_ch_num = (uint32_t)hc->phy_ch_num;
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	785b      	ldrb	r3, [r3, #1]
 800aa90:	617b      	str	r3, [r7, #20]

  /* check the DTOG_TX to determine in which buffer we should write */
  if ((USB_DRD_GET_CHEP(USBx, phy_ch_num) & USB_CH_DTOG_TX) != 0U)
 800aa92:	68fa      	ldr	r2, [r7, #12]
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	4413      	add	r3, r2
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d029      	beq.n	800aaf8 <USB_HC_ISO_DB_StartXfer+0x78>
  {
    USB_DRD_SET_CHEP_DBUF0_CNT(USBx, phy_ch_num, 1U, len);
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	00db      	lsls	r3, r3, #3
 800aaa8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aaac:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aab0:	681a      	ldr	r2, [r3, #0]
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	00db      	lsls	r3, r3, #3
 800aab6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aaba:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aabe:	b292      	uxth	r2, r2
 800aac0:	601a      	str	r2, [r3, #0]
 800aac2:	697b      	ldr	r3, [r7, #20]
 800aac4:	00db      	lsls	r3, r3, #3
 800aac6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aaca:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aace:	6819      	ldr	r1, [r3, #0]
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	041a      	lsls	r2, r3, #16
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	00db      	lsls	r3, r3, #3
 800aad8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aadc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aae0:	430a      	orrs	r2, r1
 800aae2:	601a      	str	r2, [r3, #0]
    USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)len);
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	68d9      	ldr	r1, [r3, #12]
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	b29b      	uxth	r3, r3
 800aaf0:	68f8      	ldr	r0, [r7, #12]
 800aaf2:	f7ff fa59 	bl	8009fa8 <USB_WritePMA>
 800aaf6:	e028      	b.n	800ab4a <USB_HC_ISO_DB_StartXfer+0xca>
  }
  else
  {
    /* DTOGTX=0 */
    /* Set the Double buffer counter for pmabuffer0 */
    USB_DRD_SET_CHEP_DBUF1_CNT(USBx, phy_ch_num, 1U, len);
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	00db      	lsls	r3, r3, #3
 800aafc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab00:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab04:	685a      	ldr	r2, [r3, #4]
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	00db      	lsls	r3, r3, #3
 800ab0a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab0e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab12:	b292      	uxth	r2, r2
 800ab14:	605a      	str	r2, [r3, #4]
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	00db      	lsls	r3, r3, #3
 800ab1a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab1e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab22:	6859      	ldr	r1, [r3, #4]
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	041a      	lsls	r2, r3, #16
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	00db      	lsls	r3, r3, #3
 800ab2c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab30:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab34:	430a      	orrs	r2, r1
 800ab36:	605a      	str	r2, [r3, #4]
    USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr1, (uint16_t)len);
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	68d9      	ldr	r1, [r3, #12]
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	b29b      	uxth	r3, r3
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f7ff fa2f 	bl	8009fa8 <USB_WritePMA>
  }

  return HAL_OK;
 800ab4a:	2300      	movs	r3, #0
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3718      	adds	r7, #24
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <USB_HC_BULK_DB_StartXfer>:
  */
static HAL_StatusTypeDef USB_HC_BULK_DB_StartXfer(USB_DRD_TypeDef *USBx,
                                                  USB_DRD_HCTypeDef *hc,
                                                  uint32_t ch_reg,
                                                  uint32_t *len)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b086      	sub	sp, #24
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	60f8      	str	r0, [r7, #12]
 800ab5c:	60b9      	str	r1, [r7, #8]
 800ab5e:	607a      	str	r2, [r7, #4]
 800ab60:	603b      	str	r3, [r7, #0]
  uint32_t phy_ch_num = (uint32_t)hc->phy_ch_num;
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	785b      	ldrb	r3, [r3, #1]
 800ab66:	617b      	str	r3, [r7, #20]

  /* -Double Buffer Mangement- */
  if (hc->xfer_len_db > hc->max_packet)
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	695b      	ldr	r3, [r3, #20]
 800ab6c:	68ba      	ldr	r2, [r7, #8]
 800ab6e:	8912      	ldrh	r2, [r2, #8]
 800ab70:	4293      	cmp	r3, r2
 800ab72:	f240 80ec 	bls.w	800ad4e <USB_HC_BULK_DB_StartXfer+0x1fa>
  {
    /* enable double buffer mode */
    (void)USB_HC_DoubleBuffer(USBx, (uint8_t)phy_ch_num, USB_DRD_BULK_DBUFF_ENBALE);
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	b2db      	uxtb	r3, r3
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	68f8      	ldr	r0, [r7, #12]
 800ab80:	f7ff fba2 	bl	800a2c8 <USB_HC_DoubleBuffer>
    *len = hc->max_packet;
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	891b      	ldrh	r3, [r3, #8]
 800ab88:	461a      	mov	r2, r3
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	601a      	str	r2, [r3, #0]
    hc->xfer_len_db -= *len;
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	695a      	ldr	r2, [r3, #20]
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	1ad2      	subs	r2, r2, r3
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	615a      	str	r2, [r3, #20]

    /* Prepare two buffer before enabling host */
    if ((ch_reg & USB_CH_DTOG_TX) == 0U)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d12c      	bne.n	800ac00 <USB_HC_BULK_DB_StartXfer+0xac>
    {
      /* Write Buffer0 */
      USB_DRD_SET_CHEP_DBUF0_CNT(USBx, phy_ch_num, 1U, (uint16_t)*len);
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	00db      	lsls	r3, r3, #3
 800abaa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	00db      	lsls	r3, r3, #3
 800abb8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abbc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abc0:	b292      	uxth	r2, r2
 800abc2:	601a      	str	r2, [r3, #0]
 800abc4:	697b      	ldr	r3, [r7, #20]
 800abc6:	00db      	lsls	r3, r3, #3
 800abc8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abcc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abd0:	6819      	ldr	r1, [r3, #0]
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	b29b      	uxth	r3, r3
 800abd8:	041a      	lsls	r2, r3, #16
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	00db      	lsls	r3, r3, #3
 800abde:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abe2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abe6:	430a      	orrs	r2, r1
 800abe8:	601a      	str	r2, [r3, #0]
      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)*len);
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	68d9      	ldr	r1, [r3, #12]
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	b29b      	uxth	r3, r3
 800abf8:	68f8      	ldr	r0, [r7, #12]
 800abfa:	f7ff f9d5 	bl	8009fa8 <USB_WritePMA>
 800abfe:	e02b      	b.n	800ac58 <USB_HC_BULK_DB_StartXfer+0x104>
    }
    else
    {
      /* Write Buffer1 */
      USB_DRD_SET_CHEP_DBUF1_CNT(USBx, phy_ch_num, 1U, (uint16_t)*len);
 800ac00:	697b      	ldr	r3, [r7, #20]
 800ac02:	00db      	lsls	r3, r3, #3
 800ac04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac08:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac0c:	685a      	ldr	r2, [r3, #4]
 800ac0e:	697b      	ldr	r3, [r7, #20]
 800ac10:	00db      	lsls	r3, r3, #3
 800ac12:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac16:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac1a:	b292      	uxth	r2, r2
 800ac1c:	605a      	str	r2, [r3, #4]
 800ac1e:	697b      	ldr	r3, [r7, #20]
 800ac20:	00db      	lsls	r3, r3, #3
 800ac22:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac26:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac2a:	6859      	ldr	r1, [r3, #4]
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	041a      	lsls	r2, r3, #16
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	00db      	lsls	r3, r3, #3
 800ac38:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac3c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac40:	430a      	orrs	r2, r1
 800ac42:	605a      	str	r2, [r3, #4]
      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr1, (uint16_t)*len);
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	68d9      	ldr	r1, [r3, #12]
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	68f8      	ldr	r0, [r7, #12]
 800ac54:	f7ff f9a8 	bl	8009fa8 <USB_WritePMA>
    }

    hc->xfer_buff += *len;
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	68da      	ldr	r2, [r3, #12]
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	441a      	add	r2, r3
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	60da      	str	r2, [r3, #12]

    /* Multi packet transfer */
    if (hc->xfer_len_db > hc->max_packet)
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	695b      	ldr	r3, [r3, #20]
 800ac6a:	68ba      	ldr	r2, [r7, #8]
 800ac6c:	8912      	ldrh	r2, [r2, #8]
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d907      	bls.n	800ac82 <USB_HC_BULK_DB_StartXfer+0x12e>
    {
      hc->xfer_len_db -= *len;
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	695a      	ldr	r2, [r3, #20]
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	1ad2      	subs	r2, r2, r3
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	615a      	str	r2, [r3, #20]
 800ac80:	e006      	b.n	800ac90 <USB_HC_BULK_DB_StartXfer+0x13c>
    }
    else
    {
      *len = hc->xfer_len_db;
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	695a      	ldr	r2, [r3, #20]
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	601a      	str	r2, [r3, #0]
      hc->xfer_len_db = 0U;
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	615a      	str	r2, [r3, #20]
    }

    if ((ch_reg & USB_CH_DTOG_TX) == 0U)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d12c      	bne.n	800acf4 <USB_HC_BULK_DB_StartXfer+0x1a0>
    {
      /* Write Buffer1 */
      USB_DRD_SET_CHEP_DBUF1_CNT(USBx, phy_ch_num, 1U, (uint16_t)*len);
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	00db      	lsls	r3, r3, #3
 800ac9e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aca2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aca6:	685a      	ldr	r2, [r3, #4]
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	00db      	lsls	r3, r3, #3
 800acac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acb0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acb4:	b292      	uxth	r2, r2
 800acb6:	605a      	str	r2, [r3, #4]
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	00db      	lsls	r3, r3, #3
 800acbc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acc0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acc4:	6859      	ldr	r1, [r3, #4]
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	b29b      	uxth	r3, r3
 800accc:	041a      	lsls	r2, r3, #16
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	00db      	lsls	r3, r3, #3
 800acd2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acd6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acda:	430a      	orrs	r2, r1
 800acdc:	605a      	str	r2, [r3, #4]
      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr1, (uint16_t)*len);
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	68d9      	ldr	r1, [r3, #12]
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	b29b      	uxth	r3, r3
 800acec:	68f8      	ldr	r0, [r7, #12]
 800acee:	f7ff f95b 	bl	8009fa8 <USB_WritePMA>
 800acf2:	e05f      	b.n	800adb4 <USB_HC_BULK_DB_StartXfer+0x260>
    }
    else
    {
      /* Write Buffer0 */
      USB_DRD_SET_CHEP_DBUF0_CNT(USBx, phy_ch_num, 1U, (uint16_t)*len);
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	00db      	lsls	r3, r3, #3
 800acf8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acfc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	00db      	lsls	r3, r3, #3
 800ad06:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad0a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad0e:	b292      	uxth	r2, r2
 800ad10:	601a      	str	r2, [r3, #0]
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	00db      	lsls	r3, r3, #3
 800ad16:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad1a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad1e:	6819      	ldr	r1, [r3, #0]
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	041a      	lsls	r2, r3, #16
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	00db      	lsls	r3, r3, #3
 800ad2c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad30:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad34:	430a      	orrs	r2, r1
 800ad36:	601a      	str	r2, [r3, #0]
      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)*len);
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	68d9      	ldr	r1, [r3, #12]
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	b29b      	uxth	r3, r3
 800ad46:	68f8      	ldr	r0, [r7, #12]
 800ad48:	f7ff f92e 	bl	8009fa8 <USB_WritePMA>
 800ad4c:	e032      	b.n	800adb4 <USB_HC_BULK_DB_StartXfer+0x260>
    }
  }
  else
  {
    /* Disable bulk double buffer mode */
    (void)USB_HC_DoubleBuffer(USBx, (uint8_t)phy_ch_num, USB_DRD_BULK_DBUFF_DISABLE);
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	b2db      	uxtb	r3, r3
 800ad52:	2202      	movs	r2, #2
 800ad54:	4619      	mov	r1, r3
 800ad56:	68f8      	ldr	r0, [r7, #12]
 800ad58:	f7ff fab6 	bl	800a2c8 <USB_HC_DoubleBuffer>
    USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)*len);
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	68d9      	ldr	r1, [r3, #12]
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	b29b      	uxth	r3, r3
 800ad6a:	68f8      	ldr	r0, [r7, #12]
 800ad6c:	f7ff f91c 	bl	8009fa8 <USB_WritePMA>
    USB_DRD_SET_CHEP_TX_CNT(USBx, phy_ch_num, (uint16_t)*len);
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	00db      	lsls	r3, r3, #3
 800ad74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad78:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad7c:	681a      	ldr	r2, [r3, #0]
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	00db      	lsls	r3, r3, #3
 800ad82:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad86:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad8a:	b292      	uxth	r2, r2
 800ad8c:	601a      	str	r2, [r3, #0]
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	00db      	lsls	r3, r3, #3
 800ad92:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad96:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad9a:	6819      	ldr	r1, [r3, #0]
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	b29b      	uxth	r3, r3
 800ada2:	041a      	lsls	r2, r3, #16
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	00db      	lsls	r3, r3, #3
 800ada8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adac:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800adb0:	430a      	orrs	r2, r1
 800adb2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800adb4:	2300      	movs	r3, #0
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3718      	adds	r7, #24
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
	...

0800adc0 <USB_HC_IN_Halt>:
  * @param  USBx Selected device
  * @param  phy_ch_num Host Channel number
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_IN_Halt(USB_DRD_TypeDef *USBx, uint8_t phy_ch_num)
{
 800adc0:	b480      	push	{r7}
 800adc2:	b085      	sub	sp, #20
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
 800adc8:	460b      	mov	r3, r1
 800adca:	70fb      	strb	r3, [r7, #3]
  /* Set disable to Channel */
  USB_DRD_SET_CHEP_RX_STATUS(USBx, phy_ch_num, USB_CH_RX_DIS);
 800adcc:	687a      	ldr	r2, [r7, #4]
 800adce:	78fb      	ldrb	r3, [r7, #3]
 800add0:	009b      	lsls	r3, r3, #2
 800add2:	4413      	add	r3, r2
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	4b0a      	ldr	r3, [pc, #40]	@ (800ae00 <USB_HC_IN_Halt+0x40>)
 800add8:	4013      	ands	r3, r2
 800adda:	60fb      	str	r3, [r7, #12]
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	78fb      	ldrb	r3, [r7, #3]
 800ade0:	009b      	lsls	r3, r3, #2
 800ade2:	441a      	add	r2, r3
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800adea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adee:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800adf0:	2300      	movs	r3, #0
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3714      	adds	r7, #20
 800adf6:	46bd      	mov	sp, r7
 800adf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfc:	4770      	bx	lr
 800adfe:	bf00      	nop
 800ae00:	07ffbf8f 	.word	0x07ffbf8f

0800ae04 <USB_HC_OUT_Halt>:
  * @param  USBx Selected device
  * @param  phy_ch_num Host Channel number
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_OUT_Halt(USB_DRD_TypeDef *USBx, uint8_t phy_ch_num)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b085      	sub	sp, #20
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	70fb      	strb	r3, [r7, #3]
  /* Set disable to Channel */
  USB_DRD_SET_CHEP_TX_STATUS(USBx, phy_ch_num, USB_CH_TX_DIS);
 800ae10:	687a      	ldr	r2, [r7, #4]
 800ae12:	78fb      	ldrb	r3, [r7, #3]
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	4413      	add	r3, r2
 800ae18:	681a      	ldr	r2, [r3, #0]
 800ae1a:	4b0a      	ldr	r3, [pc, #40]	@ (800ae44 <USB_HC_OUT_Halt+0x40>)
 800ae1c:	4013      	ands	r3, r2
 800ae1e:	60fb      	str	r3, [r7, #12]
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	78fb      	ldrb	r3, [r7, #3]
 800ae24:	009b      	lsls	r3, r3, #2
 800ae26:	441a      	add	r2, r3
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae32:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ae34:	2300      	movs	r3, #0
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	3714      	adds	r7, #20
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr
 800ae42:	bf00      	nop
 800ae44:	07ff8fbf 	.word	0x07ff8fbf

0800ae48 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_DRD_TypeDef *USBx)
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b083      	sub	sp, #12
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
  USBx->ISTR &= ~(USB_ISTR_DIR | USB_ISTR_L1REQ |
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae54:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ae58:	f023 0390 	bic.w	r3, r3, #144	@ 0x90
 800ae5c:	687a      	ldr	r2, [r7, #4]
 800ae5e:	6453      	str	r3, [r2, #68]	@ 0x44
                  USB_ISTR_SUSP | USB_ISTR_WKUP |
                  USB_ISTR_ERR | USB_ISTR_PMAOVR |
                  USB_ISTR_CTR);

  /* Set PowerDown */
  USBx->CNTR |= USB_CNTR_PDWN;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae64:	f043 0202 	orr.w	r2, r3, #2
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Force a Reset */
  USBx->CNTR |= USB_CNTR_USBRST;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae70:	f043 0201 	orr.w	r2, r3, #1
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800ae78:	2300      	movs	r3, #0
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	370c      	adds	r7, #12
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr
	...

0800ae88 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800ae8c:	4904      	ldr	r1, [pc, #16]	@ (800aea0 <MX_FATFS_Init+0x18>)
 800ae8e:	4805      	ldr	r0, [pc, #20]	@ (800aea4 <MX_FATFS_Init+0x1c>)
 800ae90:	f006 fa10 	bl	80112b4 <FATFS_LinkDriver>
 800ae94:	4603      	mov	r3, r0
 800ae96:	461a      	mov	r2, r3
 800ae98:	4b03      	ldr	r3, [pc, #12]	@ (800aea8 <MX_FATFS_Init+0x20>)
 800ae9a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ae9c:	bf00      	nop
 800ae9e:	bd80      	pop	{r7, pc}
 800aea0:	200004e0 	.word	0x200004e0
 800aea4:	0801322c 	.word	0x0801322c
 800aea8:	200004dc 	.word	0x200004dc

0800aeac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800aeac:	b480      	push	{r7}
 800aeae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800aeb0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr

0800aebc <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b083      	sub	sp, #12
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	4603      	mov	r3, r0
 800aec4:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800aec6:	2300      	movs	r3, #0
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	370c      	adds	r7, #12
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr

0800aed4 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b084      	sub	sp, #16
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	4603      	mov	r3, r0
 800aedc:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800aede:	2301      	movs	r3, #1
 800aee0:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800aee2:	79fb      	ldrb	r3, [r7, #7]
 800aee4:	4619      	mov	r1, r3
 800aee6:	4808      	ldr	r0, [pc, #32]	@ (800af08 <USBH_status+0x34>)
 800aee8:	f000 fff8 	bl	800bedc <USBH_MSC_UnitIsReady>
 800aeec:	4603      	mov	r3, r0
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d002      	beq.n	800aef8 <USBH_status+0x24>
  {
    res = RES_OK;
 800aef2:	2300      	movs	r3, #0
 800aef4:	73fb      	strb	r3, [r7, #15]
 800aef6:	e001      	b.n	800aefc <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800aef8:	2301      	movs	r3, #1
 800aefa:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800aefc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3710      	adds	r7, #16
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	20000518 	.word	0x20000518

0800af0c <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b094      	sub	sp, #80	@ 0x50
 800af10:	af02      	add	r7, sp, #8
 800af12:	60b9      	str	r1, [r7, #8]
 800af14:	607a      	str	r2, [r7, #4]
 800af16:	603b      	str	r3, [r7, #0]
 800af18:	4603      	mov	r3, r0
 800af1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800af1c:	2301      	movs	r3, #1
 800af1e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800af22:	7bf9      	ldrb	r1, [r7, #15]
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	9300      	str	r3, [sp, #0]
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	4818      	ldr	r0, [pc, #96]	@ (800af90 <USBH_read+0x84>)
 800af2e:	f001 f829 	bl	800bf84 <USBH_MSC_Read>
 800af32:	4603      	mov	r3, r0
 800af34:	2b00      	cmp	r3, #0
 800af36:	d103      	bne.n	800af40 <USBH_read+0x34>
  {
    res = RES_OK;
 800af38:	2300      	movs	r3, #0
 800af3a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800af3e:	e020      	b.n	800af82 <USBH_read+0x76>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800af40:	f107 0210 	add.w	r2, r7, #16
 800af44:	7bfb      	ldrb	r3, [r7, #15]
 800af46:	4619      	mov	r1, r3
 800af48:	4811      	ldr	r0, [pc, #68]	@ (800af90 <USBH_read+0x84>)
 800af4a:	f000 fff2 	bl	800bf32 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800af4e:	7f7b      	ldrb	r3, [r7, #29]
 800af50:	2b3a      	cmp	r3, #58	@ 0x3a
 800af52:	d005      	beq.n	800af60 <USBH_read+0x54>
 800af54:	2b3a      	cmp	r3, #58	@ 0x3a
 800af56:	dc10      	bgt.n	800af7a <USBH_read+0x6e>
 800af58:	2b04      	cmp	r3, #4
 800af5a:	d001      	beq.n	800af60 <USBH_read+0x54>
 800af5c:	2b28      	cmp	r3, #40	@ 0x28
 800af5e:	d10c      	bne.n	800af7a <USBH_read+0x6e>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
 800af60:	480c      	ldr	r0, [pc, #48]	@ (800af94 <USBH_read+0x88>)
 800af62:	f006 fe39 	bl	8011bd8 <iprintf>
 800af66:	480c      	ldr	r0, [pc, #48]	@ (800af98 <USBH_read+0x8c>)
 800af68:	f006 fe36 	bl	8011bd8 <iprintf>
 800af6c:	200a      	movs	r0, #10
 800af6e:	f006 fe45 	bl	8011bfc <putchar>
      res = RES_NOTRDY;
 800af72:	2303      	movs	r3, #3
 800af74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800af78:	e003      	b.n	800af82 <USBH_read+0x76>

    default:
      res = RES_ERROR;
 800af7a:	2301      	movs	r3, #1
 800af7c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800af80:	bf00      	nop
    }
  }

  return res;
 800af82:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800af86:	4618      	mov	r0, r3
 800af88:	3748      	adds	r7, #72	@ 0x48
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}
 800af8e:	bf00      	nop
 800af90:	20000518 	.word	0x20000518
 800af94:	0801299c 	.word	0x0801299c
 800af98:	080129a4 	.word	0x080129a4

0800af9c <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b094      	sub	sp, #80	@ 0x50
 800afa0:	af02      	add	r7, sp, #8
 800afa2:	60b9      	str	r1, [r7, #8]
 800afa4:	607a      	str	r2, [r7, #4]
 800afa6:	603b      	str	r3, [r7, #0]
 800afa8:	4603      	mov	r3, r0
 800afaa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800afac:	2301      	movs	r3, #1
 800afae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800afb2:	7bf9      	ldrb	r1, [r7, #15]
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	9300      	str	r3, [sp, #0]
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	687a      	ldr	r2, [r7, #4]
 800afbc:	4820      	ldr	r0, [pc, #128]	@ (800b040 <USBH_write+0xa4>)
 800afbe:	f001 f841 	bl	800c044 <USBH_MSC_Write>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d103      	bne.n	800afd0 <USBH_write+0x34>
  {
    res = RES_OK;
 800afc8:	2300      	movs	r3, #0
 800afca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800afce:	e031      	b.n	800b034 <USBH_write+0x98>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800afd0:	f107 0210 	add.w	r2, r7, #16
 800afd4:	7bfb      	ldrb	r3, [r7, #15]
 800afd6:	4619      	mov	r1, r3
 800afd8:	4819      	ldr	r0, [pc, #100]	@ (800b040 <USBH_write+0xa4>)
 800afda:	f000 ffaa 	bl	800bf32 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800afde:	7f7b      	ldrb	r3, [r7, #29]
 800afe0:	2b3a      	cmp	r3, #58	@ 0x3a
 800afe2:	d016      	beq.n	800b012 <USBH_write+0x76>
 800afe4:	2b3a      	cmp	r3, #58	@ 0x3a
 800afe6:	dc21      	bgt.n	800b02c <USBH_write+0x90>
 800afe8:	2b28      	cmp	r3, #40	@ 0x28
 800afea:	d012      	beq.n	800b012 <USBH_write+0x76>
 800afec:	2b28      	cmp	r3, #40	@ 0x28
 800afee:	dc1d      	bgt.n	800b02c <USBH_write+0x90>
 800aff0:	2b04      	cmp	r3, #4
 800aff2:	d00e      	beq.n	800b012 <USBH_write+0x76>
 800aff4:	2b27      	cmp	r3, #39	@ 0x27
 800aff6:	d119      	bne.n	800b02c <USBH_write+0x90>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 800aff8:	4812      	ldr	r0, [pc, #72]	@ (800b044 <USBH_write+0xa8>)
 800affa:	f006 fded 	bl	8011bd8 <iprintf>
 800affe:	4812      	ldr	r0, [pc, #72]	@ (800b048 <USBH_write+0xac>)
 800b000:	f006 fdea 	bl	8011bd8 <iprintf>
 800b004:	200a      	movs	r0, #10
 800b006:	f006 fdf9 	bl	8011bfc <putchar>
      res = RES_WRPRT;
 800b00a:	2302      	movs	r3, #2
 800b00c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800b010:	e010      	b.n	800b034 <USBH_write+0x98>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 800b012:	480c      	ldr	r0, [pc, #48]	@ (800b044 <USBH_write+0xa8>)
 800b014:	f006 fde0 	bl	8011bd8 <iprintf>
 800b018:	480c      	ldr	r0, [pc, #48]	@ (800b04c <USBH_write+0xb0>)
 800b01a:	f006 fddd 	bl	8011bd8 <iprintf>
 800b01e:	200a      	movs	r0, #10
 800b020:	f006 fdec 	bl	8011bfc <putchar>
      res = RES_NOTRDY;
 800b024:	2303      	movs	r3, #3
 800b026:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800b02a:	e003      	b.n	800b034 <USBH_write+0x98>

    default:
      res = RES_ERROR;
 800b02c:	2301      	movs	r3, #1
 800b02e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800b032:	bf00      	nop
    }
  }

  return res;
 800b034:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3748      	adds	r7, #72	@ 0x48
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}
 800b040:	20000518 	.word	0x20000518
 800b044:	0801299c 	.word	0x0801299c
 800b048:	080129bc 	.word	0x080129bc
 800b04c:	080129a4 	.word	0x080129a4

0800b050 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b090      	sub	sp, #64	@ 0x40
 800b054:	af00      	add	r7, sp, #0
 800b056:	4603      	mov	r3, r0
 800b058:	603a      	str	r2, [r7, #0]
 800b05a:	71fb      	strb	r3, [r7, #7]
 800b05c:	460b      	mov	r3, r1
 800b05e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b060:	2301      	movs	r3, #1
 800b062:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800b066:	79bb      	ldrb	r3, [r7, #6]
 800b068:	2b03      	cmp	r3, #3
 800b06a:	d852      	bhi.n	800b112 <USBH_ioctl+0xc2>
 800b06c:	a201      	add	r2, pc, #4	@ (adr r2, 800b074 <USBH_ioctl+0x24>)
 800b06e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b072:	bf00      	nop
 800b074:	0800b085 	.word	0x0800b085
 800b078:	0800b08d 	.word	0x0800b08d
 800b07c:	0800b0b7 	.word	0x0800b0b7
 800b080:	0800b0e3 	.word	0x0800b0e3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800b084:	2300      	movs	r3, #0
 800b086:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800b08a:	e045      	b.n	800b118 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b08c:	f107 0208 	add.w	r2, r7, #8
 800b090:	79fb      	ldrb	r3, [r7, #7]
 800b092:	4619      	mov	r1, r3
 800b094:	4823      	ldr	r0, [pc, #140]	@ (800b124 <USBH_ioctl+0xd4>)
 800b096:	f000 ff4c 	bl	800bf32 <USBH_MSC_GetLUNInfo>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d106      	bne.n	800b0ae <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800b0a0:	68fa      	ldr	r2, [r7, #12]
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b0ac:	e034      	b.n	800b118 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800b0b4:	e030      	b.n	800b118 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b0b6:	f107 0208 	add.w	r2, r7, #8
 800b0ba:	79fb      	ldrb	r3, [r7, #7]
 800b0bc:	4619      	mov	r1, r3
 800b0be:	4819      	ldr	r0, [pc, #100]	@ (800b124 <USBH_ioctl+0xd4>)
 800b0c0:	f000 ff37 	bl	800bf32 <USBH_MSC_GetLUNInfo>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d107      	bne.n	800b0da <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800b0ca:	8a3b      	ldrh	r3, [r7, #16]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b0d8:	e01e      	b.n	800b118 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b0da:	2301      	movs	r3, #1
 800b0dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800b0e0:	e01a      	b.n	800b118 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b0e2:	f107 0208 	add.w	r2, r7, #8
 800b0e6:	79fb      	ldrb	r3, [r7, #7]
 800b0e8:	4619      	mov	r1, r3
 800b0ea:	480e      	ldr	r0, [pc, #56]	@ (800b124 <USBH_ioctl+0xd4>)
 800b0ec:	f000 ff21 	bl	800bf32 <USBH_MSC_GetLUNInfo>
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d109      	bne.n	800b10a <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800b0f6:	8a3b      	ldrh	r3, [r7, #16]
 800b0f8:	0a5b      	lsrs	r3, r3, #9
 800b0fa:	b29b      	uxth	r3, r3
 800b0fc:	461a      	mov	r2, r3
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b102:	2300      	movs	r3, #0
 800b104:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b108:	e006      	b.n	800b118 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b10a:	2301      	movs	r3, #1
 800b10c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800b110:	e002      	b.n	800b118 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800b112:	2304      	movs	r3, #4
 800b114:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return res;
 800b118:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3740      	adds	r7, #64	@ 0x40
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}
 800b124:	20000518 	.word	0x20000518

0800b128 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800b128:	b590      	push	{r4, r7, lr}
 800b12a:	b089      	sub	sp, #36	@ 0x24
 800b12c:	af04      	add	r7, sp, #16
 800b12e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b136:	7919      	ldrb	r1, [r3, #4]
 800b138:	2350      	movs	r3, #80	@ 0x50
 800b13a:	2206      	movs	r2, #6
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f001 fea9 	bl	800ce94 <USBH_FindInterface>
 800b142:	4603      	mov	r3, r0
 800b144:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800b146:	7bfb      	ldrb	r3, [r7, #15]
 800b148:	2bff      	cmp	r3, #255	@ 0xff
 800b14a:	d002      	beq.n	800b152 <USBH_MSC_InterfaceInit+0x2a>
 800b14c:	7bfb      	ldrb	r3, [r7, #15]
 800b14e:	2b01      	cmp	r3, #1
 800b150:	d90f      	bls.n	800b172 <USBH_MSC_InterfaceInit+0x4a>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800b152:	4892      	ldr	r0, [pc, #584]	@ (800b39c <USBH_MSC_InterfaceInit+0x274>)
 800b154:	f006 fd40 	bl	8011bd8 <iprintf>
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	4619      	mov	r1, r3
 800b162:	488f      	ldr	r0, [pc, #572]	@ (800b3a0 <USBH_MSC_InterfaceInit+0x278>)
 800b164:	f006 fd38 	bl	8011bd8 <iprintf>
 800b168:	200a      	movs	r0, #10
 800b16a:	f006 fd47 	bl	8011bfc <putchar>
    return USBH_FAIL;
 800b16e:	2302      	movs	r3, #2
 800b170:	e10f      	b.n	800b392 <USBH_MSC_InterfaceInit+0x26a>
  }

  status = USBH_SelectInterface(phost, interface);
 800b172:	7bfb      	ldrb	r3, [r7, #15]
 800b174:	4619      	mov	r1, r3
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f001 fe24 	bl	800cdc4 <USBH_SelectInterface>
 800b17c:	4603      	mov	r3, r0
 800b17e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800b180:	7bbb      	ldrb	r3, [r7, #14]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d001      	beq.n	800b18a <USBH_MSC_InterfaceInit+0x62>
  {
    return USBH_FAIL;
 800b186:	2302      	movs	r3, #2
 800b188:	e103      	b.n	800b392 <USBH_MSC_InterfaceInit+0x26a>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800b190:	f44f 7082 	mov.w	r0, #260	@ 0x104
 800b194:	f006 fba0 	bl	80118d8 <malloc>
 800b198:	4603      	mov	r3, r0
 800b19a:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1a2:	69db      	ldr	r3, [r3, #28]
 800b1a4:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d10a      	bne.n	800b1c2 <USBH_MSC_InterfaceInit+0x9a>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
 800b1ac:	487b      	ldr	r0, [pc, #492]	@ (800b39c <USBH_MSC_InterfaceInit+0x274>)
 800b1ae:	f006 fd13 	bl	8011bd8 <iprintf>
 800b1b2:	487c      	ldr	r0, [pc, #496]	@ (800b3a4 <USBH_MSC_InterfaceInit+0x27c>)
 800b1b4:	f006 fd10 	bl	8011bd8 <iprintf>
 800b1b8:	200a      	movs	r0, #10
 800b1ba:	f006 fd1f 	bl	8011bfc <putchar>
    return USBH_FAIL;
 800b1be:	2302      	movs	r3, #2
 800b1c0:	e0e7      	b.n	800b392 <USBH_MSC_InterfaceInit+0x26a>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800b1c2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800b1c6:	2100      	movs	r1, #0
 800b1c8:	68b8      	ldr	r0, [r7, #8]
 800b1ca:	f006 fe55 	bl	8011e78 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b1ce:	7bfb      	ldrb	r3, [r7, #15]
 800b1d0:	687a      	ldr	r2, [r7, #4]
 800b1d2:	211a      	movs	r1, #26
 800b1d4:	fb01 f303 	mul.w	r3, r1, r3
 800b1d8:	4413      	add	r3, r2
 800b1da:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b1de:	781b      	ldrb	r3, [r3, #0]
 800b1e0:	b25b      	sxtb	r3, r3
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	da16      	bge.n	800b214 <USBH_MSC_InterfaceInit+0xec>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800b1e6:	7bfb      	ldrb	r3, [r7, #15]
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	211a      	movs	r1, #26
 800b1ec:	fb01 f303 	mul.w	r3, r1, r3
 800b1f0:	4413      	add	r3, r2
 800b1f2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b1f6:	781a      	ldrb	r2, [r3, #0]
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b1fc:	7bfb      	ldrb	r3, [r7, #15]
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	211a      	movs	r1, #26
 800b202:	fb01 f303 	mul.w	r3, r1, r3
 800b206:	4413      	add	r3, r2
 800b208:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b20c:	881a      	ldrh	r2, [r3, #0]
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	815a      	strh	r2, [r3, #10]
 800b212:	e015      	b.n	800b240 <USBH_MSC_InterfaceInit+0x118>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800b214:	7bfb      	ldrb	r3, [r7, #15]
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	211a      	movs	r1, #26
 800b21a:	fb01 f303 	mul.w	r3, r1, r3
 800b21e:	4413      	add	r3, r2
 800b220:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b224:	781a      	ldrb	r2, [r3, #0]
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b22a:	7bfb      	ldrb	r3, [r7, #15]
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	211a      	movs	r1, #26
 800b230:	fb01 f303 	mul.w	r3, r1, r3
 800b234:	4413      	add	r3, r2
 800b236:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b23a:	881a      	ldrh	r2, [r3, #0]
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800b240:	7bfb      	ldrb	r3, [r7, #15]
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	211a      	movs	r1, #26
 800b246:	fb01 f303 	mul.w	r3, r1, r3
 800b24a:	4413      	add	r3, r2
 800b24c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	b25b      	sxtb	r3, r3
 800b254:	2b00      	cmp	r3, #0
 800b256:	da16      	bge.n	800b286 <USBH_MSC_InterfaceInit+0x15e>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800b258:	7bfb      	ldrb	r3, [r7, #15]
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	211a      	movs	r1, #26
 800b25e:	fb01 f303 	mul.w	r3, r1, r3
 800b262:	4413      	add	r3, r2
 800b264:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b268:	781a      	ldrb	r2, [r3, #0]
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b26e:	7bfb      	ldrb	r3, [r7, #15]
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	211a      	movs	r1, #26
 800b274:	fb01 f303 	mul.w	r3, r1, r3
 800b278:	4413      	add	r3, r2
 800b27a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b27e:	881a      	ldrh	r2, [r3, #0]
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	815a      	strh	r2, [r3, #10]
 800b284:	e015      	b.n	800b2b2 <USBH_MSC_InterfaceInit+0x18a>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800b286:	7bfb      	ldrb	r3, [r7, #15]
 800b288:	687a      	ldr	r2, [r7, #4]
 800b28a:	211a      	movs	r1, #26
 800b28c:	fb01 f303 	mul.w	r3, r1, r3
 800b290:	4413      	add	r3, r2
 800b292:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b296:	781a      	ldrb	r2, [r3, #0]
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b29c:	7bfb      	ldrb	r3, [r7, #15]
 800b29e:	687a      	ldr	r2, [r7, #4]
 800b2a0:	211a      	movs	r1, #26
 800b2a2:	fb01 f303 	mul.w	r3, r1, r3
 800b2a6:	4413      	add	r3, r2
 800b2a8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b2ac:	881a      	ldrh	r2, [r3, #0]
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	799b      	ldrb	r3, [r3, #6]
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f003 faed 	bl	800e8aa <USBH_AllocPipe>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	79db      	ldrb	r3, [r3, #7]
 800b2dc:	4619      	mov	r1, r3
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f003 fae3 	bl	800e8aa <USBH_AllocPipe>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 800b2ec:	6878      	ldr	r0, [r7, #4]
 800b2ee:	f000 ff45 	bl	800c17c <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	799b      	ldrb	r3, [r3, #6]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d01e      	beq.n	800b338 <USBH_MSC_InterfaceInit+0x210>
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	891b      	ldrh	r3, [r3, #8]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d01a      	beq.n	800b338 <USBH_MSC_InterfaceInit+0x210>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	7959      	ldrb	r1, [r3, #5]
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	7998      	ldrb	r0, [r3, #6]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b316:	68ba      	ldr	r2, [r7, #8]
 800b318:	8912      	ldrh	r2, [r2, #8]
 800b31a:	9202      	str	r2, [sp, #8]
 800b31c:	2202      	movs	r2, #2
 800b31e:	9201      	str	r2, [sp, #4]
 800b320:	9300      	str	r3, [sp, #0]
 800b322:	4623      	mov	r3, r4
 800b324:	4602      	mov	r2, r0
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f003 fa90 	bl	800e84c <USBH_OpenPipe>
 800b32c:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	79db      	ldrb	r3, [r3, #7]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d02c      	beq.n	800b390 <USBH_MSC_InterfaceInit+0x268>
 800b336:	e001      	b.n	800b33c <USBH_MSC_InterfaceInit+0x214>
    return USBH_NOT_SUPPORTED;
 800b338:	2303      	movs	r3, #3
 800b33a:	e02a      	b.n	800b392 <USBH_MSC_InterfaceInit+0x26a>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	895b      	ldrh	r3, [r3, #10]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d025      	beq.n	800b390 <USBH_MSC_InterfaceInit+0x268>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	7919      	ldrb	r1, [r3, #4]
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	79d8      	ldrb	r0, [r3, #7]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b358:	68ba      	ldr	r2, [r7, #8]
 800b35a:	8952      	ldrh	r2, [r2, #10]
 800b35c:	9202      	str	r2, [sp, #8]
 800b35e:	2202      	movs	r2, #2
 800b360:	9201      	str	r2, [sp, #4]
 800b362:	9300      	str	r3, [sp, #0]
 800b364:	4623      	mov	r3, r4
 800b366:	4602      	mov	r2, r0
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f003 fa6f 	bl	800e84c <USBH_OpenPipe>
 800b36e:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	791b      	ldrb	r3, [r3, #4]
 800b374:	2200      	movs	r2, #0
 800b376:	4619      	mov	r1, r3
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f006 f9f3 	bl	8011764 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	795b      	ldrb	r3, [r3, #5]
 800b382:	2200      	movs	r2, #0
 800b384:	4619      	mov	r1, r3
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f006 f9ec 	bl	8011764 <USBH_LL_SetToggle>

  return USBH_OK;
 800b38c:	2300      	movs	r3, #0
 800b38e:	e000      	b.n	800b392 <USBH_MSC_InterfaceInit+0x26a>
    return USBH_NOT_SUPPORTED;
 800b390:	2303      	movs	r3, #3
}
 800b392:	4618      	mov	r0, r3
 800b394:	3714      	adds	r7, #20
 800b396:	46bd      	mov	sp, r7
 800b398:	bd90      	pop	{r4, r7, pc}
 800b39a:	bf00      	nop
 800b39c:	080129e0 	.word	0x080129e0
 800b3a0:	080129ec 	.word	0x080129ec
 800b3a4:	08012a14 	.word	0x08012a14

0800b3a8 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b084      	sub	sp, #16
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3b6:	69db      	ldr	r3, [r3, #28]
 800b3b8:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	795b      	ldrb	r3, [r3, #5]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d00e      	beq.n	800b3e0 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	795b      	ldrb	r3, [r3, #5]
 800b3c6:	4619      	mov	r1, r3
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f003 fa5e 	bl	800e88a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	795b      	ldrb	r3, [r3, #5]
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f003 fa89 	bl	800e8ec <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	791b      	ldrb	r3, [r3, #4]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d00e      	beq.n	800b406 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	791b      	ldrb	r3, [r3, #4]
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f003 fa4b 	bl	800e88a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	791b      	ldrb	r3, [r3, #4]
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f003 fa76 	bl	800e8ec <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	2200      	movs	r2, #0
 800b404:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b40c:	69db      	ldr	r3, [r3, #28]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d00b      	beq.n	800b42a <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b418:	69db      	ldr	r3, [r3, #28]
 800b41a:	4618      	mov	r0, r3
 800b41c:	f006 fa64 	bl	80118e8 <free>
    phost->pActiveClass->pData = 0U;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b426:	2200      	movs	r2, #0
 800b428:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b42a:	2300      	movs	r3, #0
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3710      	adds	r7, #16
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b084      	sub	sp, #16
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b442:	69db      	ldr	r3, [r3, #28]
 800b444:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b446:	2301      	movs	r3, #1
 800b448:	73fb      	strb	r3, [r7, #15]
  uint8_t lun_idx;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	7b9b      	ldrb	r3, [r3, #14]
 800b44e:	2b03      	cmp	r3, #3
 800b450:	d04a      	beq.n	800b4e8 <USBH_MSC_ClassRequest+0xb4>
 800b452:	2b03      	cmp	r3, #3
 800b454:	dc54      	bgt.n	800b500 <USBH_MSC_ClassRequest+0xcc>
 800b456:	2b00      	cmp	r3, #0
 800b458:	d001      	beq.n	800b45e <USBH_MSC_ClassRequest+0x2a>
 800b45a:	2b02      	cmp	r3, #2
 800b45c:	d150      	bne.n	800b500 <USBH_MSC_ClassRequest+0xcc>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:

      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	4619      	mov	r1, r3
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 fe6b 	bl	800c13e <USBH_MSC_BOT_REQ_GetMaxLUN>
 800b468:	4603      	mov	r3, r0
 800b46a:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800b46c:	7bfb      	ldrb	r3, [r7, #15]
 800b46e:	2b03      	cmp	r3, #3
 800b470:	d104      	bne.n	800b47c <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	2200      	movs	r2, #0
 800b476:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800b478:	2300      	movs	r3, #0
 800b47a:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800b47c:	7bfb      	ldrb	r3, [r7, #15]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d140      	bne.n	800b504 <USBH_MSC_ClassRequest+0xd0>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	781b      	ldrb	r3, [r3, #0]
 800b486:	2b02      	cmp	r3, #2
 800b488:	d804      	bhi.n	800b494 <USBH_MSC_ClassRequest+0x60>
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	3301      	adds	r3, #1
 800b490:	b2da      	uxtb	r2, r3
 800b492:	e000      	b.n	800b496 <USBH_MSC_ClassRequest+0x62>
 800b494:	2202      	movs	r2, #2
 800b496:	68bb      	ldr	r3, [r7, #8]
 800b498:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	781b      	ldrb	r3, [r3, #0]
 800b49e:	4619      	mov	r1, r3
 800b4a0:	481c      	ldr	r0, [pc, #112]	@ (800b514 <USBH_MSC_ClassRequest+0xe0>)
 800b4a2:	f006 fb99 	bl	8011bd8 <iprintf>
 800b4a6:	200a      	movs	r0, #10
 800b4a8:	f006 fba8 	bl	8011bfc <putchar>

        for (lun_idx = 0U; lun_idx < MSC_Handle->max_lun; lun_idx++)
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	73bb      	strb	r3, [r7, #14]
 800b4b0:	e014      	b.n	800b4dc <USBH_MSC_ClassRequest+0xa8>
        {
          MSC_Handle->unit[lun_idx].prev_ready_state = USBH_FAIL;
 800b4b2:	7bbb      	ldrb	r3, [r7, #14]
 800b4b4:	68ba      	ldr	r2, [r7, #8]
 800b4b6:	2134      	movs	r1, #52	@ 0x34
 800b4b8:	fb01 f303 	mul.w	r3, r1, r3
 800b4bc:	4413      	add	r3, r2
 800b4be:	3392      	adds	r3, #146	@ 0x92
 800b4c0:	2202      	movs	r2, #2
 800b4c2:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[lun_idx].state_changed = 0U;
 800b4c4:	7bbb      	ldrb	r3, [r7, #14]
 800b4c6:	68ba      	ldr	r2, [r7, #8]
 800b4c8:	2134      	movs	r1, #52	@ 0x34
 800b4ca:	fb01 f303 	mul.w	r3, r1, r3
 800b4ce:	4413      	add	r3, r2
 800b4d0:	33c1      	adds	r3, #193	@ 0xc1
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	701a      	strb	r2, [r3, #0]
        for (lun_idx = 0U; lun_idx < MSC_Handle->max_lun; lun_idx++)
 800b4d6:	7bbb      	ldrb	r3, [r7, #14]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	73bb      	strb	r3, [r7, #14]
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	7bba      	ldrb	r2, [r7, #14]
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	d3e5      	bcc.n	800b4b2 <USBH_MSC_ClassRequest+0x7e>
        }
      }
      break;
 800b4e6:	e00d      	b.n	800b504 <USBH_MSC_ClassRequest+0xd0>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800b4e8:	2100      	movs	r1, #0
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f002 fc1a 	bl	800dd24 <USBH_ClrFeature>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d108      	bne.n	800b508 <USBH_MSC_ClassRequest+0xd4>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	7bda      	ldrb	r2, [r3, #15]
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	739a      	strb	r2, [r3, #14]
      }
      break;
 800b4fe:	e003      	b.n	800b508 <USBH_MSC_ClassRequest+0xd4>

    default:
      break;
 800b500:	bf00      	nop
 800b502:	e002      	b.n	800b50a <USBH_MSC_ClassRequest+0xd6>
      break;
 800b504:	bf00      	nop
 800b506:	e000      	b.n	800b50a <USBH_MSC_ClassRequest+0xd6>
      break;
 800b508:	bf00      	nop
  }

  return status;
 800b50a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3710      	adds	r7, #16
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}
 800b514:	08012a3c 	.word	0x08012a3c

0800b518 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b086      	sub	sp, #24
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b526:	69db      	ldr	r3, [r3, #28]
 800b528:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800b52a:	2301      	movs	r3, #1
 800b52c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800b52e:	2301      	movs	r3, #1
 800b530:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800b532:	2301      	movs	r3, #1
 800b534:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	7b1b      	ldrb	r3, [r3, #12]
 800b53a:	2b0a      	cmp	r3, #10
 800b53c:	f000 8372 	beq.w	800bc24 <USBH_MSC_Process+0x70c>
 800b540:	2b0a      	cmp	r3, #10
 800b542:	f300 83aa 	bgt.w	800bc9a <USBH_MSC_Process+0x782>
 800b546:	2b00      	cmp	r3, #0
 800b548:	d003      	beq.n	800b552 <USBH_MSC_Process+0x3a>
 800b54a:	2b01      	cmp	r3, #1
 800b54c:	f000 83a2 	beq.w	800bc94 <USBH_MSC_Process+0x77c>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800b550:	e3a3      	b.n	800bc9a <USBH_MSC_Process+0x782>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800b552:	693b      	ldr	r3, [r7, #16]
 800b554:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b558:	693a      	ldr	r2, [r7, #16]
 800b55a:	7812      	ldrb	r2, [r2, #0]
 800b55c:	4293      	cmp	r3, r2
 800b55e:	f080 8341 	bcs.w	800bbe4 <USBH_MSC_Process+0x6cc>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b568:	4619      	mov	r1, r3
 800b56a:	693a      	ldr	r2, [r7, #16]
 800b56c:	2334      	movs	r3, #52	@ 0x34
 800b56e:	fb01 f303 	mul.w	r3, r1, r3
 800b572:	4413      	add	r3, r2
 800b574:	3391      	adds	r3, #145	@ 0x91
 800b576:	2201      	movs	r2, #1
 800b578:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b580:	4619      	mov	r1, r3
 800b582:	693a      	ldr	r2, [r7, #16]
 800b584:	2334      	movs	r3, #52	@ 0x34
 800b586:	fb01 f303 	mul.w	r3, r1, r3
 800b58a:	4413      	add	r3, r2
 800b58c:	3390      	adds	r3, #144	@ 0x90
 800b58e:	781b      	ldrb	r3, [r3, #0]
 800b590:	2b08      	cmp	r3, #8
 800b592:	f200 832f 	bhi.w	800bbf4 <USBH_MSC_Process+0x6dc>
 800b596:	a201      	add	r2, pc, #4	@ (adr r2, 800b59c <USBH_MSC_Process+0x84>)
 800b598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b59c:	0800b5c1 	.word	0x0800b5c1
 800b5a0:	0800bbf5 	.word	0x0800bbf5
 800b5a4:	0800b70b 	.word	0x0800b70b
 800b5a8:	0800b8c1 	.word	0x0800b8c1
 800b5ac:	0800b5fb 	.word	0x0800b5fb
 800b5b0:	0800ba2d 	.word	0x0800ba2d
 800b5b4:	0800bbf5 	.word	0x0800bbf5
 800b5b8:	0800bbf5 	.word	0x0800bbf5
 800b5bc:	0800bbd3 	.word	0x0800bbd3
            USBH_UsrLog("LUN #%d: ", MSC_Handle->current_lun);
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	48b7      	ldr	r0, [pc, #732]	@ (800b8a8 <USBH_MSC_Process+0x390>)
 800b5ca:	f006 fb05 	bl	8011bd8 <iprintf>
 800b5ce:	200a      	movs	r0, #10
 800b5d0:	f006 fb14 	bl	8011bfc <putchar>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800b5d4:	693b      	ldr	r3, [r7, #16]
 800b5d6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b5da:	4619      	mov	r1, r3
 800b5dc:	693a      	ldr	r2, [r7, #16]
 800b5de:	2334      	movs	r3, #52	@ 0x34
 800b5e0:	fb01 f303 	mul.w	r3, r1, r3
 800b5e4:	4413      	add	r3, r2
 800b5e6:	3390      	adds	r3, #144	@ 0x90
 800b5e8:	2204      	movs	r2, #4
 800b5ea:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
            break;
 800b5f8:	e305      	b.n	800bc06 <USBH_MSC_Process+0x6ee>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b600:	b2d9      	uxtb	r1, r3
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b608:	461a      	mov	r2, r3
 800b60a:	2334      	movs	r3, #52	@ 0x34
 800b60c:	fb02 f303 	mul.w	r3, r2, r3
 800b610:	3398      	adds	r3, #152	@ 0x98
 800b612:	693a      	ldr	r2, [r7, #16]
 800b614:	4413      	add	r3, r2
 800b616:	3307      	adds	r3, #7
 800b618:	461a      	mov	r2, r3
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f001 f8cb 	bl	800c7b6 <USBH_MSC_SCSI_Inquiry>
 800b620:	4603      	mov	r3, r0
 800b622:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b624:	7bfb      	ldrb	r3, [r7, #15]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d142      	bne.n	800b6b0 <USBH_MSC_Process+0x198>
              USBH_UsrLog("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b630:	461a      	mov	r2, r3
 800b632:	2334      	movs	r3, #52	@ 0x34
 800b634:	fb02 f303 	mul.w	r3, r2, r3
 800b638:	3398      	adds	r3, #152	@ 0x98
 800b63a:	693a      	ldr	r2, [r7, #16]
 800b63c:	4413      	add	r3, r2
 800b63e:	330a      	adds	r3, #10
 800b640:	4619      	mov	r1, r3
 800b642:	489a      	ldr	r0, [pc, #616]	@ (800b8ac <USBH_MSC_Process+0x394>)
 800b644:	f006 fac8 	bl	8011bd8 <iprintf>
 800b648:	200a      	movs	r0, #10
 800b64a:	f006 fad7 	bl	8011bfc <putchar>
              USBH_UsrLog("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b654:	461a      	mov	r2, r3
 800b656:	2334      	movs	r3, #52	@ 0x34
 800b658:	fb02 f303 	mul.w	r3, r2, r3
 800b65c:	33a0      	adds	r3, #160	@ 0xa0
 800b65e:	693a      	ldr	r2, [r7, #16]
 800b660:	4413      	add	r3, r2
 800b662:	330b      	adds	r3, #11
 800b664:	4619      	mov	r1, r3
 800b666:	4892      	ldr	r0, [pc, #584]	@ (800b8b0 <USBH_MSC_Process+0x398>)
 800b668:	f006 fab6 	bl	8011bd8 <iprintf>
 800b66c:	200a      	movs	r0, #10
 800b66e:	f006 fac5 	bl	8011bfc <putchar>
              USBH_UsrLog("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b678:	461a      	mov	r2, r3
 800b67a:	2334      	movs	r3, #52	@ 0x34
 800b67c:	fb02 f303 	mul.w	r3, r2, r3
 800b680:	33b0      	adds	r3, #176	@ 0xb0
 800b682:	693a      	ldr	r2, [r7, #16]
 800b684:	4413      	add	r3, r2
 800b686:	330c      	adds	r3, #12
 800b688:	4619      	mov	r1, r3
 800b68a:	488a      	ldr	r0, [pc, #552]	@ (800b8b4 <USBH_MSC_Process+0x39c>)
 800b68c:	f006 faa4 	bl	8011bd8 <iprintf>
 800b690:	200a      	movs	r0, #10
 800b692:	f006 fab3 	bl	8011bfc <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b69c:	4619      	mov	r1, r3
 800b69e:	693a      	ldr	r2, [r7, #16]
 800b6a0:	2334      	movs	r3, #52	@ 0x34
 800b6a2:	fb01 f303 	mul.w	r3, r1, r3
 800b6a6:	4413      	add	r3, r2
 800b6a8:	3390      	adds	r3, #144	@ 0x90
 800b6aa:	2202      	movs	r2, #2
 800b6ac:	701a      	strb	r2, [r3, #0]
            break;
 800b6ae:	e2a3      	b.n	800bbf8 <USBH_MSC_Process+0x6e0>
            else if (scsi_status == USBH_FAIL)
 800b6b0:	7bfb      	ldrb	r3, [r7, #15]
 800b6b2:	2b02      	cmp	r3, #2
 800b6b4:	d10c      	bne.n	800b6d0 <USBH_MSC_Process+0x1b8>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b6bc:	4619      	mov	r1, r3
 800b6be:	693a      	ldr	r2, [r7, #16]
 800b6c0:	2334      	movs	r3, #52	@ 0x34
 800b6c2:	fb01 f303 	mul.w	r3, r1, r3
 800b6c6:	4413      	add	r3, r2
 800b6c8:	3390      	adds	r3, #144	@ 0x90
 800b6ca:	2205      	movs	r2, #5
 800b6cc:	701a      	strb	r2, [r3, #0]
            break;
 800b6ce:	e293      	b.n	800bbf8 <USBH_MSC_Process+0x6e0>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b6d0:	7bfb      	ldrb	r3, [r7, #15]
 800b6d2:	2b04      	cmp	r3, #4
 800b6d4:	f040 8290 	bne.w	800bbf8 <USBH_MSC_Process+0x6e0>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b6de:	4619      	mov	r1, r3
 800b6e0:	693a      	ldr	r2, [r7, #16]
 800b6e2:	2334      	movs	r3, #52	@ 0x34
 800b6e4:	fb01 f303 	mul.w	r3, r1, r3
 800b6e8:	4413      	add	r3, r2
 800b6ea:	3390      	adds	r3, #144	@ 0x90
 800b6ec:	2208      	movs	r2, #8
 800b6ee:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b6f6:	4619      	mov	r1, r3
 800b6f8:	693a      	ldr	r2, [r7, #16]
 800b6fa:	2334      	movs	r3, #52	@ 0x34
 800b6fc:	fb01 f303 	mul.w	r3, r1, r3
 800b700:	4413      	add	r3, r2
 800b702:	3391      	adds	r3, #145	@ 0x91
 800b704:	2202      	movs	r2, #2
 800b706:	701a      	strb	r2, [r3, #0]
            break;
 800b708:	e276      	b.n	800bbf8 <USBH_MSC_Process+0x6e0>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800b70a:	693b      	ldr	r3, [r7, #16]
 800b70c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b710:	b2db      	uxtb	r3, r3
 800b712:	4619      	mov	r1, r3
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 ff91 	bl	800c63c <USBH_MSC_SCSI_TestUnitReady>
 800b71a:	4603      	mov	r3, r0
 800b71c:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800b71e:	7bbb      	ldrb	r3, [r7, #14]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d150      	bne.n	800b7c6 <USBH_MSC_Process+0x2ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b72a:	4619      	mov	r1, r3
 800b72c:	693a      	ldr	r2, [r7, #16]
 800b72e:	2334      	movs	r3, #52	@ 0x34
 800b730:	fb01 f303 	mul.w	r3, r1, r3
 800b734:	4413      	add	r3, r2
 800b736:	3392      	adds	r3, #146	@ 0x92
 800b738:	781b      	ldrb	r3, [r3, #0]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d012      	beq.n	800b764 <USBH_MSC_Process+0x24c>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b744:	4619      	mov	r1, r3
 800b746:	693a      	ldr	r2, [r7, #16]
 800b748:	2334      	movs	r3, #52	@ 0x34
 800b74a:	fb01 f303 	mul.w	r3, r1, r3
 800b74e:	4413      	add	r3, r2
 800b750:	33c1      	adds	r3, #193	@ 0xc1
 800b752:	2201      	movs	r2, #1
 800b754:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device ready");
 800b756:	4858      	ldr	r0, [pc, #352]	@ (800b8b8 <USBH_MSC_Process+0x3a0>)
 800b758:	f006 fa3e 	bl	8011bd8 <iprintf>
 800b75c:	200a      	movs	r0, #10
 800b75e:	f006 fa4d 	bl	8011bfc <putchar>
 800b762:	e00b      	b.n	800b77c <USBH_MSC_Process+0x264>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b764:	693b      	ldr	r3, [r7, #16]
 800b766:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b76a:	4619      	mov	r1, r3
 800b76c:	693a      	ldr	r2, [r7, #16]
 800b76e:	2334      	movs	r3, #52	@ 0x34
 800b770:	fb01 f303 	mul.w	r3, r1, r3
 800b774:	4413      	add	r3, r2
 800b776:	33c1      	adds	r3, #193	@ 0xc1
 800b778:	2200      	movs	r2, #0
 800b77a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b782:	4619      	mov	r1, r3
 800b784:	693a      	ldr	r2, [r7, #16]
 800b786:	2334      	movs	r3, #52	@ 0x34
 800b788:	fb01 f303 	mul.w	r3, r1, r3
 800b78c:	4413      	add	r3, r2
 800b78e:	3390      	adds	r3, #144	@ 0x90
 800b790:	2203      	movs	r2, #3
 800b792:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b794:	693b      	ldr	r3, [r7, #16]
 800b796:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b79a:	4619      	mov	r1, r3
 800b79c:	693a      	ldr	r2, [r7, #16]
 800b79e:	2334      	movs	r3, #52	@ 0x34
 800b7a0:	fb01 f303 	mul.w	r3, r1, r3
 800b7a4:	4413      	add	r3, r2
 800b7a6:	3391      	adds	r3, #145	@ 0x91
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	693a      	ldr	r2, [r7, #16]
 800b7b6:	2334      	movs	r3, #52	@ 0x34
 800b7b8:	fb01 f303 	mul.w	r3, r1, r3
 800b7bc:	4413      	add	r3, r2
 800b7be:	3392      	adds	r3, #146	@ 0x92
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	701a      	strb	r2, [r3, #0]
            break;
 800b7c4:	e21a      	b.n	800bbfc <USBH_MSC_Process+0x6e4>
            else if (ready_status == USBH_FAIL)
 800b7c6:	7bbb      	ldrb	r3, [r7, #14]
 800b7c8:	2b02      	cmp	r3, #2
 800b7ca:	d150      	bne.n	800b86e <USBH_MSC_Process+0x356>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b7d2:	4619      	mov	r1, r3
 800b7d4:	693a      	ldr	r2, [r7, #16]
 800b7d6:	2334      	movs	r3, #52	@ 0x34
 800b7d8:	fb01 f303 	mul.w	r3, r1, r3
 800b7dc:	4413      	add	r3, r2
 800b7de:	3392      	adds	r3, #146	@ 0x92
 800b7e0:	781b      	ldrb	r3, [r3, #0]
 800b7e2:	2b02      	cmp	r3, #2
 800b7e4:	d012      	beq.n	800b80c <USBH_MSC_Process+0x2f4>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b7ec:	4619      	mov	r1, r3
 800b7ee:	693a      	ldr	r2, [r7, #16]
 800b7f0:	2334      	movs	r3, #52	@ 0x34
 800b7f2:	fb01 f303 	mul.w	r3, r1, r3
 800b7f6:	4413      	add	r3, r2
 800b7f8:	33c1      	adds	r3, #193	@ 0xc1
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device NOT ready");
 800b7fe:	482f      	ldr	r0, [pc, #188]	@ (800b8bc <USBH_MSC_Process+0x3a4>)
 800b800:	f006 f9ea 	bl	8011bd8 <iprintf>
 800b804:	200a      	movs	r0, #10
 800b806:	f006 f9f9 	bl	8011bfc <putchar>
 800b80a:	e00b      	b.n	800b824 <USBH_MSC_Process+0x30c>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b80c:	693b      	ldr	r3, [r7, #16]
 800b80e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b812:	4619      	mov	r1, r3
 800b814:	693a      	ldr	r2, [r7, #16]
 800b816:	2334      	movs	r3, #52	@ 0x34
 800b818:	fb01 f303 	mul.w	r3, r1, r3
 800b81c:	4413      	add	r3, r2
 800b81e:	33c1      	adds	r3, #193	@ 0xc1
 800b820:	2200      	movs	r2, #0
 800b822:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b82a:	4619      	mov	r1, r3
 800b82c:	693a      	ldr	r2, [r7, #16]
 800b82e:	2334      	movs	r3, #52	@ 0x34
 800b830:	fb01 f303 	mul.w	r3, r1, r3
 800b834:	4413      	add	r3, r2
 800b836:	3390      	adds	r3, #144	@ 0x90
 800b838:	2205      	movs	r2, #5
 800b83a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b842:	4619      	mov	r1, r3
 800b844:	693a      	ldr	r2, [r7, #16]
 800b846:	2334      	movs	r3, #52	@ 0x34
 800b848:	fb01 f303 	mul.w	r3, r1, r3
 800b84c:	4413      	add	r3, r2
 800b84e:	3391      	adds	r3, #145	@ 0x91
 800b850:	2201      	movs	r2, #1
 800b852:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b85a:	4619      	mov	r1, r3
 800b85c:	693a      	ldr	r2, [r7, #16]
 800b85e:	2334      	movs	r3, #52	@ 0x34
 800b860:	fb01 f303 	mul.w	r3, r1, r3
 800b864:	4413      	add	r3, r2
 800b866:	3392      	adds	r3, #146	@ 0x92
 800b868:	2202      	movs	r2, #2
 800b86a:	701a      	strb	r2, [r3, #0]
            break;
 800b86c:	e1c6      	b.n	800bbfc <USBH_MSC_Process+0x6e4>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800b86e:	7bbb      	ldrb	r3, [r7, #14]
 800b870:	2b04      	cmp	r3, #4
 800b872:	f040 81c3 	bne.w	800bbfc <USBH_MSC_Process+0x6e4>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b87c:	4619      	mov	r1, r3
 800b87e:	693a      	ldr	r2, [r7, #16]
 800b880:	2334      	movs	r3, #52	@ 0x34
 800b882:	fb01 f303 	mul.w	r3, r1, r3
 800b886:	4413      	add	r3, r2
 800b888:	3390      	adds	r3, #144	@ 0x90
 800b88a:	2208      	movs	r2, #8
 800b88c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b88e:	693b      	ldr	r3, [r7, #16]
 800b890:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b894:	4619      	mov	r1, r3
 800b896:	693a      	ldr	r2, [r7, #16]
 800b898:	2334      	movs	r3, #52	@ 0x34
 800b89a:	fb01 f303 	mul.w	r3, r1, r3
 800b89e:	4413      	add	r3, r2
 800b8a0:	3391      	adds	r3, #145	@ 0x91
 800b8a2:	2202      	movs	r2, #2
 800b8a4:	701a      	strb	r2, [r3, #0]
            break;
 800b8a6:	e1a9      	b.n	800bbfc <USBH_MSC_Process+0x6e4>
 800b8a8:	08012a58 	.word	0x08012a58
 800b8ac:	08012a64 	.word	0x08012a64
 800b8b0:	08012a7c 	.word	0x08012a7c
 800b8b4:	08012a94 	.word	0x08012a94
 800b8b8:	08012aac 	.word	0x08012aac
 800b8bc:	08012ac0 	.word	0x08012ac0
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity);
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b8c6:	b2d9      	uxtb	r1, r3
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	2334      	movs	r3, #52	@ 0x34
 800b8d2:	fb02 f303 	mul.w	r3, r2, r3
 800b8d6:	3390      	adds	r3, #144	@ 0x90
 800b8d8:	693a      	ldr	r2, [r7, #16]
 800b8da:	4413      	add	r3, r2
 800b8dc:	3304      	adds	r3, #4
 800b8de:	461a      	mov	r2, r3
 800b8e0:	6878      	ldr	r0, [r7, #4]
 800b8e2:	f000 feee 	bl	800c6c2 <USBH_MSC_SCSI_ReadCapacity>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b8ea:	7bfb      	ldrb	r3, [r7, #15]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d170      	bne.n	800b9d2 <USBH_MSC_Process+0x4ba>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 800b8f0:	693b      	ldr	r3, [r7, #16]
 800b8f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	693a      	ldr	r2, [r7, #16]
 800b8fa:	2334      	movs	r3, #52	@ 0x34
 800b8fc:	fb01 f303 	mul.w	r3, r1, r3
 800b900:	4413      	add	r3, r2
 800b902:	33c1      	adds	r3, #193	@ 0xc1
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	2b01      	cmp	r3, #1
 800b908:	d142      	bne.n	800b990 <USBH_MSC_Process+0x478>
                USBH_UsrLog("MSC Device capacity : %u Bytes", \
 800b90a:	693b      	ldr	r3, [r7, #16]
 800b90c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b910:	4619      	mov	r1, r3
 800b912:	693a      	ldr	r2, [r7, #16]
 800b914:	2334      	movs	r3, #52	@ 0x34
 800b916:	fb01 f303 	mul.w	r3, r1, r3
 800b91a:	4413      	add	r3, r2
 800b91c:	3394      	adds	r3, #148	@ 0x94
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	693a      	ldr	r2, [r7, #16]
 800b922:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	@ 0xf8
 800b926:	4610      	mov	r0, r2
 800b928:	6939      	ldr	r1, [r7, #16]
 800b92a:	2234      	movs	r2, #52	@ 0x34
 800b92c:	fb00 f202 	mul.w	r2, r0, r2
 800b930:	440a      	add	r2, r1
 800b932:	3298      	adds	r2, #152	@ 0x98
 800b934:	8812      	ldrh	r2, [r2, #0]
 800b936:	fb02 f303 	mul.w	r3, r2, r3
 800b93a:	4619      	mov	r1, r3
 800b93c:	48b2      	ldr	r0, [pc, #712]	@ (800bc08 <USBH_MSC_Process+0x6f0>)
 800b93e:	f006 f94b 	bl	8011bd8 <iprintf>
 800b942:	200a      	movs	r0, #10
 800b944:	f006 f95a 	bl	8011bfc <putchar>
                USBH_UsrLog("Block number : %u", (unsigned int)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b94e:	4619      	mov	r1, r3
 800b950:	693a      	ldr	r2, [r7, #16]
 800b952:	2334      	movs	r3, #52	@ 0x34
 800b954:	fb01 f303 	mul.w	r3, r1, r3
 800b958:	4413      	add	r3, r2
 800b95a:	3394      	adds	r3, #148	@ 0x94
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	4619      	mov	r1, r3
 800b960:	48aa      	ldr	r0, [pc, #680]	@ (800bc0c <USBH_MSC_Process+0x6f4>)
 800b962:	f006 f939 	bl	8011bd8 <iprintf>
 800b966:	200a      	movs	r0, #10
 800b968:	f006 f948 	bl	8011bfc <putchar>
                USBH_UsrLog("Block Size   : %u", (unsigned int)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b972:	4619      	mov	r1, r3
 800b974:	693a      	ldr	r2, [r7, #16]
 800b976:	2334      	movs	r3, #52	@ 0x34
 800b978:	fb01 f303 	mul.w	r3, r1, r3
 800b97c:	4413      	add	r3, r2
 800b97e:	3398      	adds	r3, #152	@ 0x98
 800b980:	881b      	ldrh	r3, [r3, #0]
 800b982:	4619      	mov	r1, r3
 800b984:	48a2      	ldr	r0, [pc, #648]	@ (800bc10 <USBH_MSC_Process+0x6f8>)
 800b986:	f006 f927 	bl	8011bd8 <iprintf>
 800b98a:	200a      	movs	r0, #10
 800b98c:	f006 f936 	bl	8011bfc <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b996:	4619      	mov	r1, r3
 800b998:	693a      	ldr	r2, [r7, #16]
 800b99a:	2334      	movs	r3, #52	@ 0x34
 800b99c:	fb01 f303 	mul.w	r3, r1, r3
 800b9a0:	4413      	add	r3, r2
 800b9a2:	3390      	adds	r3, #144	@ 0x90
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b9ae:	4619      	mov	r1, r3
 800b9b0:	693a      	ldr	r2, [r7, #16]
 800b9b2:	2334      	movs	r3, #52	@ 0x34
 800b9b4:	fb01 f303 	mul.w	r3, r1, r3
 800b9b8:	4413      	add	r3, r2
 800b9ba:	3391      	adds	r3, #145	@ 0x91
 800b9bc:	2200      	movs	r2, #0
 800b9be:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800b9c0:	693b      	ldr	r3, [r7, #16]
 800b9c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	b29a      	uxth	r2, r3
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 800b9d0:	e116      	b.n	800bc00 <USBH_MSC_Process+0x6e8>
            else if (scsi_status == USBH_FAIL)
 800b9d2:	7bfb      	ldrb	r3, [r7, #15]
 800b9d4:	2b02      	cmp	r3, #2
 800b9d6:	d10c      	bne.n	800b9f2 <USBH_MSC_Process+0x4da>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800b9de:	4619      	mov	r1, r3
 800b9e0:	693a      	ldr	r2, [r7, #16]
 800b9e2:	2334      	movs	r3, #52	@ 0x34
 800b9e4:	fb01 f303 	mul.w	r3, r1, r3
 800b9e8:	4413      	add	r3, r2
 800b9ea:	3390      	adds	r3, #144	@ 0x90
 800b9ec:	2205      	movs	r2, #5
 800b9ee:	701a      	strb	r2, [r3, #0]
            break;
 800b9f0:	e106      	b.n	800bc00 <USBH_MSC_Process+0x6e8>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b9f2:	7bfb      	ldrb	r3, [r7, #15]
 800b9f4:	2b04      	cmp	r3, #4
 800b9f6:	f040 8103 	bne.w	800bc00 <USBH_MSC_Process+0x6e8>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b9fa:	693b      	ldr	r3, [r7, #16]
 800b9fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800ba00:	4619      	mov	r1, r3
 800ba02:	693a      	ldr	r2, [r7, #16]
 800ba04:	2334      	movs	r3, #52	@ 0x34
 800ba06:	fb01 f303 	mul.w	r3, r1, r3
 800ba0a:	4413      	add	r3, r2
 800ba0c:	3390      	adds	r3, #144	@ 0x90
 800ba0e:	2208      	movs	r2, #8
 800ba10:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800ba18:	4619      	mov	r1, r3
 800ba1a:	693a      	ldr	r2, [r7, #16]
 800ba1c:	2334      	movs	r3, #52	@ 0x34
 800ba1e:	fb01 f303 	mul.w	r3, r1, r3
 800ba22:	4413      	add	r3, r2
 800ba24:	3391      	adds	r3, #145	@ 0x91
 800ba26:	2202      	movs	r2, #2
 800ba28:	701a      	strb	r2, [r3, #0]
            break;
 800ba2a:	e0e9      	b.n	800bc00 <USBH_MSC_Process+0x6e8>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800ba2c:	693b      	ldr	r3, [r7, #16]
 800ba2e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800ba32:	b2d9      	uxtb	r1, r3
 800ba34:	693b      	ldr	r3, [r7, #16]
 800ba36:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800ba3a:	461a      	mov	r2, r3
 800ba3c:	2334      	movs	r3, #52	@ 0x34
 800ba3e:	fb02 f303 	mul.w	r3, r2, r3
 800ba42:	3398      	adds	r3, #152	@ 0x98
 800ba44:	693a      	ldr	r2, [r7, #16]
 800ba46:	4413      	add	r3, r2
 800ba48:	3304      	adds	r3, #4
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f000 ff57 	bl	800c900 <USBH_MSC_SCSI_RequestSense>
 800ba52:	4603      	mov	r3, r0
 800ba54:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800ba56:	7bfb      	ldrb	r3, [r7, #15]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d17c      	bne.n	800bb56 <USBH_MSC_Process+0x63e>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800ba62:	4619      	mov	r1, r3
 800ba64:	693a      	ldr	r2, [r7, #16]
 800ba66:	2334      	movs	r3, #52	@ 0x34
 800ba68:	fb01 f303 	mul.w	r3, r1, r3
 800ba6c:	4413      	add	r3, r2
 800ba6e:	339c      	adds	r3, #156	@ 0x9c
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	2b06      	cmp	r3, #6
 800ba74:	d00c      	beq.n	800ba90 <USBH_MSC_Process+0x578>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800ba76:	693b      	ldr	r3, [r7, #16]
 800ba78:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	693a      	ldr	r2, [r7, #16]
 800ba80:	2334      	movs	r3, #52	@ 0x34
 800ba82:	fb01 f303 	mul.w	r3, r1, r3
 800ba86:	4413      	add	r3, r2
 800ba88:	339c      	adds	r3, #156	@ 0x9c
 800ba8a:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800ba8c:	2b02      	cmp	r3, #2
 800ba8e:	d117      	bne.n	800bac0 <USBH_MSC_Process+0x5a8>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800ba9c:	1ad3      	subs	r3, r2, r3
 800ba9e:	f242 720f 	movw	r2, #9999	@ 0x270f
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d80c      	bhi.n	800bac0 <USBH_MSC_Process+0x5a8>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800baa6:	693b      	ldr	r3, [r7, #16]
 800baa8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800baac:	4619      	mov	r1, r3
 800baae:	693a      	ldr	r2, [r7, #16]
 800bab0:	2334      	movs	r3, #52	@ 0x34
 800bab2:	fb01 f303 	mul.w	r3, r1, r3
 800bab6:	4413      	add	r3, r2
 800bab8:	3390      	adds	r3, #144	@ 0x90
 800baba:	2202      	movs	r2, #2
 800babc:	701a      	strb	r2, [r3, #0]
                  break;
 800babe:	e0a2      	b.n	800bc06 <USBH_MSC_Process+0x6ee>
              USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bac6:	4619      	mov	r1, r3
 800bac8:	693a      	ldr	r2, [r7, #16]
 800baca:	2334      	movs	r3, #52	@ 0x34
 800bacc:	fb01 f303 	mul.w	r3, r1, r3
 800bad0:	4413      	add	r3, r2
 800bad2:	339c      	adds	r3, #156	@ 0x9c
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	4619      	mov	r1, r3
 800bad8:	484e      	ldr	r0, [pc, #312]	@ (800bc14 <USBH_MSC_Process+0x6fc>)
 800bada:	f006 f87d 	bl	8011bd8 <iprintf>
 800bade:	200a      	movs	r0, #10
 800bae0:	f006 f88c 	bl	8011bfc <putchar>
              USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800baea:	4619      	mov	r1, r3
 800baec:	693a      	ldr	r2, [r7, #16]
 800baee:	2334      	movs	r3, #52	@ 0x34
 800baf0:	fb01 f303 	mul.w	r3, r1, r3
 800baf4:	4413      	add	r3, r2
 800baf6:	339d      	adds	r3, #157	@ 0x9d
 800baf8:	781b      	ldrb	r3, [r3, #0]
 800bafa:	4619      	mov	r1, r3
 800bafc:	4846      	ldr	r0, [pc, #280]	@ (800bc18 <USBH_MSC_Process+0x700>)
 800bafe:	f006 f86b 	bl	8011bd8 <iprintf>
 800bb02:	200a      	movs	r0, #10
 800bb04:	f006 f87a 	bl	8011bfc <putchar>
              USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 800bb08:	693b      	ldr	r3, [r7, #16]
 800bb0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bb0e:	4619      	mov	r1, r3
 800bb10:	693a      	ldr	r2, [r7, #16]
 800bb12:	2334      	movs	r3, #52	@ 0x34
 800bb14:	fb01 f303 	mul.w	r3, r1, r3
 800bb18:	4413      	add	r3, r2
 800bb1a:	339e      	adds	r3, #158	@ 0x9e
 800bb1c:	781b      	ldrb	r3, [r3, #0]
 800bb1e:	4619      	mov	r1, r3
 800bb20:	483e      	ldr	r0, [pc, #248]	@ (800bc1c <USBH_MSC_Process+0x704>)
 800bb22:	f006 f859 	bl	8011bd8 <iprintf>
 800bb26:	200a      	movs	r0, #10
 800bb28:	f006 f868 	bl	8011bfc <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800bb2c:	693b      	ldr	r3, [r7, #16]
 800bb2e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bb32:	4619      	mov	r1, r3
 800bb34:	693a      	ldr	r2, [r7, #16]
 800bb36:	2334      	movs	r3, #52	@ 0x34
 800bb38:	fb01 f303 	mul.w	r3, r1, r3
 800bb3c:	4413      	add	r3, r2
 800bb3e:	3390      	adds	r3, #144	@ 0x90
 800bb40:	2201      	movs	r2, #1
 800bb42:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800bb44:	693b      	ldr	r3, [r7, #16]
 800bb46:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bb4a:	3301      	adds	r3, #1
 800bb4c:	b29a      	uxth	r2, r3
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 800bb54:	e056      	b.n	800bc04 <USBH_MSC_Process+0x6ec>
            else if (scsi_status == USBH_FAIL)
 800bb56:	7bfb      	ldrb	r3, [r7, #15]
 800bb58:	2b02      	cmp	r3, #2
 800bb5a:	d11e      	bne.n	800bb9a <USBH_MSC_Process+0x682>
              USBH_UsrLog("MSC Device NOT ready");
 800bb5c:	4830      	ldr	r0, [pc, #192]	@ (800bc20 <USBH_MSC_Process+0x708>)
 800bb5e:	f006 f83b 	bl	8011bd8 <iprintf>
 800bb62:	200a      	movs	r0, #10
 800bb64:	f006 f84a 	bl	8011bfc <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800bb68:	693b      	ldr	r3, [r7, #16]
 800bb6a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bb6e:	4619      	mov	r1, r3
 800bb70:	693a      	ldr	r2, [r7, #16]
 800bb72:	2334      	movs	r3, #52	@ 0x34
 800bb74:	fb01 f303 	mul.w	r3, r1, r3
 800bb78:	4413      	add	r3, r2
 800bb7a:	3390      	adds	r3, #144	@ 0x90
 800bb7c:	2208      	movs	r2, #8
 800bb7e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800bb80:	693b      	ldr	r3, [r7, #16]
 800bb82:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bb86:	4619      	mov	r1, r3
 800bb88:	693a      	ldr	r2, [r7, #16]
 800bb8a:	2334      	movs	r3, #52	@ 0x34
 800bb8c:	fb01 f303 	mul.w	r3, r1, r3
 800bb90:	4413      	add	r3, r2
 800bb92:	3391      	adds	r3, #145	@ 0x91
 800bb94:	2202      	movs	r2, #2
 800bb96:	701a      	strb	r2, [r3, #0]
            break;
 800bb98:	e034      	b.n	800bc04 <USBH_MSC_Process+0x6ec>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800bb9a:	7bfb      	ldrb	r3, [r7, #15]
 800bb9c:	2b04      	cmp	r3, #4
 800bb9e:	d131      	bne.n	800bc04 <USBH_MSC_Process+0x6ec>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800bba0:	693b      	ldr	r3, [r7, #16]
 800bba2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bba6:	4619      	mov	r1, r3
 800bba8:	693a      	ldr	r2, [r7, #16]
 800bbaa:	2334      	movs	r3, #52	@ 0x34
 800bbac:	fb01 f303 	mul.w	r3, r1, r3
 800bbb0:	4413      	add	r3, r2
 800bbb2:	3390      	adds	r3, #144	@ 0x90
 800bbb4:	2208      	movs	r2, #8
 800bbb6:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bbbe:	4619      	mov	r1, r3
 800bbc0:	693a      	ldr	r2, [r7, #16]
 800bbc2:	2334      	movs	r3, #52	@ 0x34
 800bbc4:	fb01 f303 	mul.w	r3, r1, r3
 800bbc8:	4413      	add	r3, r2
 800bbca:	3391      	adds	r3, #145	@ 0x91
 800bbcc:	2202      	movs	r2, #2
 800bbce:	701a      	strb	r2, [r3, #0]
            break;
 800bbd0:	e018      	b.n	800bc04 <USBH_MSC_Process+0x6ec>
            MSC_Handle->current_lun++;
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bbd8:	3301      	adds	r3, #1
 800bbda:	b29a      	uxth	r2, r3
 800bbdc:	693b      	ldr	r3, [r7, #16]
 800bbde:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 800bbe2:	e010      	b.n	800bc06 <USBH_MSC_Process+0x6ee>
        MSC_Handle->current_lun = 0U;
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
        MSC_Handle->state = MSC_USER_NOTIFY;
 800bbec:	693b      	ldr	r3, [r7, #16]
 800bbee:	220a      	movs	r2, #10
 800bbf0:	731a      	strb	r2, [r3, #12]
      break;
 800bbf2:	e053      	b.n	800bc9c <USBH_MSC_Process+0x784>
            break;
 800bbf4:	bf00      	nop
 800bbf6:	e051      	b.n	800bc9c <USBH_MSC_Process+0x784>
            break;
 800bbf8:	bf00      	nop
 800bbfa:	e04f      	b.n	800bc9c <USBH_MSC_Process+0x784>
            break;
 800bbfc:	bf00      	nop
 800bbfe:	e04d      	b.n	800bc9c <USBH_MSC_Process+0x784>
            break;
 800bc00:	bf00      	nop
 800bc02:	e04b      	b.n	800bc9c <USBH_MSC_Process+0x784>
            break;
 800bc04:	bf00      	nop
      break;
 800bc06:	e049      	b.n	800bc9c <USBH_MSC_Process+0x784>
 800bc08:	08012ad8 	.word	0x08012ad8
 800bc0c:	08012af8 	.word	0x08012af8
 800bc10:	08012b0c 	.word	0x08012b0c
 800bc14:	08012b20 	.word	0x08012b20
 800bc18:	08012b30 	.word	0x08012b30
 800bc1c:	08012b4c 	.word	0x08012b4c
 800bc20:	08012ac0 	.word	0x08012ac0
      if (MSC_Handle->lun < MSC_Handle->max_lun)
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	f8b3 30fa 	ldrh.w	r3, [r3, #250]	@ 0xfa
 800bc2a:	693a      	ldr	r2, [r7, #16]
 800bc2c:	7812      	ldrb	r2, [r2, #0]
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d228      	bcs.n	800bc84 <USBH_MSC_Process+0x76c>
        MSC_Handle->current_lun = MSC_Handle->lun;
 800bc32:	693b      	ldr	r3, [r7, #16]
 800bc34:	f8b3 20fa 	ldrh.w	r2, [r3, #250]	@ 0xfa
 800bc38:	693b      	ldr	r3, [r7, #16]
 800bc3a:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
        if (MSC_Handle->unit[MSC_Handle->current_lun].error == MSC_OK)
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800bc44:	4619      	mov	r1, r3
 800bc46:	693a      	ldr	r2, [r7, #16]
 800bc48:	2334      	movs	r3, #52	@ 0x34
 800bc4a:	fb01 f303 	mul.w	r3, r1, r3
 800bc4e:	4413      	add	r3, r2
 800bc50:	3391      	adds	r3, #145	@ 0x91
 800bc52:	781b      	ldrb	r3, [r3, #0]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d106      	bne.n	800bc66 <USBH_MSC_Process+0x74e>
          phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bc5e:	2102      	movs	r1, #2
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	4798      	blx	r3
 800bc64:	e005      	b.n	800bc72 <USBH_MSC_Process+0x75a>
          phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bc6c:	2106      	movs	r1, #6
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	4798      	blx	r3
        MSC_Handle->lun++;
 800bc72:	693b      	ldr	r3, [r7, #16]
 800bc74:	f8b3 30fa 	ldrh.w	r3, [r3, #250]	@ 0xfa
 800bc78:	3301      	adds	r3, #1
 800bc7a:	b29a      	uxth	r2, r3
 800bc7c:	693b      	ldr	r3, [r7, #16]
 800bc7e:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
      break;
 800bc82:	e00b      	b.n	800bc9c <USBH_MSC_Process+0x784>
        MSC_Handle->lun = 0U;
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	2200      	movs	r2, #0
 800bc88:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
        MSC_Handle->state = MSC_IDLE;
 800bc8c:	693b      	ldr	r3, [r7, #16]
 800bc8e:	2201      	movs	r2, #1
 800bc90:	731a      	strb	r2, [r3, #12]
      break;
 800bc92:	e003      	b.n	800bc9c <USBH_MSC_Process+0x784>
      error = USBH_OK;
 800bc94:	2300      	movs	r3, #0
 800bc96:	75fb      	strb	r3, [r7, #23]
      break;
 800bc98:	e000      	b.n	800bc9c <USBH_MSC_Process+0x784>
      break;
 800bc9a:	bf00      	nop
  }
  return error;
 800bc9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3718      	adds	r7, #24
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop

0800bca8 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800bca8:	b480      	push	{r7}
 800bcaa:	b083      	sub	sp, #12
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800bcb0:	2300      	movs	r3, #0
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	370c      	adds	r7, #12
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr
	...

0800bcc0 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b088      	sub	sp, #32
 800bcc4:	af02      	add	r7, sp, #8
 800bcc6:	6078      	str	r0, [r7, #4]
 800bcc8:	460b      	mov	r3, r1
 800bcca:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bcd2:	69db      	ldr	r3, [r3, #28]
 800bcd4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800bcda:	2301      	movs	r3, #1
 800bcdc:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800bcde:	78fb      	ldrb	r3, [r7, #3]
 800bce0:	693a      	ldr	r2, [r7, #16]
 800bce2:	2134      	movs	r1, #52	@ 0x34
 800bce4:	fb01 f303 	mul.w	r3, r1, r3
 800bce8:	4413      	add	r3, r2
 800bcea:	3390      	adds	r3, #144	@ 0x90
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	2b07      	cmp	r3, #7
 800bcf0:	d03d      	beq.n	800bd6e <USBH_MSC_RdWrProcess+0xae>
 800bcf2:	2b07      	cmp	r3, #7
 800bcf4:	f300 80dd 	bgt.w	800beb2 <USBH_MSC_RdWrProcess+0x1f2>
 800bcf8:	2b05      	cmp	r3, #5
 800bcfa:	d06d      	beq.n	800bdd8 <USBH_MSC_RdWrProcess+0x118>
 800bcfc:	2b06      	cmp	r3, #6
 800bcfe:	f040 80d8 	bne.w	800beb2 <USBH_MSC_RdWrProcess+0x1f2>
  {
    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800bd02:	78f9      	ldrb	r1, [r7, #3]
 800bd04:	2300      	movs	r3, #0
 800bd06:	9300      	str	r3, [sp, #0]
 800bd08:	2300      	movs	r3, #0
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	f000 feef 	bl	800caf0 <USBH_MSC_SCSI_Read>
 800bd12:	4603      	mov	r3, r0
 800bd14:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800bd16:	7bfb      	ldrb	r3, [r7, #15]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d10b      	bne.n	800bd34 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800bd1c:	78fb      	ldrb	r3, [r7, #3]
 800bd1e:	693a      	ldr	r2, [r7, #16]
 800bd20:	2134      	movs	r1, #52	@ 0x34
 800bd22:	fb01 f303 	mul.w	r3, r1, r3
 800bd26:	4413      	add	r3, r2
 800bd28:	3390      	adds	r3, #144	@ 0x90
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800bd2e:	2300      	movs	r3, #0
 800bd30:	75fb      	strb	r3, [r7, #23]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bd32:	e0c0      	b.n	800beb6 <USBH_MSC_RdWrProcess+0x1f6>
      else if (scsi_status == USBH_FAIL)
 800bd34:	7bfb      	ldrb	r3, [r7, #15]
 800bd36:	2b02      	cmp	r3, #2
 800bd38:	d109      	bne.n	800bd4e <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800bd3a:	78fb      	ldrb	r3, [r7, #3]
 800bd3c:	693a      	ldr	r2, [r7, #16]
 800bd3e:	2134      	movs	r1, #52	@ 0x34
 800bd40:	fb01 f303 	mul.w	r3, r1, r3
 800bd44:	4413      	add	r3, r2
 800bd46:	3390      	adds	r3, #144	@ 0x90
 800bd48:	2205      	movs	r2, #5
 800bd4a:	701a      	strb	r2, [r3, #0]
      break;
 800bd4c:	e0b3      	b.n	800beb6 <USBH_MSC_RdWrProcess+0x1f6>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800bd4e:	7bfb      	ldrb	r3, [r7, #15]
 800bd50:	2b04      	cmp	r3, #4
 800bd52:	f040 80b0 	bne.w	800beb6 <USBH_MSC_RdWrProcess+0x1f6>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800bd56:	78fb      	ldrb	r3, [r7, #3]
 800bd58:	693a      	ldr	r2, [r7, #16]
 800bd5a:	2134      	movs	r1, #52	@ 0x34
 800bd5c:	fb01 f303 	mul.w	r3, r1, r3
 800bd60:	4413      	add	r3, r2
 800bd62:	3390      	adds	r3, #144	@ 0x90
 800bd64:	2208      	movs	r2, #8
 800bd66:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800bd68:	2302      	movs	r3, #2
 800bd6a:	75fb      	strb	r3, [r7, #23]
      break;
 800bd6c:	e0a3      	b.n	800beb6 <USBH_MSC_RdWrProcess+0x1f6>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800bd6e:	78f9      	ldrb	r1, [r7, #3]
 800bd70:	2300      	movs	r3, #0
 800bd72:	9300      	str	r3, [sp, #0]
 800bd74:	2300      	movs	r3, #0
 800bd76:	2200      	movs	r2, #0
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f000 fe49 	bl	800ca10 <USBH_MSC_SCSI_Write>
 800bd7e:	4603      	mov	r3, r0
 800bd80:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800bd82:	7bfb      	ldrb	r3, [r7, #15]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d10b      	bne.n	800bda0 <USBH_MSC_RdWrProcess+0xe0>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800bd88:	78fb      	ldrb	r3, [r7, #3]
 800bd8a:	693a      	ldr	r2, [r7, #16]
 800bd8c:	2134      	movs	r1, #52	@ 0x34
 800bd8e:	fb01 f303 	mul.w	r3, r1, r3
 800bd92:	4413      	add	r3, r2
 800bd94:	3390      	adds	r3, #144	@ 0x90
 800bd96:	2201      	movs	r2, #1
 800bd98:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	75fb      	strb	r3, [r7, #23]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bd9e:	e08c      	b.n	800beba <USBH_MSC_RdWrProcess+0x1fa>
      else if (scsi_status == USBH_FAIL)
 800bda0:	7bfb      	ldrb	r3, [r7, #15]
 800bda2:	2b02      	cmp	r3, #2
 800bda4:	d109      	bne.n	800bdba <USBH_MSC_RdWrProcess+0xfa>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800bda6:	78fb      	ldrb	r3, [r7, #3]
 800bda8:	693a      	ldr	r2, [r7, #16]
 800bdaa:	2134      	movs	r1, #52	@ 0x34
 800bdac:	fb01 f303 	mul.w	r3, r1, r3
 800bdb0:	4413      	add	r3, r2
 800bdb2:	3390      	adds	r3, #144	@ 0x90
 800bdb4:	2205      	movs	r2, #5
 800bdb6:	701a      	strb	r2, [r3, #0]
      break;
 800bdb8:	e07f      	b.n	800beba <USBH_MSC_RdWrProcess+0x1fa>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800bdba:	7bfb      	ldrb	r3, [r7, #15]
 800bdbc:	2b04      	cmp	r3, #4
 800bdbe:	d17c      	bne.n	800beba <USBH_MSC_RdWrProcess+0x1fa>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800bdc0:	78fb      	ldrb	r3, [r7, #3]
 800bdc2:	693a      	ldr	r2, [r7, #16]
 800bdc4:	2134      	movs	r1, #52	@ 0x34
 800bdc6:	fb01 f303 	mul.w	r3, r1, r3
 800bdca:	4413      	add	r3, r2
 800bdcc:	3390      	adds	r3, #144	@ 0x90
 800bdce:	2208      	movs	r2, #8
 800bdd0:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800bdd2:	2302      	movs	r3, #2
 800bdd4:	75fb      	strb	r3, [r7, #23]
      break;
 800bdd6:	e070      	b.n	800beba <USBH_MSC_RdWrProcess+0x1fa>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800bdd8:	78fb      	ldrb	r3, [r7, #3]
 800bdda:	2234      	movs	r2, #52	@ 0x34
 800bddc:	fb02 f303 	mul.w	r3, r2, r3
 800bde0:	3398      	adds	r3, #152	@ 0x98
 800bde2:	693a      	ldr	r2, [r7, #16]
 800bde4:	4413      	add	r3, r2
 800bde6:	1d1a      	adds	r2, r3, #4
 800bde8:	78fb      	ldrb	r3, [r7, #3]
 800bdea:	4619      	mov	r1, r3
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	f000 fd87 	bl	800c900 <USBH_MSC_SCSI_RequestSense>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800bdf6:	7bfb      	ldrb	r3, [r7, #15]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d141      	bne.n	800be80 <USBH_MSC_RdWrProcess+0x1c0>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 800bdfc:	78fb      	ldrb	r3, [r7, #3]
 800bdfe:	693a      	ldr	r2, [r7, #16]
 800be00:	2134      	movs	r1, #52	@ 0x34
 800be02:	fb01 f303 	mul.w	r3, r1, r3
 800be06:	4413      	add	r3, r2
 800be08:	339c      	adds	r3, #156	@ 0x9c
 800be0a:	781b      	ldrb	r3, [r3, #0]
 800be0c:	4619      	mov	r1, r3
 800be0e:	482f      	ldr	r0, [pc, #188]	@ (800becc <USBH_MSC_RdWrProcess+0x20c>)
 800be10:	f005 fee2 	bl	8011bd8 <iprintf>
 800be14:	200a      	movs	r0, #10
 800be16:	f005 fef1 	bl	8011bfc <putchar>
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 800be1a:	78fb      	ldrb	r3, [r7, #3]
 800be1c:	693a      	ldr	r2, [r7, #16]
 800be1e:	2134      	movs	r1, #52	@ 0x34
 800be20:	fb01 f303 	mul.w	r3, r1, r3
 800be24:	4413      	add	r3, r2
 800be26:	339d      	adds	r3, #157	@ 0x9d
 800be28:	781b      	ldrb	r3, [r3, #0]
 800be2a:	4619      	mov	r1, r3
 800be2c:	4828      	ldr	r0, [pc, #160]	@ (800bed0 <USBH_MSC_RdWrProcess+0x210>)
 800be2e:	f005 fed3 	bl	8011bd8 <iprintf>
 800be32:	200a      	movs	r0, #10
 800be34:	f005 fee2 	bl	8011bfc <putchar>
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 800be38:	78fb      	ldrb	r3, [r7, #3]
 800be3a:	693a      	ldr	r2, [r7, #16]
 800be3c:	2134      	movs	r1, #52	@ 0x34
 800be3e:	fb01 f303 	mul.w	r3, r1, r3
 800be42:	4413      	add	r3, r2
 800be44:	339e      	adds	r3, #158	@ 0x9e
 800be46:	781b      	ldrb	r3, [r3, #0]
 800be48:	4619      	mov	r1, r3
 800be4a:	4822      	ldr	r0, [pc, #136]	@ (800bed4 <USBH_MSC_RdWrProcess+0x214>)
 800be4c:	f005 fec4 	bl	8011bd8 <iprintf>
 800be50:	200a      	movs	r0, #10
 800be52:	f005 fed3 	bl	8011bfc <putchar>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800be56:	78fb      	ldrb	r3, [r7, #3]
 800be58:	693a      	ldr	r2, [r7, #16]
 800be5a:	2134      	movs	r1, #52	@ 0x34
 800be5c:	fb01 f303 	mul.w	r3, r1, r3
 800be60:	4413      	add	r3, r2
 800be62:	3390      	adds	r3, #144	@ 0x90
 800be64:	2201      	movs	r2, #1
 800be66:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800be68:	78fb      	ldrb	r3, [r7, #3]
 800be6a:	693a      	ldr	r2, [r7, #16]
 800be6c:	2134      	movs	r1, #52	@ 0x34
 800be6e:	fb01 f303 	mul.w	r3, r1, r3
 800be72:	4413      	add	r3, r2
 800be74:	3391      	adds	r3, #145	@ 0x91
 800be76:	2202      	movs	r2, #2
 800be78:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800be7a:	2302      	movs	r3, #2
 800be7c:	75fb      	strb	r3, [r7, #23]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800be7e:	e01e      	b.n	800bebe <USBH_MSC_RdWrProcess+0x1fe>
      else if (scsi_status == USBH_FAIL)
 800be80:	7bfb      	ldrb	r3, [r7, #15]
 800be82:	2b02      	cmp	r3, #2
 800be84:	d106      	bne.n	800be94 <USBH_MSC_RdWrProcess+0x1d4>
        USBH_UsrLog("MSC Device NOT ready");
 800be86:	4814      	ldr	r0, [pc, #80]	@ (800bed8 <USBH_MSC_RdWrProcess+0x218>)
 800be88:	f005 fea6 	bl	8011bd8 <iprintf>
 800be8c:	200a      	movs	r0, #10
 800be8e:	f005 feb5 	bl	8011bfc <putchar>
      break;
 800be92:	e014      	b.n	800bebe <USBH_MSC_RdWrProcess+0x1fe>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800be94:	7bfb      	ldrb	r3, [r7, #15]
 800be96:	2b04      	cmp	r3, #4
 800be98:	d111      	bne.n	800bebe <USBH_MSC_RdWrProcess+0x1fe>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800be9a:	78fb      	ldrb	r3, [r7, #3]
 800be9c:	693a      	ldr	r2, [r7, #16]
 800be9e:	2134      	movs	r1, #52	@ 0x34
 800bea0:	fb01 f303 	mul.w	r3, r1, r3
 800bea4:	4413      	add	r3, r2
 800bea6:	3390      	adds	r3, #144	@ 0x90
 800bea8:	2208      	movs	r2, #8
 800beaa:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800beac:	2302      	movs	r3, #2
 800beae:	75fb      	strb	r3, [r7, #23]
      break;
 800beb0:	e005      	b.n	800bebe <USBH_MSC_RdWrProcess+0x1fe>

    default:
      break;
 800beb2:	bf00      	nop
 800beb4:	e004      	b.n	800bec0 <USBH_MSC_RdWrProcess+0x200>
      break;
 800beb6:	bf00      	nop
 800beb8:	e002      	b.n	800bec0 <USBH_MSC_RdWrProcess+0x200>
      break;
 800beba:	bf00      	nop
 800bebc:	e000      	b.n	800bec0 <USBH_MSC_RdWrProcess+0x200>
      break;
 800bebe:	bf00      	nop

  }
  return error;
 800bec0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bec2:	4618      	mov	r0, r3
 800bec4:	3718      	adds	r7, #24
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}
 800beca:	bf00      	nop
 800becc:	08012b20 	.word	0x08012b20
 800bed0:	08012b30 	.word	0x08012b30
 800bed4:	08012b4c 	.word	0x08012b4c
 800bed8:	08012ac0 	.word	0x08012ac0

0800bedc <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800bedc:	b480      	push	{r7}
 800bede:	b085      	sub	sp, #20
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
 800bee4:	460b      	mov	r3, r1
 800bee6:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800beee:	69db      	ldr	r3, [r3, #28]
 800bef0:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  /* Store the current lun */
  MSC_Handle->current_lun = lun;
 800bef2:	78fb      	ldrb	r3, [r7, #3]
 800bef4:	b29a      	uxth	r2, r3
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	781b      	ldrb	r3, [r3, #0]
 800bf00:	b2db      	uxtb	r3, r3
 800bf02:	2b0b      	cmp	r3, #11
 800bf04:	d10c      	bne.n	800bf20 <USBH_MSC_UnitIsReady+0x44>
 800bf06:	78fb      	ldrb	r3, [r7, #3]
 800bf08:	68ba      	ldr	r2, [r7, #8]
 800bf0a:	2134      	movs	r1, #52	@ 0x34
 800bf0c:	fb01 f303 	mul.w	r3, r1, r3
 800bf10:	4413      	add	r3, r2
 800bf12:	3391      	adds	r3, #145	@ 0x91
 800bf14:	781b      	ldrb	r3, [r3, #0]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d102      	bne.n	800bf20 <USBH_MSC_UnitIsReady+0x44>
  {
    res = 1U;
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	73fb      	strb	r3, [r7, #15]
 800bf1e:	e001      	b.n	800bf24 <USBH_MSC_UnitIsReady+0x48>
  }
  else
  {
    res = 0U;
 800bf20:	2300      	movs	r3, #0
 800bf22:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800bf24:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	3714      	adds	r7, #20
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf30:	4770      	bx	lr

0800bf32 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800bf32:	b580      	push	{r7, lr}
 800bf34:	b086      	sub	sp, #24
 800bf36:	af00      	add	r7, sp, #0
 800bf38:	60f8      	str	r0, [r7, #12]
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	607a      	str	r2, [r7, #4]
 800bf3e:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bf46:	69db      	ldr	r3, [r3, #28]
 800bf48:	617b      	str	r3, [r7, #20]

  /* Store the current lun */
  MSC_Handle->current_lun = lun;
 800bf4a:	7afb      	ldrb	r3, [r7, #11]
 800bf4c:	b29a      	uxth	r2, r3
 800bf4e:	697b      	ldr	r3, [r7, #20]
 800bf50:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

  if (phost->gState == HOST_CLASS)
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	b2db      	uxtb	r3, r3
 800bf5a:	2b0b      	cmp	r3, #11
 800bf5c:	d10d      	bne.n	800bf7a <USBH_MSC_GetLUNInfo+0x48>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800bf5e:	7afb      	ldrb	r3, [r7, #11]
 800bf60:	2234      	movs	r2, #52	@ 0x34
 800bf62:	fb02 f303 	mul.w	r3, r2, r3
 800bf66:	3390      	adds	r3, #144	@ 0x90
 800bf68:	697a      	ldr	r2, [r7, #20]
 800bf6a:	4413      	add	r3, r2
 800bf6c:	2234      	movs	r2, #52	@ 0x34
 800bf6e:	4619      	mov	r1, r3
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	f006 f80c 	bl	8011f8e <memcpy>
    return USBH_OK;
 800bf76:	2300      	movs	r3, #0
 800bf78:	e000      	b.n	800bf7c <USBH_MSC_GetLUNInfo+0x4a>
  }
  else
  {
    return USBH_FAIL;
 800bf7a:	2302      	movs	r3, #2
  }
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	3718      	adds	r7, #24
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b088      	sub	sp, #32
 800bf88:	af02      	add	r7, sp, #8
 800bf8a:	60f8      	str	r0, [r7, #12]
 800bf8c:	607a      	str	r2, [r7, #4]
 800bf8e:	603b      	str	r3, [r7, #0]
 800bf90:	460b      	mov	r3, r1
 800bf92:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bf9a:	69db      	ldr	r3, [r3, #28]
 800bf9c:	617b      	str	r3, [r7, #20]

  /* Store the current lun */
  MSC_Handle->current_lun = lun;
 800bf9e:	7afb      	ldrb	r3, [r7, #11]
 800bfa0:	b29a      	uxth	r2, r3
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

  if ((phost->device.PortEnabled == 0U) ||
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800bfae:	b2db      	uxtb	r3, r3
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d00e      	beq.n	800bfd2 <USBH_MSC_Read+0x4e>
      (phost->gState != HOST_CLASS) ||
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	b2db      	uxtb	r3, r3
  if ((phost->device.PortEnabled == 0U) ||
 800bfba:	2b0b      	cmp	r3, #11
 800bfbc:	d109      	bne.n	800bfd2 <USBH_MSC_Read+0x4e>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800bfbe:	7afb      	ldrb	r3, [r7, #11]
 800bfc0:	697a      	ldr	r2, [r7, #20]
 800bfc2:	2134      	movs	r1, #52	@ 0x34
 800bfc4:	fb01 f303 	mul.w	r3, r1, r3
 800bfc8:	4413      	add	r3, r2
 800bfca:	3390      	adds	r3, #144	@ 0x90
 800bfcc:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d001      	beq.n	800bfd6 <USBH_MSC_Read+0x52>
  {
    return  USBH_FAIL;
 800bfd2:	2302      	movs	r3, #2
 800bfd4:	e032      	b.n	800c03c <USBH_MSC_Read+0xb8>
  }

  MSC_Handle->unit[lun].state = MSC_READ;
 800bfd6:	7afb      	ldrb	r3, [r7, #11]
 800bfd8:	697a      	ldr	r2, [r7, #20]
 800bfda:	2134      	movs	r1, #52	@ 0x34
 800bfdc:	fb01 f303 	mul.w	r3, r1, r3
 800bfe0:	4413      	add	r3, r2
 800bfe2:	3390      	adds	r3, #144	@ 0x90
 800bfe4:	2206      	movs	r2, #6
 800bfe6:	701a      	strb	r2, [r3, #0]

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800bfe8:	7af9      	ldrb	r1, [r7, #11]
 800bfea:	6a3b      	ldr	r3, [r7, #32]
 800bfec:	9300      	str	r3, [sp, #0]
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	687a      	ldr	r2, [r7, #4]
 800bff2:	68f8      	ldr	r0, [r7, #12]
 800bff4:	f000 fd7c 	bl	800caf0 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800bffe:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c000:	e013      	b.n	800c02a <USBH_MSC_Read+0xa6>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.PortEnabled == 0U))
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	1ad2      	subs	r2, r2, r3
 800c00c:	6a3b      	ldr	r3, [r7, #32]
 800c00e:	f242 7110 	movw	r1, #10000	@ 0x2710
 800c012:	fb01 f303 	mul.w	r3, r1, r3
 800c016:	429a      	cmp	r2, r3
 800c018:	d805      	bhi.n	800c026 <USBH_MSC_Read+0xa2>
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800c020:	b2db      	uxtb	r3, r3
 800c022:	2b00      	cmp	r3, #0
 800c024:	d101      	bne.n	800c02a <USBH_MSC_Read+0xa6>
    {
      return USBH_FAIL;
 800c026:	2302      	movs	r3, #2
 800c028:	e008      	b.n	800c03c <USBH_MSC_Read+0xb8>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c02a:	7afb      	ldrb	r3, [r7, #11]
 800c02c:	4619      	mov	r1, r3
 800c02e:	68f8      	ldr	r0, [r7, #12]
 800c030:	f7ff fe46 	bl	800bcc0 <USBH_MSC_RdWrProcess>
 800c034:	4603      	mov	r3, r0
 800c036:	2b01      	cmp	r3, #1
 800c038:	d0e3      	beq.n	800c002 <USBH_MSC_Read+0x7e>
    }
  }

  return USBH_OK;
 800c03a:	2300      	movs	r3, #0
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	3718      	adds	r7, #24
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}

0800c044 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b088      	sub	sp, #32
 800c048:	af02      	add	r7, sp, #8
 800c04a:	60f8      	str	r0, [r7, #12]
 800c04c:	607a      	str	r2, [r7, #4]
 800c04e:	603b      	str	r3, [r7, #0]
 800c050:	460b      	mov	r3, r1
 800c052:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c05a:	69db      	ldr	r3, [r3, #28]
 800c05c:	617b      	str	r3, [r7, #20]

  /* Store the current lun */
  MSC_Handle->current_lun = lun;
 800c05e:	7afb      	ldrb	r3, [r7, #11]
 800c060:	b29a      	uxth	r2, r3
 800c062:	697b      	ldr	r3, [r7, #20]
 800c064:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

  if ((phost->device.PortEnabled == 0U) ||
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800c06e:	b2db      	uxtb	r3, r3
 800c070:	2b00      	cmp	r3, #0
 800c072:	d00e      	beq.n	800c092 <USBH_MSC_Write+0x4e>
      (phost->gState != HOST_CLASS) ||
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	b2db      	uxtb	r3, r3
  if ((phost->device.PortEnabled == 0U) ||
 800c07a:	2b0b      	cmp	r3, #11
 800c07c:	d109      	bne.n	800c092 <USBH_MSC_Write+0x4e>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800c07e:	7afb      	ldrb	r3, [r7, #11]
 800c080:	697a      	ldr	r2, [r7, #20]
 800c082:	2134      	movs	r1, #52	@ 0x34
 800c084:	fb01 f303 	mul.w	r3, r1, r3
 800c088:	4413      	add	r3, r2
 800c08a:	3390      	adds	r3, #144	@ 0x90
 800c08c:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800c08e:	2b01      	cmp	r3, #1
 800c090:	d001      	beq.n	800c096 <USBH_MSC_Write+0x52>
  {
    return  USBH_FAIL;
 800c092:	2302      	movs	r3, #2
 800c094:	e032      	b.n	800c0fc <USBH_MSC_Write+0xb8>
  }

  MSC_Handle->unit[lun].state = MSC_WRITE;
 800c096:	7afb      	ldrb	r3, [r7, #11]
 800c098:	697a      	ldr	r2, [r7, #20]
 800c09a:	2134      	movs	r1, #52	@ 0x34
 800c09c:	fb01 f303 	mul.w	r3, r1, r3
 800c0a0:	4413      	add	r3, r2
 800c0a2:	3390      	adds	r3, #144	@ 0x90
 800c0a4:	2207      	movs	r2, #7
 800c0a6:	701a      	strb	r2, [r3, #0]

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800c0a8:	7af9      	ldrb	r1, [r7, #11]
 800c0aa:	6a3b      	ldr	r3, [r7, #32]
 800c0ac:	9300      	str	r3, [sp, #0]
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	687a      	ldr	r2, [r7, #4]
 800c0b2:	68f8      	ldr	r0, [r7, #12]
 800c0b4:	f000 fcac 	bl	800ca10 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c0be:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c0c0:	e013      	b.n	800c0ea <USBH_MSC_Write+0xa6>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.PortEnabled == 0U))
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800c0c8:	693b      	ldr	r3, [r7, #16]
 800c0ca:	1ad2      	subs	r2, r2, r3
 800c0cc:	6a3b      	ldr	r3, [r7, #32]
 800c0ce:	f242 7110 	movw	r1, #10000	@ 0x2710
 800c0d2:	fb01 f303 	mul.w	r3, r1, r3
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	d805      	bhi.n	800c0e6 <USBH_MSC_Write+0xa2>
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800c0e0:	b2db      	uxtb	r3, r3
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d101      	bne.n	800c0ea <USBH_MSC_Write+0xa6>
    {
      return USBH_FAIL;
 800c0e6:	2302      	movs	r3, #2
 800c0e8:	e008      	b.n	800c0fc <USBH_MSC_Write+0xb8>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c0ea:	7afb      	ldrb	r3, [r7, #11]
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	68f8      	ldr	r0, [r7, #12]
 800c0f0:	f7ff fde6 	bl	800bcc0 <USBH_MSC_RdWrProcess>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	2b01      	cmp	r3, #1
 800c0f8:	d0e3      	beq.n	800c0c2 <USBH_MSC_Write+0x7e>
    }
  }

  return USBH_OK;
 800c0fa:	2300      	movs	r3, #0
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	3718      	adds	r7, #24
 800c100:	46bd      	mov	sp, r7
 800c102:	bd80      	pop	{r7, pc}

0800c104 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b082      	sub	sp, #8
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2221      	movs	r2, #33	@ 0x21
 800c110:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	22ff      	movs	r2, #255	@ 0xff
 800c116:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2200      	movs	r2, #0
 800c11c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2200      	movs	r2, #0
 800c122:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2200      	movs	r2, #0
 800c128:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800c12a:	2200      	movs	r2, #0
 800c12c:	2100      	movs	r1, #0
 800c12e:	6878      	ldr	r0, [r7, #4]
 800c130:	f002 f92c 	bl	800e38c <USBH_CtlReq>
 800c134:	4603      	mov	r3, r0
}
 800c136:	4618      	mov	r0, r3
 800c138:	3708      	adds	r7, #8
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}

0800c13e <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800c13e:	b580      	push	{r7, lr}
 800c140:	b082      	sub	sp, #8
 800c142:	af00      	add	r7, sp, #0
 800c144:	6078      	str	r0, [r7, #4]
 800c146:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	22a1      	movs	r2, #161	@ 0xa1
 800c14c:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	22fe      	movs	r2, #254	@ 0xfe
 800c152:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2200      	movs	r2, #0
 800c158:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2200      	movs	r2, #0
 800c15e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2201      	movs	r2, #1
 800c164:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800c166:	2201      	movs	r2, #1
 800c168:	6839      	ldr	r1, [r7, #0]
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	f002 f90e 	bl	800e38c <USBH_CtlReq>
 800c170:	4603      	mov	r3, r0
}
 800c172:	4618      	mov	r0, r3
 800c174:	3708      	adds	r7, #8
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}
	...

0800c17c <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800c17c:	b480      	push	{r7}
 800c17e:	b085      	sub	sp, #20
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c18a:	69db      	ldr	r3, [r3, #28]
 800c18c:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	4a09      	ldr	r2, [pc, #36]	@ (800c1b8 <USBH_MSC_BOT_Init+0x3c>)
 800c192:	655a      	str	r2, [r3, #84]	@ 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	4a09      	ldr	r2, [pc, #36]	@ (800c1bc <USBH_MSC_BOT_Init+0x40>)
 800c198:	659a      	str	r2, [r3, #88]	@ 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2201      	movs	r2, #1
 800c19e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2201      	movs	r2, #1
 800c1a6:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

  return USBH_OK;
 800c1aa:	2300      	movs	r3, #0
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3714      	adds	r7, #20
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b6:	4770      	bx	lr
 800c1b8:	43425355 	.word	0x43425355
 800c1bc:	20304050 	.word	0x20304050

0800c1c0 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b088      	sub	sp, #32
 800c1c4:	af02      	add	r7, sp, #8
 800c1c6:	6078      	str	r0, [r7, #4]
 800c1c8:	460b      	mov	r3, r1
 800c1ca:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800c1d4:	2301      	movs	r3, #1
 800c1d6:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c1d8:	2300      	movs	r3, #0
 800c1da:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c1e2:	69db      	ldr	r3, [r3, #28]
 800c1e4:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800c1f0:	3b01      	subs	r3, #1
 800c1f2:	2b0a      	cmp	r3, #10
 800c1f4:	f200 819e 	bhi.w	800c534 <USBH_MSC_BOT_Process+0x374>
 800c1f8:	a201      	add	r2, pc, #4	@ (adr r2, 800c200 <USBH_MSC_BOT_Process+0x40>)
 800c1fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1fe:	bf00      	nop
 800c200:	0800c22d 	.word	0x0800c22d
 800c204:	0800c255 	.word	0x0800c255
 800c208:	0800c2bf 	.word	0x0800c2bf
 800c20c:	0800c2dd 	.word	0x0800c2dd
 800c210:	0800c361 	.word	0x0800c361
 800c214:	0800c383 	.word	0x0800c383
 800c218:	0800c41b 	.word	0x0800c41b
 800c21c:	0800c437 	.word	0x0800c437
 800c220:	0800c489 	.word	0x0800c489
 800c224:	0800c4b9 	.word	0x0800c4b9
 800c228:	0800c51b 	.word	0x0800c51b
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800c22c:	693b      	ldr	r3, [r7, #16]
 800c22e:	78fa      	ldrb	r2, [r7, #3]
 800c230:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800c234:	693b      	ldr	r3, [r7, #16]
 800c236:	2202      	movs	r2, #2
 800c238:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c242:	693b      	ldr	r3, [r7, #16]
 800c244:	795b      	ldrb	r3, [r3, #5]
 800c246:	2201      	movs	r2, #1
 800c248:	9200      	str	r2, [sp, #0]
 800c24a:	221f      	movs	r2, #31
 800c24c:	6878      	ldr	r0, [r7, #4]
 800c24e:	f002 faba 	bl	800e7c6 <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800c252:	e17e      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	795b      	ldrb	r3, [r3, #5]
 800c258:	4619      	mov	r1, r3
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f005 fa58 	bl	8011710 <USBH_LL_GetURBState>
 800c260:	4603      	mov	r3, r0
 800c262:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800c264:	7d3b      	ldrb	r3, [r7, #20]
 800c266:	2b01      	cmp	r3, #1
 800c268:	d118      	bne.n	800c29c <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d00f      	beq.n	800c292 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800c272:	693b      	ldr	r3, [r7, #16]
 800c274:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800c278:	b25b      	sxtb	r3, r3
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	da04      	bge.n	800c288 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800c27e:	693b      	ldr	r3, [r7, #16]
 800c280:	2203      	movs	r2, #3
 800c282:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_URB_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c286:	e157      	b.n	800c538 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	2205      	movs	r2, #5
 800c28c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c290:	e152      	b.n	800c538 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	2207      	movs	r2, #7
 800c296:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c29a:	e14d      	b.n	800c538 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c29c:	7d3b      	ldrb	r3, [r7, #20]
 800c29e:	2b02      	cmp	r3, #2
 800c2a0:	d104      	bne.n	800c2ac <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c2a2:	693b      	ldr	r3, [r7, #16]
 800c2a4:	2201      	movs	r2, #1
 800c2a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c2aa:	e145      	b.n	800c538 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800c2ac:	7d3b      	ldrb	r3, [r7, #20]
 800c2ae:	2b05      	cmp	r3, #5
 800c2b0:	f040 8142 	bne.w	800c538 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_ERROR_OUT;
 800c2b4:	693b      	ldr	r3, [r7, #16]
 800c2b6:	220a      	movs	r2, #10
 800c2b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c2bc:	e13c      	b.n	800c538 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:

      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	895a      	ldrh	r2, [r3, #10]
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	791b      	ldrb	r3, [r3, #4]
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f002 fa9f 	bl	800e810 <USBH_BulkReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	2204      	movs	r2, #4
 800c2d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      break;
 800c2da:	e13a      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800c2dc:	693b      	ldr	r3, [r7, #16]
 800c2de:	791b      	ldrb	r3, [r3, #4]
 800c2e0:	4619      	mov	r1, r3
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f005 fa14 	bl	8011710 <USBH_LL_GetURBState>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800c2ec:	7d3b      	ldrb	r3, [r7, #20]
 800c2ee:	2b01      	cmp	r3, #1
 800c2f0:	d12d      	bne.n	800c34e <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c2f6:	693a      	ldr	r2, [r7, #16]
 800c2f8:	8952      	ldrh	r2, [r2, #10]
 800c2fa:	4293      	cmp	r3, r2
 800c2fc:	d910      	bls.n	800c320 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c304:	693a      	ldr	r2, [r7, #16]
 800c306:	8952      	ldrh	r2, [r2, #10]
 800c308:	441a      	add	r2, r3
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c314:	693a      	ldr	r2, [r7, #16]
 800c316:	8952      	ldrh	r2, [r2, #10]
 800c318:	1a9a      	subs	r2, r3, r2
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c31e:	e002      	b.n	800c326 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	2200      	movs	r2, #0
 800c324:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d00a      	beq.n	800c344 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	895a      	ldrh	r2, [r3, #10]
 800c338:	693b      	ldr	r3, [r7, #16]
 800c33a:	791b      	ldrb	r3, [r3, #4]
 800c33c:	6878      	ldr	r0, [r7, #4]
 800c33e:	f002 fa67 	bl	800e810 <USBH_BulkReceiveData>
#endif /* (USBH_USE_OS == 1U) */
      }
      else
      {
      }
      break;
 800c342:	e0fb      	b.n	800c53c <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	2207      	movs	r2, #7
 800c348:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c34c:	e0f6      	b.n	800c53c <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800c34e:	7d3b      	ldrb	r3, [r7, #20]
 800c350:	2b05      	cmp	r3, #5
 800c352:	f040 80f3 	bne.w	800c53c <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	2209      	movs	r2, #9
 800c35a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c35e:	e0ed      	b.n	800c53c <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	891a      	ldrh	r2, [r3, #8]
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	795b      	ldrb	r3, [r3, #5]
 800c36e:	2001      	movs	r0, #1
 800c370:	9000      	str	r0, [sp, #0]
 800c372:	6878      	ldr	r0, [r7, #4]
 800c374:	f002 fa27 	bl	800e7c6 <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800c378:	693b      	ldr	r3, [r7, #16]
 800c37a:	2206      	movs	r2, #6
 800c37c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c380:	e0e7      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800c382:	693b      	ldr	r3, [r7, #16]
 800c384:	795b      	ldrb	r3, [r3, #5]
 800c386:	4619      	mov	r1, r3
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f005 f9c1 	bl	8011710 <USBH_LL_GetURBState>
 800c38e:	4603      	mov	r3, r0
 800c390:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800c392:	7d3b      	ldrb	r3, [r7, #20]
 800c394:	2b01      	cmp	r3, #1
 800c396:	d12f      	bne.n	800c3f8 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c39c:	693a      	ldr	r2, [r7, #16]
 800c39e:	8912      	ldrh	r2, [r2, #8]
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d910      	bls.n	800c3c6 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3aa:	693a      	ldr	r2, [r7, #16]
 800c3ac:	8912      	ldrh	r2, [r2, #8]
 800c3ae:	441a      	add	r2, r3
 800c3b0:	693b      	ldr	r3, [r7, #16]
 800c3b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3ba:	693a      	ldr	r2, [r7, #16]
 800c3bc:	8912      	ldrh	r2, [r2, #8]
 800c3be:	1a9a      	subs	r2, r3, r2
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c3c4:	e002      	b.n	800c3cc <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d00c      	beq.n	800c3ee <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800c3da:	693b      	ldr	r3, [r7, #16]
 800c3dc:	891a      	ldrh	r2, [r3, #8]
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	795b      	ldrb	r3, [r3, #5]
 800c3e2:	2001      	movs	r0, #1
 800c3e4:	9000      	str	r0, [sp, #0]
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f002 f9ed 	bl	800e7c6 <USBH_BulkSendData>
#endif /* (USBH_USE_OS == 1U) */
      }
      else
      {
      }
      break;
 800c3ec:	e0a8      	b.n	800c540 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	2207      	movs	r2, #7
 800c3f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c3f6:	e0a3      	b.n	800c540 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c3f8:	7d3b      	ldrb	r3, [r7, #20]
 800c3fa:	2b02      	cmp	r3, #2
 800c3fc:	d104      	bne.n	800c408 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state = BOT_DATA_OUT;
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	2205      	movs	r2, #5
 800c402:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c406:	e09b      	b.n	800c540 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800c408:	7d3b      	ldrb	r3, [r7, #20]
 800c40a:	2b05      	cmp	r3, #5
 800c40c:	f040 8098 	bne.w	800c540 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state = BOT_ERROR_OUT;
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	220a      	movs	r2, #10
 800c414:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c418:	e092      	b.n	800c540 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800c41a:	693b      	ldr	r3, [r7, #16]
 800c41c:	f103 0178 	add.w	r1, r3, #120	@ 0x78
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	791b      	ldrb	r3, [r3, #4]
 800c424:	220d      	movs	r2, #13
 800c426:	6878      	ldr	r0, [r7, #4]
 800c428:	f002 f9f2 	bl	800e810 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_RECEIVE_CSW_WAIT;
 800c42c:	693b      	ldr	r3, [r7, #16]
 800c42e:	2208      	movs	r2, #8
 800c430:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */
      break;
 800c434:	e08d      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	791b      	ldrb	r3, [r3, #4]
 800c43a:	4619      	mov	r1, r3
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f005 f967 	bl	8011710 <USBH_LL_GetURBState>
 800c442:	4603      	mov	r3, r0
 800c444:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800c446:	7d3b      	ldrb	r3, [r7, #20]
 800c448:	2b01      	cmp	r3, #1
 800c44a:	d115      	bne.n	800c478 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c44c:	693b      	ldr	r3, [r7, #16]
 800c44e:	2201      	movs	r2, #1
 800c450:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	2201      	movs	r2, #1
 800c458:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f000 f8a9 	bl	800c5b4 <USBH_MSC_DecodeCSW>
 800c462:	4603      	mov	r3, r0
 800c464:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800c466:	7d7b      	ldrb	r3, [r7, #21]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d102      	bne.n	800c472 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800c46c:	2300      	movs	r3, #0
 800c46e:	75fb      	strb	r3, [r7, #23]
#endif /* (USBH_USE_OS == 1U) */
      }
      else
      {
      }
      break;
 800c470:	e068      	b.n	800c544 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800c472:	2302      	movs	r3, #2
 800c474:	75fb      	strb	r3, [r7, #23]
      break;
 800c476:	e065      	b.n	800c544 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800c478:	7d3b      	ldrb	r3, [r7, #20]
 800c47a:	2b05      	cmp	r3, #5
 800c47c:	d162      	bne.n	800c544 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	2209      	movs	r2, #9
 800c482:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c486:	e05d      	b.n	800c544 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800c488:	78fb      	ldrb	r3, [r7, #3]
 800c48a:	2200      	movs	r2, #0
 800c48c:	4619      	mov	r1, r3
 800c48e:	6878      	ldr	r0, [r7, #4]
 800c490:	f000 f864 	bl	800c55c <USBH_MSC_BOT_Abort>
 800c494:	4603      	mov	r3, r0
 800c496:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800c498:	7dbb      	ldrb	r3, [r7, #22]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d104      	bne.n	800c4a8 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	2207      	movs	r2, #7
 800c4a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800c4a6:	e04f      	b.n	800c548 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800c4a8:	7dbb      	ldrb	r3, [r7, #22]
 800c4aa:	2b04      	cmp	r3, #4
 800c4ac:	d14c      	bne.n	800c548 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800c4ae:	693b      	ldr	r3, [r7, #16]
 800c4b0:	220b      	movs	r2, #11
 800c4b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c4b6:	e047      	b.n	800c548 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800c4b8:	78fb      	ldrb	r3, [r7, #3]
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	4619      	mov	r1, r3
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f000 f84c 	bl	800c55c <USBH_MSC_BOT_Abort>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800c4c8:	7dbb      	ldrb	r3, [r7, #22]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d11d      	bne.n	800c50a <USBH_MSC_BOT_Process+0x34a>
      {
        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	795b      	ldrb	r3, [r3, #5]
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f005 f978 	bl	80117ca <USBH_LL_GetToggle>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	7959      	ldrb	r1, [r3, #5]
 800c4e2:	7bfb      	ldrb	r3, [r7, #15]
 800c4e4:	f1c3 0301 	rsb	r3, r3, #1
 800c4e8:	b2db      	uxtb	r3, r3
 800c4ea:	461a      	mov	r2, r3
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f005 f939 	bl	8011764 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800c4f2:	693b      	ldr	r3, [r7, #16]
 800c4f4:	791b      	ldrb	r3, [r3, #4]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	4619      	mov	r1, r3
 800c4fa:	6878      	ldr	r0, [r7, #4]
 800c4fc:	f005 f932 	bl	8011764 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800c500:	693b      	ldr	r3, [r7, #16]
 800c502:	2209      	movs	r2, #9
 800c504:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800c508:	e020      	b.n	800c54c <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800c50a:	7dbb      	ldrb	r3, [r7, #22]
 800c50c:	2b04      	cmp	r3, #4
 800c50e:	d11d      	bne.n	800c54c <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	220b      	movs	r2, #11
 800c514:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800c518:	e018      	b.n	800c54c <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f7ff fdf2 	bl	800c104 <USBH_MSC_BOT_REQ_Reset>
 800c520:	4603      	mov	r3, r0
 800c522:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800c524:	7dfb      	ldrb	r3, [r7, #23]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d112      	bne.n	800c550 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	2201      	movs	r2, #1
 800c52e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      }
      break;
 800c532:	e00d      	b.n	800c550 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800c534:	bf00      	nop
 800c536:	e00c      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>
      break;
 800c538:	bf00      	nop
 800c53a:	e00a      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>
      break;
 800c53c:	bf00      	nop
 800c53e:	e008      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>
      break;
 800c540:	bf00      	nop
 800c542:	e006      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>
      break;
 800c544:	bf00      	nop
 800c546:	e004      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>
      break;
 800c548:	bf00      	nop
 800c54a:	e002      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>
      break;
 800c54c:	bf00      	nop
 800c54e:	e000      	b.n	800c552 <USBH_MSC_BOT_Process+0x392>
      break;
 800c550:	bf00      	nop
  }
  return status;
 800c552:	7dfb      	ldrb	r3, [r7, #23]
}
 800c554:	4618      	mov	r0, r3
 800c556:	3718      	adds	r7, #24
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}

0800c55c <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b084      	sub	sp, #16
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
 800c564:	460b      	mov	r3, r1
 800c566:	70fb      	strb	r3, [r7, #3]
 800c568:	4613      	mov	r3, r2
 800c56a:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800c56c:	2302      	movs	r3, #2
 800c56e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c576:	69db      	ldr	r3, [r3, #28]
 800c578:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800c57a:	78bb      	ldrb	r3, [r7, #2]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d002      	beq.n	800c586 <USBH_MSC_BOT_Abort+0x2a>
 800c580:	2b01      	cmp	r3, #1
 800c582:	d009      	beq.n	800c598 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800c584:	e011      	b.n	800c5aa <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	79db      	ldrb	r3, [r3, #7]
 800c58a:	4619      	mov	r1, r3
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f001 fbc9 	bl	800dd24 <USBH_ClrFeature>
 800c592:	4603      	mov	r3, r0
 800c594:	73fb      	strb	r3, [r7, #15]
      break;
 800c596:	e008      	b.n	800c5aa <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	799b      	ldrb	r3, [r3, #6]
 800c59c:	4619      	mov	r1, r3
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f001 fbc0 	bl	800dd24 <USBH_ClrFeature>
 800c5a4:	4603      	mov	r3, r0
 800c5a6:	73fb      	strb	r3, [r7, #15]
      break;
 800c5a8:	bf00      	nop
  }
  return status;
 800c5aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3710      	adds	r7, #16
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}

0800c5b4 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b084      	sub	sp, #16
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c5c2:	69db      	ldr	r3, [r3, #28]
 800c5c4:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800c5ca:	68bb      	ldr	r3, [r7, #8]
 800c5cc:	791b      	ldrb	r3, [r3, #4]
 800c5ce:	4619      	mov	r1, r3
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f005 f81d 	bl	8011610 <USBH_LL_GetLastXferSize>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	2b0d      	cmp	r3, #13
 800c5da:	d002      	beq.n	800c5e2 <USBH_MSC_DecodeCSW+0x2e>
    (9) Ho > Dn (Host expects to send data to the device,
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/

    status = BOT_CSW_PHASE_ERROR;
 800c5dc:	2302      	movs	r3, #2
 800c5de:	73fb      	strb	r3, [r7, #15]
 800c5e0:	e024      	b.n	800c62c <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800c5e2:	68bb      	ldr	r3, [r7, #8]
 800c5e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c5e6:	4a14      	ldr	r2, [pc, #80]	@ (800c638 <USBH_MSC_DecodeCSW+0x84>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d11d      	bne.n	800c628 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d119      	bne.n	800c62c <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d102      	bne.n	800c608 <USBH_MSC_DecodeCSW+0x54>
          Device intends to send data to the host)
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_CMD_PASSED;
 800c602:	2300      	movs	r3, #0
 800c604:	73fb      	strb	r3, [r7, #15]
 800c606:	e011      	b.n	800c62c <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c60e:	2b01      	cmp	r3, #1
 800c610:	d102      	bne.n	800c618 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800c612:	2301      	movs	r3, #1
 800c614:	73fb      	strb	r3, [r7, #15]
 800c616:	e009      	b.n	800c62c <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c61e:	2b02      	cmp	r3, #2
 800c620:	d104      	bne.n	800c62c <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800c622:	2302      	movs	r3, #2
 800c624:	73fb      	strb	r3, [r7, #15]
 800c626:	e001      	b.n	800c62c <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800c628:	2302      	movs	r3, #2
 800c62a:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800c62c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c62e:	4618      	mov	r0, r3
 800c630:	3710      	adds	r7, #16
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}
 800c636:	bf00      	nop
 800c638:	53425355 	.word	0x53425355

0800c63c <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b084      	sub	sp, #16
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
 800c644:	460b      	mov	r3, r1
 800c646:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef error = USBH_FAIL;
 800c648:	2302      	movs	r3, #2
 800c64a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c652:	69db      	ldr	r3, [r3, #28]
 800c654:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800c65c:	2b01      	cmp	r3, #1
 800c65e:	d002      	beq.n	800c666 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800c660:	2b02      	cmp	r3, #2
 800c662:	d021      	beq.n	800c6a8 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800c664:	e028      	b.n	800c6b8 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	2200      	movs	r2, #0
 800c66a:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	2200      	movs	r2, #0
 800c670:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	220a      	movs	r2, #10
 800c678:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	3363      	adds	r3, #99	@ 0x63
 800c680:	2210      	movs	r2, #16
 800c682:	2100      	movs	r1, #0
 800c684:	4618      	mov	r0, r3
 800c686:	f005 fbf7 	bl	8011e78 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_TEST_UNIT_READY;
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	2200      	movs	r2, #0
 800c68e:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	2201      	movs	r2, #1
 800c696:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c69a:	68bb      	ldr	r3, [r7, #8]
 800c69c:	2202      	movs	r2, #2
 800c69e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      error = USBH_BUSY;
 800c6a2:	2301      	movs	r3, #1
 800c6a4:	73fb      	strb	r3, [r7, #15]
      break;
 800c6a6:	e007      	b.n	800c6b8 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c6a8:	78fb      	ldrb	r3, [r7, #3]
 800c6aa:	4619      	mov	r1, r3
 800c6ac:	6878      	ldr	r0, [r7, #4]
 800c6ae:	f7ff fd87 	bl	800c1c0 <USBH_MSC_BOT_Process>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	73fb      	strb	r3, [r7, #15]
      break;
 800c6b6:	bf00      	nop
  }

  return error;
 800c6b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3710      	adds	r7, #16
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800c6c2:	b580      	push	{r7, lr}
 800c6c4:	b086      	sub	sp, #24
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	60f8      	str	r0, [r7, #12]
 800c6ca:	460b      	mov	r3, r1
 800c6cc:	607a      	str	r2, [r7, #4]
 800c6ce:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_BUSY;
 800c6d0:	2301      	movs	r3, #1
 800c6d2:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c6da:	69db      	ldr	r3, [r3, #28]
 800c6dc:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c6de:	693b      	ldr	r3, [r7, #16]
 800c6e0:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800c6e4:	2b01      	cmp	r3, #1
 800c6e6:	d002      	beq.n	800c6ee <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800c6e8:	2b02      	cmp	r3, #2
 800c6ea:	d027      	beq.n	800c73c <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800c6ec:	e05e      	b.n	800c7ac <USBH_MSC_SCSI_ReadCapacity+0xea>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800c6ee:	693b      	ldr	r3, [r7, #16]
 800c6f0:	2208      	movs	r2, #8
 800c6f2:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c6f4:	693b      	ldr	r3, [r7, #16]
 800c6f6:	2280      	movs	r2, #128	@ 0x80
 800c6f8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c6fc:	693b      	ldr	r3, [r7, #16]
 800c6fe:	220a      	movs	r2, #10
 800c700:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c704:	693b      	ldr	r3, [r7, #16]
 800c706:	3363      	adds	r3, #99	@ 0x63
 800c708:	2210      	movs	r2, #16
 800c70a:	2100      	movs	r1, #0
 800c70c:	4618      	mov	r0, r3
 800c70e:	f005 fbb3 	bl	8011e78 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800c712:	693b      	ldr	r3, [r7, #16]
 800c714:	2225      	movs	r2, #37	@ 0x25
 800c716:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	2201      	movs	r2, #1
 800c71e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c722:	693b      	ldr	r3, [r7, #16]
 800c724:	2202      	movs	r2, #2
 800c726:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	f103 0210 	add.w	r2, r3, #16
 800c730:	693b      	ldr	r3, [r7, #16]
 800c732:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800c736:	2301      	movs	r3, #1
 800c738:	75fb      	strb	r3, [r7, #23]
      break;
 800c73a:	e037      	b.n	800c7ac <USBH_MSC_SCSI_ReadCapacity+0xea>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c73c:	7afb      	ldrb	r3, [r7, #11]
 800c73e:	4619      	mov	r1, r3
 800c740:	68f8      	ldr	r0, [r7, #12]
 800c742:	f7ff fd3d 	bl	800c1c0 <USBH_MSC_BOT_Process>
 800c746:	4603      	mov	r3, r0
 800c748:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c74a:	7dfb      	ldrb	r3, [r7, #23]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d12c      	bne.n	800c7aa <USBH_MSC_SCSI_ReadCapacity+0xe8>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c750:	693b      	ldr	r3, [r7, #16]
 800c752:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c756:	3303      	adds	r3, #3
 800c758:	781b      	ldrb	r3, [r3, #0]
 800c75a:	461a      	mov	r2, r3
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c762:	3302      	adds	r3, #2
 800c764:	781b      	ldrb	r3, [r3, #0]
 800c766:	021b      	lsls	r3, r3, #8
 800c768:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c770:	3301      	adds	r3, #1
 800c772:	781b      	ldrb	r3, [r3, #0]
 800c774:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c776:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c77e:	781b      	ldrb	r3, [r3, #0]
 800c780:	061b      	lsls	r3, r3, #24
 800c782:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800c788:	693b      	ldr	r3, [r7, #16]
 800c78a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c78e:	3307      	adds	r3, #7
 800c790:	781b      	ldrb	r3, [r3, #0]
 800c792:	461a      	mov	r2, r3
 800c794:	693b      	ldr	r3, [r7, #16]
 800c796:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c79a:	3306      	adds	r3, #6
 800c79c:	781b      	ldrb	r3, [r3, #0]
 800c79e:	021b      	lsls	r3, r3, #8
 800c7a0:	b29b      	uxth	r3, r3
 800c7a2:	4313      	orrs	r3, r2
 800c7a4:	b29a      	uxth	r2, r3
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	809a      	strh	r2, [r3, #4]
      break;
 800c7aa:	bf00      	nop
  }

  return error;
 800c7ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3718      	adds	r7, #24
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}

0800c7b6 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800c7b6:	b580      	push	{r7, lr}
 800c7b8:	b086      	sub	sp, #24
 800c7ba:	af00      	add	r7, sp, #0
 800c7bc:	60f8      	str	r0, [r7, #12]
 800c7be:	460b      	mov	r3, r1
 800c7c0:	607a      	str	r2, [r7, #4]
 800c7c2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800c7c4:	2302      	movs	r3, #2
 800c7c6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c7ce:	69db      	ldr	r3, [r3, #28]
 800c7d0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c7d2:	693b      	ldr	r3, [r7, #16]
 800c7d4:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800c7d8:	2b01      	cmp	r3, #1
 800c7da:	d002      	beq.n	800c7e2 <USBH_MSC_SCSI_Inquiry+0x2c>
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	d03d      	beq.n	800c85c <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800c7e0:	e089      	b.n	800c8f6 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800c7e2:	693b      	ldr	r3, [r7, #16]
 800c7e4:	2224      	movs	r2, #36	@ 0x24
 800c7e6:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	2280      	movs	r2, #128	@ 0x80
 800c7ec:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	220a      	movs	r2, #10
 800c7f4:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800c7f8:	693b      	ldr	r3, [r7, #16]
 800c7fa:	3363      	adds	r3, #99	@ 0x63
 800c7fc:	220a      	movs	r2, #10
 800c7fe:	2100      	movs	r1, #0
 800c800:	4618      	mov	r0, r3
 800c802:	f005 fb39 	bl	8011e78 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_INQUIRY;
 800c806:	693b      	ldr	r3, [r7, #16]
 800c808:	2212      	movs	r2, #18
 800c80a:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[1] = (lun << 5);
 800c80e:	7afb      	ldrb	r3, [r7, #11]
 800c810:	015b      	lsls	r3, r3, #5
 800c812:	b2da      	uxtb	r2, r3
 800c814:	693b      	ldr	r3, [r7, #16]
 800c816:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      MSC_Handle->hbot.cbw.field.CB[2] = 0U;
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	2200      	movs	r2, #0
 800c81e:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3] = 0U;
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	2200      	movs	r2, #0
 800c826:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4] = 0x24U;
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	2224      	movs	r2, #36	@ 0x24
 800c82e:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5] = 0U;
 800c832:	693b      	ldr	r3, [r7, #16]
 800c834:	2200      	movs	r2, #0
 800c836:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	2201      	movs	r2, #1
 800c83e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c842:	693b      	ldr	r3, [r7, #16]
 800c844:	2202      	movs	r2, #2
 800c846:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c84a:	693b      	ldr	r3, [r7, #16]
 800c84c:	f103 0210 	add.w	r2, r3, #16
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800c856:	2301      	movs	r3, #1
 800c858:	75fb      	strb	r3, [r7, #23]
      break;
 800c85a:	e04c      	b.n	800c8f6 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c85c:	7afb      	ldrb	r3, [r7, #11]
 800c85e:	4619      	mov	r1, r3
 800c860:	68f8      	ldr	r0, [r7, #12]
 800c862:	f7ff fcad 	bl	800c1c0 <USBH_MSC_BOT_Process>
 800c866:	4603      	mov	r3, r0
 800c868:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c86a:	7dfb      	ldrb	r3, [r7, #23]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d141      	bne.n	800c8f4 <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800c870:	2222      	movs	r2, #34	@ 0x22
 800c872:	2100      	movs	r1, #0
 800c874:	6878      	ldr	r0, [r7, #4]
 800c876:	f005 faff 	bl	8011e78 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	f003 031f 	and.w	r3, r3, #31
 800c886:	b2da      	uxtb	r2, r3
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800c88c:	693b      	ldr	r3, [r7, #16]
 800c88e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	095b      	lsrs	r3, r3, #5
 800c896:	b2da      	uxtb	r2, r3
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c8a2:	3301      	adds	r3, #1
 800c8a4:	781b      	ldrb	r3, [r3, #0]
 800c8a6:	b25b      	sxtb	r3, r3
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	da03      	bge.n	800c8b4 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	709a      	strb	r2, [r3, #2]
 800c8b2:	e002      	b.n	800c8ba <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	1cd8      	adds	r0, r3, #3
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c8c4:	3308      	adds	r3, #8
 800c8c6:	2208      	movs	r2, #8
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	f005 fb60 	bl	8011f8e <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	f103 000c 	add.w	r0, r3, #12
 800c8d4:	693b      	ldr	r3, [r7, #16]
 800c8d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c8da:	3310      	adds	r3, #16
 800c8dc:	2210      	movs	r2, #16
 800c8de:	4619      	mov	r1, r3
 800c8e0:	f005 fb55 	bl	8011f8e <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	331d      	adds	r3, #29
 800c8e8:	693a      	ldr	r2, [r7, #16]
 800c8ea:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 800c8ee:	3220      	adds	r2, #32
 800c8f0:	6812      	ldr	r2, [r2, #0]
 800c8f2:	601a      	str	r2, [r3, #0]
      break;
 800c8f4:	bf00      	nop
  }

  return error;
 800c8f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	3718      	adds	r7, #24
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bd80      	pop	{r7, pc}

0800c900 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b086      	sub	sp, #24
 800c904:	af00      	add	r7, sp, #0
 800c906:	60f8      	str	r0, [r7, #12]
 800c908:	460b      	mov	r3, r1
 800c90a:	607a      	str	r2, [r7, #4]
 800c90c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800c90e:	2302      	movs	r3, #2
 800c910:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c918:	69db      	ldr	r3, [r3, #28]
 800c91a:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c91c:	693b      	ldr	r3, [r7, #16]
 800c91e:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800c922:	2b01      	cmp	r3, #1
 800c924:	d002      	beq.n	800c92c <USBH_MSC_SCSI_RequestSense+0x2c>
 800c926:	2b02      	cmp	r3, #2
 800c928:	d03d      	beq.n	800c9a6 <USBH_MSC_SCSI_RequestSense+0xa6>
        }
      }
      break;

    default:
      break;
 800c92a:	e069      	b.n	800ca00 <USBH_MSC_SCSI_RequestSense+0x100>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800c92c:	693b      	ldr	r3, [r7, #16]
 800c92e:	220e      	movs	r2, #14
 800c930:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	2280      	movs	r2, #128	@ 0x80
 800c936:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c93a:	693b      	ldr	r3, [r7, #16]
 800c93c:	220a      	movs	r2, #10
 800c93e:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c942:	693b      	ldr	r3, [r7, #16]
 800c944:	3363      	adds	r3, #99	@ 0x63
 800c946:	2210      	movs	r2, #16
 800c948:	2100      	movs	r1, #0
 800c94a:	4618      	mov	r0, r3
 800c94c:	f005 fa94 	bl	8011e78 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_REQUEST_SENSE;
 800c950:	693b      	ldr	r3, [r7, #16]
 800c952:	2203      	movs	r2, #3
 800c954:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[1] = (lun << 5);
 800c958:	7afb      	ldrb	r3, [r7, #11]
 800c95a:	015b      	lsls	r3, r3, #5
 800c95c:	b2da      	uxtb	r2, r3
 800c95e:	693b      	ldr	r3, [r7, #16]
 800c960:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      MSC_Handle->hbot.cbw.field.CB[2] = 0U;
 800c964:	693b      	ldr	r3, [r7, #16]
 800c966:	2200      	movs	r2, #0
 800c968:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3] = 0U;
 800c96c:	693b      	ldr	r3, [r7, #16]
 800c96e:	2200      	movs	r2, #0
 800c970:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4] = DATA_LEN_REQUEST_SENSE;
 800c974:	693b      	ldr	r3, [r7, #16]
 800c976:	220e      	movs	r2, #14
 800c978:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5] = 0U;
 800c97c:	693b      	ldr	r3, [r7, #16]
 800c97e:	2200      	movs	r2, #0
 800c980:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c984:	693b      	ldr	r3, [r7, #16]
 800c986:	2201      	movs	r2, #1
 800c988:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c98c:	693b      	ldr	r3, [r7, #16]
 800c98e:	2202      	movs	r2, #2
 800c990:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	f103 0210 	add.w	r2, r3, #16
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	75fb      	strb	r3, [r7, #23]
      break;
 800c9a4:	e02c      	b.n	800ca00 <USBH_MSC_SCSI_RequestSense+0x100>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c9a6:	7afb      	ldrb	r3, [r7, #11]
 800c9a8:	4619      	mov	r1, r3
 800c9aa:	68f8      	ldr	r0, [r7, #12]
 800c9ac:	f7ff fc08 	bl	800c1c0 <USBH_MSC_BOT_Process>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c9b4:	7dfb      	ldrb	r3, [r7, #23]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d121      	bne.n	800c9fe <USBH_MSC_SCSI_RequestSense+0xfe>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800c9ba:	693b      	ldr	r3, [r7, #16]
 800c9bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9c0:	3302      	adds	r3, #2
 800c9c2:	781b      	ldrb	r3, [r3, #0]
 800c9c4:	f003 030f 	and.w	r3, r3, #15
 800c9c8:	b2da      	uxtb	r2, r3
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800c9ce:	693b      	ldr	r3, [r7, #16]
 800c9d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9d4:	7b1a      	ldrb	r2, [r3, #12]
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800c9da:	693b      	ldr	r3, [r7, #16]
 800c9dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9e0:	7b5a      	ldrb	r2, [r3, #13]
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	709a      	strb	r2, [r3, #2]
        if (sense_data->asc == SCSI_ASC_MEDIUM_NOT_PRESENT)
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	785b      	ldrb	r3, [r3, #1]
 800c9ea:	2b3a      	cmp	r3, #58	@ 0x3a
 800c9ec:	d107      	bne.n	800c9fe <USBH_MSC_SCSI_RequestSense+0xfe>
          USBH_UsrLog("MSC Device MEDIUM not present");
 800c9ee:	4807      	ldr	r0, [pc, #28]	@ (800ca0c <USBH_MSC_SCSI_RequestSense+0x10c>)
 800c9f0:	f005 f8f2 	bl	8011bd8 <iprintf>
 800c9f4:	200a      	movs	r0, #10
 800c9f6:	f005 f901 	bl	8011bfc <putchar>
          error = USBH_UNRECOVERED_ERROR;
 800c9fa:	2304      	movs	r3, #4
 800c9fc:	75fb      	strb	r3, [r7, #23]
      break;
 800c9fe:	bf00      	nop
  }

  return error;
 800ca00:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3718      	adds	r7, #24
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop
 800ca0c:	08012b70 	.word	0x08012b70

0800ca10 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b086      	sub	sp, #24
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	60f8      	str	r0, [r7, #12]
 800ca18:	607a      	str	r2, [r7, #4]
 800ca1a:	603b      	str	r3, [r7, #0]
 800ca1c:	460b      	mov	r3, r1
 800ca1e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL;
 800ca20:	2302      	movs	r3, #2
 800ca22:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ca2a:	69db      	ldr	r3, [r3, #28]
 800ca2c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800ca2e:	693b      	ldr	r3, [r7, #16]
 800ca30:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800ca34:	2b01      	cmp	r3, #1
 800ca36:	d002      	beq.n	800ca3e <USBH_MSC_SCSI_Write+0x2e>
 800ca38:	2b02      	cmp	r3, #2
 800ca3a:	d04c      	beq.n	800cad6 <USBH_MSC_SCSI_Write+0xc6>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800ca3c:	e053      	b.n	800cae6 <USBH_MSC_SCSI_Write+0xd6>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[lun].capacity.block_size;
 800ca3e:	7afb      	ldrb	r3, [r7, #11]
 800ca40:	693a      	ldr	r2, [r7, #16]
 800ca42:	2134      	movs	r1, #52	@ 0x34
 800ca44:	fb01 f303 	mul.w	r3, r1, r3
 800ca48:	4413      	add	r3, r2
 800ca4a:	3398      	adds	r3, #152	@ 0x98
 800ca4c:	881b      	ldrh	r3, [r3, #0]
 800ca4e:	461a      	mov	r2, r3
 800ca50:	6a3b      	ldr	r3, [r7, #32]
 800ca52:	fb03 f202 	mul.w	r2, r3, r2
 800ca56:	693b      	ldr	r3, [r7, #16]
 800ca58:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	220a      	movs	r2, #10
 800ca66:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800ca6a:	693b      	ldr	r3, [r7, #16]
 800ca6c:	3363      	adds	r3, #99	@ 0x63
 800ca6e:	2210      	movs	r2, #16
 800ca70:	2100      	movs	r1, #0
 800ca72:	4618      	mov	r0, r3
 800ca74:	f005 fa00 	bl	8011e78 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_WRITE10;
 800ca78:	693b      	ldr	r3, [r7, #16]
 800ca7a:	222a      	movs	r2, #42	@ 0x2a
 800ca7c:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[2] = (((uint8_t *)(void *)&address)[3]);
 800ca80:	79fa      	ldrb	r2, [r7, #7]
 800ca82:	693b      	ldr	r3, [r7, #16]
 800ca84:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3] = (((uint8_t *)(void *)&address)[2]);
 800ca88:	79ba      	ldrb	r2, [r7, #6]
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4] = (((uint8_t *)(void *)&address)[1]);
 800ca90:	797a      	ldrb	r2, [r7, #5]
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5] = (((uint8_t *)(void *)&address)[0]);
 800ca98:	1d3b      	adds	r3, r7, #4
 800ca9a:	781a      	ldrb	r2, [r3, #0]
 800ca9c:	693b      	ldr	r3, [r7, #16]
 800ca9e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.cbw.field.CB[7] = (((uint8_t *)(void *)&length)[1]);
 800caa2:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800caa6:	693b      	ldr	r3, [r7, #16]
 800caa8:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
      MSC_Handle->hbot.cbw.field.CB[8] = (((uint8_t *)(void *)&length)[0]);
 800caac:	f107 0320 	add.w	r3, r7, #32
 800cab0:	781a      	ldrb	r2, [r3, #0]
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cab8:	693b      	ldr	r3, [r7, #16]
 800caba:	2201      	movs	r2, #1
 800cabc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cac0:	693b      	ldr	r3, [r7, #16]
 800cac2:	2202      	movs	r2, #2
 800cac4:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800cac8:	693b      	ldr	r3, [r7, #16]
 800caca:	683a      	ldr	r2, [r7, #0]
 800cacc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800cad0:	2301      	movs	r3, #1
 800cad2:	75fb      	strb	r3, [r7, #23]
      break;
 800cad4:	e007      	b.n	800cae6 <USBH_MSC_SCSI_Write+0xd6>
      error = USBH_MSC_BOT_Process(phost, lun);
 800cad6:	7afb      	ldrb	r3, [r7, #11]
 800cad8:	4619      	mov	r1, r3
 800cada:	68f8      	ldr	r0, [r7, #12]
 800cadc:	f7ff fb70 	bl	800c1c0 <USBH_MSC_BOT_Process>
 800cae0:	4603      	mov	r3, r0
 800cae2:	75fb      	strb	r3, [r7, #23]
      break;
 800cae4:	bf00      	nop
  }

  return error;
 800cae6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3718      	adds	r7, #24
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}

0800caf0 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b086      	sub	sp, #24
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	60f8      	str	r0, [r7, #12]
 800caf8:	607a      	str	r2, [r7, #4]
 800cafa:	603b      	str	r3, [r7, #0]
 800cafc:	460b      	mov	r3, r1
 800cafe:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800cb00:	2302      	movs	r3, #2
 800cb02:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800cb0a:	69db      	ldr	r3, [r3, #28]
 800cb0c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800cb0e:	693b      	ldr	r3, [r7, #16]
 800cb10:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d002      	beq.n	800cb1e <USBH_MSC_SCSI_Read+0x2e>
 800cb18:	2b02      	cmp	r3, #2
 800cb1a:	d04c      	beq.n	800cbb6 <USBH_MSC_SCSI_Read+0xc6>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800cb1c:	e053      	b.n	800cbc6 <USBH_MSC_SCSI_Read+0xd6>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[lun].capacity.block_size;
 800cb1e:	7afb      	ldrb	r3, [r7, #11]
 800cb20:	693a      	ldr	r2, [r7, #16]
 800cb22:	2134      	movs	r1, #52	@ 0x34
 800cb24:	fb01 f303 	mul.w	r3, r1, r3
 800cb28:	4413      	add	r3, r2
 800cb2a:	3398      	adds	r3, #152	@ 0x98
 800cb2c:	881b      	ldrh	r3, [r3, #0]
 800cb2e:	461a      	mov	r2, r3
 800cb30:	6a3b      	ldr	r3, [r7, #32]
 800cb32:	fb03 f202 	mul.w	r2, r3, r2
 800cb36:	693b      	ldr	r3, [r7, #16]
 800cb38:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800cb3a:	693b      	ldr	r3, [r7, #16]
 800cb3c:	2280      	movs	r2, #128	@ 0x80
 800cb3e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800cb42:	693b      	ldr	r3, [r7, #16]
 800cb44:	220a      	movs	r2, #10
 800cb46:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	3363      	adds	r3, #99	@ 0x63
 800cb4e:	2210      	movs	r2, #16
 800cb50:	2100      	movs	r1, #0
 800cb52:	4618      	mov	r0, r3
 800cb54:	f005 f990 	bl	8011e78 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_READ10;
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	2228      	movs	r2, #40	@ 0x28
 800cb5c:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[2] = (((uint8_t *)(void *)&address)[3]);
 800cb60:	79fa      	ldrb	r2, [r7, #7]
 800cb62:	693b      	ldr	r3, [r7, #16]
 800cb64:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3] = (((uint8_t *)(void *)&address)[2]);
 800cb68:	79ba      	ldrb	r2, [r7, #6]
 800cb6a:	693b      	ldr	r3, [r7, #16]
 800cb6c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4] = (((uint8_t *)(void *)&address)[1]);
 800cb70:	797a      	ldrb	r2, [r7, #5]
 800cb72:	693b      	ldr	r3, [r7, #16]
 800cb74:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5] = (((uint8_t *)(void *)&address)[0]);
 800cb78:	1d3b      	adds	r3, r7, #4
 800cb7a:	781a      	ldrb	r2, [r3, #0]
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.cbw.field.CB[7] = (((uint8_t *)(void *)&length)[1]);
 800cb82:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800cb86:	693b      	ldr	r3, [r7, #16]
 800cb88:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
      MSC_Handle->hbot.cbw.field.CB[8] = (((uint8_t *)(void *)&length)[0]);
 800cb8c:	f107 0320 	add.w	r3, r7, #32
 800cb90:	781a      	ldrb	r2, [r3, #0]
 800cb92:	693b      	ldr	r3, [r7, #16]
 800cb94:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	2201      	movs	r2, #1
 800cb9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cba0:	693b      	ldr	r3, [r7, #16]
 800cba2:	2202      	movs	r2, #2
 800cba4:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800cba8:	693b      	ldr	r3, [r7, #16]
 800cbaa:	683a      	ldr	r2, [r7, #0]
 800cbac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	75fb      	strb	r3, [r7, #23]
      break;
 800cbb4:	e007      	b.n	800cbc6 <USBH_MSC_SCSI_Read+0xd6>
      error = USBH_MSC_BOT_Process(phost, lun);
 800cbb6:	7afb      	ldrb	r3, [r7, #11]
 800cbb8:	4619      	mov	r1, r3
 800cbba:	68f8      	ldr	r0, [r7, #12]
 800cbbc:	f7ff fb00 	bl	800c1c0 <USBH_MSC_BOT_Process>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	75fb      	strb	r3, [r7, #23]
      break;
 800cbc4:	bf00      	nop
  }

  return error;
 800cbc6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3718      	adds	r7, #24
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b084      	sub	sp, #16
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	60f8      	str	r0, [r7, #12]
 800cbd8:	60b9      	str	r1, [r7, #8]
 800cbda:	4613      	mov	r3, r2
 800cbdc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d10a      	bne.n	800cbfa <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 800cbe4:	481c      	ldr	r0, [pc, #112]	@ (800cc58 <USBH_Init+0x88>)
 800cbe6:	f004 fff7 	bl	8011bd8 <iprintf>
 800cbea:	481c      	ldr	r0, [pc, #112]	@ (800cc5c <USBH_Init+0x8c>)
 800cbec:	f004 fff4 	bl	8011bd8 <iprintf>
 800cbf0:	200a      	movs	r0, #10
 800cbf2:	f005 f803 	bl	8011bfc <putchar>
    return USBH_FAIL;
 800cbf6:	2302      	movs	r3, #2
 800cbf8:	e029      	b.n	800cc4e <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	79fa      	ldrb	r2, [r7, #7]
 800cbfe:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	2200      	movs	r2, #0
 800cc06:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800cc12:	68f8      	ldr	r0, [r7, #12]
 800cc14:	f000 f824 	bl	800cc60 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	2200      	movs	r2, #0
 800cc24:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	2200      	movs	r2, #0
 800cc34:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d003      	beq.n	800cc46 <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	68ba      	ldr	r2, [r7, #8]
 800cc42:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800cc46:	68f8      	ldr	r0, [r7, #12]
 800cc48:	f004 fc2e 	bl	80114a8 <USBH_LL_Init>

  return USBH_OK;
 800cc4c:	2300      	movs	r3, #0
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	3710      	adds	r7, #16
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}
 800cc56:	bf00      	nop
 800cc58:	08012b90 	.word	0x08012b90
 800cc5c:	08012b98 	.word	0x08012b98

0800cc60 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b084      	sub	sp, #16
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800cc68:	2300      	movs	r3, #0
 800cc6a:	60fb      	str	r3, [r7, #12]
 800cc6c:	e009      	b.n	800cc82 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800cc6e:	687a      	ldr	r2, [r7, #4]
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	33e0      	adds	r3, #224	@ 0xe0
 800cc74:	009b      	lsls	r3, r3, #2
 800cc76:	4413      	add	r3, r2
 800cc78:	2200      	movs	r2, #0
 800cc7a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	3301      	adds	r3, #1
 800cc80:	60fb      	str	r3, [r7, #12]
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	2b0f      	cmp	r3, #15
 800cc86:	d9f2      	bls.n	800cc6e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800cc88:	2300      	movs	r3, #0
 800cc8a:	60fb      	str	r3, [r7, #12]
 800cc8c:	e009      	b.n	800cca2 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800cc8e:	687a      	ldr	r2, [r7, #4]
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	4413      	add	r3, r2
 800cc94:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800cc98:	2200      	movs	r2, #0
 800cc9a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	3301      	adds	r3, #1
 800cca0:	60fb      	str	r3, [r7, #12]
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cca8:	d3f1      	bcc.n	800cc8e <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	2200      	movs	r2, #0
 800ccae:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2201      	movs	r2, #1
 800ccba:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2201      	movs	r2, #1
 800ccc8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	2240      	movs	r2, #64	@ 0x40
 800ccce:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	2201      	movs	r2, #1
 800cce2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2200      	movs	r2, #0
 800ccea:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	331c      	adds	r3, #28
 800ccfa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ccfe:	2100      	movs	r1, #0
 800cd00:	4618      	mov	r0, r3
 800cd02:	f005 f8b9 	bl	8011e78 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800cd0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd10:	2100      	movs	r1, #0
 800cd12:	4618      	mov	r0, r3
 800cd14:	f005 f8b0 	bl	8011e78 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800cd1e:	2212      	movs	r2, #18
 800cd20:	2100      	movs	r1, #0
 800cd22:	4618      	mov	r0, r3
 800cd24:	f005 f8a8 	bl	8011e78 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800cd2e:	223e      	movs	r2, #62	@ 0x3e
 800cd30:	2100      	movs	r1, #0
 800cd32:	4618      	mov	r0, r3
 800cd34:	f005 f8a0 	bl	8011e78 <memset>

  return USBH_OK;
 800cd38:	2300      	movs	r3, #0
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3710      	adds	r7, #16
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}
	...

0800cd44 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b084      	sub	sp, #16
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800cd4e:	2300      	movs	r3, #0
 800cd50:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d01f      	beq.n	800cd98 <USBH_RegisterClass+0x54>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d10e      	bne.n	800cd80 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800cd68:	1c59      	adds	r1, r3, #1
 800cd6a:	687a      	ldr	r2, [r7, #4]
 800cd6c:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800cd70:	687a      	ldr	r2, [r7, #4]
 800cd72:	33de      	adds	r3, #222	@ 0xde
 800cd74:	6839      	ldr	r1, [r7, #0]
 800cd76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	73fb      	strb	r3, [r7, #15]
 800cd7e:	e016      	b.n	800cdae <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 800cd80:	480d      	ldr	r0, [pc, #52]	@ (800cdb8 <USBH_RegisterClass+0x74>)
 800cd82:	f004 ff29 	bl	8011bd8 <iprintf>
 800cd86:	480d      	ldr	r0, [pc, #52]	@ (800cdbc <USBH_RegisterClass+0x78>)
 800cd88:	f004 ff26 	bl	8011bd8 <iprintf>
 800cd8c:	200a      	movs	r0, #10
 800cd8e:	f004 ff35 	bl	8011bfc <putchar>
      status = USBH_FAIL;
 800cd92:	2302      	movs	r3, #2
 800cd94:	73fb      	strb	r3, [r7, #15]
 800cd96:	e00a      	b.n	800cdae <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 800cd98:	4807      	ldr	r0, [pc, #28]	@ (800cdb8 <USBH_RegisterClass+0x74>)
 800cd9a:	f004 ff1d 	bl	8011bd8 <iprintf>
 800cd9e:	4808      	ldr	r0, [pc, #32]	@ (800cdc0 <USBH_RegisterClass+0x7c>)
 800cda0:	f004 ff1a 	bl	8011bd8 <iprintf>
 800cda4:	200a      	movs	r0, #10
 800cda6:	f004 ff29 	bl	8011bfc <putchar>
    status = USBH_FAIL;
 800cdaa:	2302      	movs	r3, #2
 800cdac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800cdae:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3710      	adds	r7, #16
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	bd80      	pop	{r7, pc}
 800cdb8:	08012b90 	.word	0x08012b90
 800cdbc:	08012bac 	.word	0x08012bac
 800cdc0:	08012bc8 	.word	0x08012bc8

0800cdc4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b084      	sub	sp, #16
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
 800cdcc:	460b      	mov	r3, r1
 800cdce:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800cdda:	78fa      	ldrb	r2, [r7, #3]
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d23c      	bcs.n	800ce5a <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	78fa      	ldrb	r2, [r7, #3]
 800cde4:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 800cde8:	78fb      	ldrb	r3, [r7, #3]
 800cdea:	4619      	mov	r1, r3
 800cdec:	4823      	ldr	r0, [pc, #140]	@ (800ce7c <USBH_SelectInterface+0xb8>)
 800cdee:	f004 fef3 	bl	8011bd8 <iprintf>
 800cdf2:	200a      	movs	r0, #10
 800cdf4:	f004 ff02 	bl	8011bfc <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 800cdf8:	78fb      	ldrb	r3, [r7, #3]
 800cdfa:	687a      	ldr	r2, [r7, #4]
 800cdfc:	211a      	movs	r1, #26
 800cdfe:	fb01 f303 	mul.w	r3, r1, r3
 800ce02:	4413      	add	r3, r2
 800ce04:	f203 3347 	addw	r3, r3, #839	@ 0x347
 800ce08:	781b      	ldrb	r3, [r3, #0]
 800ce0a:	4619      	mov	r1, r3
 800ce0c:	481c      	ldr	r0, [pc, #112]	@ (800ce80 <USBH_SelectInterface+0xbc>)
 800ce0e:	f004 fee3 	bl	8011bd8 <iprintf>
 800ce12:	200a      	movs	r0, #10
 800ce14:	f004 fef2 	bl	8011bfc <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 800ce18:	78fb      	ldrb	r3, [r7, #3]
 800ce1a:	687a      	ldr	r2, [r7, #4]
 800ce1c:	211a      	movs	r1, #26
 800ce1e:	fb01 f303 	mul.w	r3, r1, r3
 800ce22:	4413      	add	r3, r2
 800ce24:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800ce28:	781b      	ldrb	r3, [r3, #0]
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	4815      	ldr	r0, [pc, #84]	@ (800ce84 <USBH_SelectInterface+0xc0>)
 800ce2e:	f004 fed3 	bl	8011bd8 <iprintf>
 800ce32:	200a      	movs	r0, #10
 800ce34:	f004 fee2 	bl	8011bfc <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 800ce38:	78fb      	ldrb	r3, [r7, #3]
 800ce3a:	687a      	ldr	r2, [r7, #4]
 800ce3c:	211a      	movs	r1, #26
 800ce3e:	fb01 f303 	mul.w	r3, r1, r3
 800ce42:	4413      	add	r3, r2
 800ce44:	f203 3349 	addw	r3, r3, #841	@ 0x349
 800ce48:	781b      	ldrb	r3, [r3, #0]
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	480e      	ldr	r0, [pc, #56]	@ (800ce88 <USBH_SelectInterface+0xc4>)
 800ce4e:	f004 fec3 	bl	8011bd8 <iprintf>
 800ce52:	200a      	movs	r0, #10
 800ce54:	f004 fed2 	bl	8011bfc <putchar>
 800ce58:	e00a      	b.n	800ce70 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 800ce5a:	480c      	ldr	r0, [pc, #48]	@ (800ce8c <USBH_SelectInterface+0xc8>)
 800ce5c:	f004 febc 	bl	8011bd8 <iprintf>
 800ce60:	480b      	ldr	r0, [pc, #44]	@ (800ce90 <USBH_SelectInterface+0xcc>)
 800ce62:	f004 feb9 	bl	8011bd8 <iprintf>
 800ce66:	200a      	movs	r0, #10
 800ce68:	f004 fec8 	bl	8011bfc <putchar>
    status = USBH_FAIL;
 800ce6c:	2302      	movs	r3, #2
 800ce6e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ce70:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce72:	4618      	mov	r0, r3
 800ce74:	3710      	adds	r7, #16
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd80      	pop	{r7, pc}
 800ce7a:	bf00      	nop
 800ce7c:	08012be0 	.word	0x08012be0
 800ce80:	08012c00 	.word	0x08012c00
 800ce84:	08012c10 	.word	0x08012c10
 800ce88:	08012c20 	.word	0x08012c20
 800ce8c:	08012b90 	.word	0x08012b90
 800ce90:	08012c30 	.word	0x08012c30

0800ce94 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b087      	sub	sp, #28
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
 800ce9c:	4608      	mov	r0, r1
 800ce9e:	4611      	mov	r1, r2
 800cea0:	461a      	mov	r2, r3
 800cea2:	4603      	mov	r3, r0
 800cea4:	70fb      	strb	r3, [r7, #3]
 800cea6:	460b      	mov	r3, r1
 800cea8:	70bb      	strb	r3, [r7, #2]
 800ceaa:	4613      	mov	r3, r2
 800ceac:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ceae:	2300      	movs	r3, #0
 800ceb0:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800cebc:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800cebe:	e025      	b.n	800cf0c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800cec0:	7dfb      	ldrb	r3, [r7, #23]
 800cec2:	221a      	movs	r2, #26
 800cec4:	fb02 f303 	mul.w	r3, r2, r3
 800cec8:	3308      	adds	r3, #8
 800ceca:	68fa      	ldr	r2, [r7, #12]
 800cecc:	4413      	add	r3, r2
 800cece:	3302      	adds	r3, #2
 800ced0:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	795b      	ldrb	r3, [r3, #5]
 800ced6:	78fa      	ldrb	r2, [r7, #3]
 800ced8:	429a      	cmp	r2, r3
 800ceda:	d002      	beq.n	800cee2 <USBH_FindInterface+0x4e>
 800cedc:	78fb      	ldrb	r3, [r7, #3]
 800cede:	2bff      	cmp	r3, #255	@ 0xff
 800cee0:	d111      	bne.n	800cf06 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800cee6:	78ba      	ldrb	r2, [r7, #2]
 800cee8:	429a      	cmp	r2, r3
 800ceea:	d002      	beq.n	800cef2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ceec:	78bb      	ldrb	r3, [r7, #2]
 800ceee:	2bff      	cmp	r3, #255	@ 0xff
 800cef0:	d109      	bne.n	800cf06 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800cef6:	787a      	ldrb	r2, [r7, #1]
 800cef8:	429a      	cmp	r2, r3
 800cefa:	d002      	beq.n	800cf02 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800cefc:	787b      	ldrb	r3, [r7, #1]
 800cefe:	2bff      	cmp	r3, #255	@ 0xff
 800cf00:	d101      	bne.n	800cf06 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800cf02:	7dfb      	ldrb	r3, [r7, #23]
 800cf04:	e006      	b.n	800cf14 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800cf06:	7dfb      	ldrb	r3, [r7, #23]
 800cf08:	3301      	adds	r3, #1
 800cf0a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800cf0c:	7dfb      	ldrb	r3, [r7, #23]
 800cf0e:	2b01      	cmp	r3, #1
 800cf10:	d9d6      	bls.n	800cec0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800cf12:	23ff      	movs	r3, #255	@ 0xff
}
 800cf14:	4618      	mov	r0, r3
 800cf16:	371c      	adds	r7, #28
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1e:	4770      	bx	lr

0800cf20 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800cf28:	6878      	ldr	r0, [r7, #4]
 800cf2a:	f004 faf9 	bl	8011520 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800cf2e:	2101      	movs	r1, #1
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f004 fc00 	bl	8011736 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800cf36:	2300      	movs	r3, #0
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3708      	adds	r7, #8
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}

0800cf40 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b088      	sub	sp, #32
 800cf44:	af04      	add	r7, sp, #16
 800cf46:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800cf48:	2302      	movs	r3, #2
 800cf4a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800cf56:	b2db      	uxtb	r3, r3
 800cf58:	2b01      	cmp	r3, #1
 800cf5a:	d102      	bne.n	800cf62 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2203      	movs	r2, #3
 800cf60:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	781b      	ldrb	r3, [r3, #0]
 800cf66:	b2db      	uxtb	r3, r3
 800cf68:	2b0b      	cmp	r3, #11
 800cf6a:	f200 8239 	bhi.w	800d3e0 <USBH_Process+0x4a0>
 800cf6e:	a201      	add	r2, pc, #4	@ (adr r2, 800cf74 <USBH_Process+0x34>)
 800cf70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf74:	0800cfa5 	.word	0x0800cfa5
 800cf78:	0800cfe3 	.word	0x0800cfe3
 800cf7c:	0800d065 	.word	0x0800d065
 800cf80:	0800d36f 	.word	0x0800d36f
 800cf84:	0800d3e1 	.word	0x0800d3e1
 800cf88:	0800d105 	.word	0x0800d105
 800cf8c:	0800d2f1 	.word	0x0800d2f1
 800cf90:	0800d153 	.word	0x0800d153
 800cf94:	0800d173 	.word	0x0800d173
 800cf98:	0800d19d 	.word	0x0800d19d
 800cf9c:	0800d1f9 	.word	0x0800d1f9
 800cfa0:	0800d357 	.word	0x0800d357
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800cfaa:	b2db      	uxtb	r3, r3
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	f000 8219 	beq.w	800d3e4 <USBH_Process+0x4a4>
      {
        USBH_UsrLog("USB Device Connected");
 800cfb2:	48a5      	ldr	r0, [pc, #660]	@ (800d248 <USBH_Process+0x308>)
 800cfb4:	f004 fe10 	bl	8011bd8 <iprintf>
 800cfb8:	200a      	movs	r0, #10
 800cfba:	f004 fe1f 	bl	8011bfc <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	2201      	movs	r2, #1
 800cfc2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800cfc4:	20c8      	movs	r0, #200	@ 0xc8
 800cfc6:	f004 fc33 	bl	8011830 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800cfca:	6878      	ldr	r0, [r7, #4]
 800cfcc:	f004 fb05 	bl	80115da <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2200      	movs	r2, #0
 800cfdc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800cfe0:	e200      	b.n	800d3e4 <USBH_Process+0x4a4>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800cfe8:	b2db      	uxtb	r3, r3
 800cfea:	2b01      	cmp	r3, #1
 800cfec:	d10d      	bne.n	800d00a <USBH_Process+0xca>
      {
        USBH_UsrLog("USB Device Reset Completed");
 800cfee:	4897      	ldr	r0, [pc, #604]	@ (800d24c <USBH_Process+0x30c>)
 800cff0:	f004 fdf2 	bl	8011bd8 <iprintf>
 800cff4:	200a      	movs	r0, #10
 800cff6:	f004 fe01 	bl	8011bfc <putchar>
        phost->device.RstCnt = 0U;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2200      	movs	r2, #0
 800cffe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2202      	movs	r2, #2
 800d006:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800d008:	e1f9      	b.n	800d3fe <USBH_Process+0x4be>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800d010:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d014:	d91a      	bls.n	800d04c <USBH_Process+0x10c>
          phost->device.RstCnt++;
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800d01c:	3301      	adds	r3, #1
 800d01e:	b2da      	uxtb	r2, r3
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800d02c:	2b03      	cmp	r3, #3
 800d02e:	d909      	bls.n	800d044 <USBH_Process+0x104>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 800d030:	4887      	ldr	r0, [pc, #540]	@ (800d250 <USBH_Process+0x310>)
 800d032:	f004 fdd1 	bl	8011bd8 <iprintf>
 800d036:	200a      	movs	r0, #10
 800d038:	f004 fde0 	bl	8011bfc <putchar>
            phost->gState = HOST_ABORT_STATE;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	220d      	movs	r2, #13
 800d040:	701a      	strb	r2, [r3, #0]
      break;
 800d042:	e1dc      	b.n	800d3fe <USBH_Process+0x4be>
            phost->gState = HOST_IDLE;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2200      	movs	r2, #0
 800d048:	701a      	strb	r2, [r3, #0]
      break;
 800d04a:	e1d8      	b.n	800d3fe <USBH_Process+0x4be>
          phost->Timeout += 10U;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800d052:	f103 020a 	add.w	r2, r3, #10
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800d05c:	200a      	movs	r0, #10
 800d05e:	f004 fbe7 	bl	8011830 <USBH_Delay>
      break;
 800d062:	e1cc      	b.n	800d3fe <USBH_Process+0x4be>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d005      	beq.n	800d07a <USBH_Process+0x13a>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d074:	2104      	movs	r1, #4
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800d07a:	2064      	movs	r0, #100	@ 0x64
 800d07c:	f004 fbd8 	bl	8011830 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800d080:	6878      	ldr	r0, [r7, #4]
 800d082:	f004 fa83 	bl	801158c <USBH_LL_GetSpeed>
 800d086:	4603      	mov	r3, r0
 800d088:	461a      	mov	r2, r3
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2205      	movs	r2, #5
 800d094:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800d096:	2100      	movs	r1, #0
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	f001 fc06 	bl	800e8aa <USBH_AllocPipe>
 800d09e:	4603      	mov	r3, r0
 800d0a0:	461a      	mov	r2, r3
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800d0a6:	2180      	movs	r1, #128	@ 0x80
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f001 fbfe 	bl	800e8aa <USBH_AllocPipe>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	461a      	mov	r2, r3
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	7919      	ldrb	r1, [r3, #4]
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d0c6:	687a      	ldr	r2, [r7, #4]
 800d0c8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d0ca:	9202      	str	r2, [sp, #8]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	9201      	str	r2, [sp, #4]
 800d0d0:	9300      	str	r3, [sp, #0]
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	2280      	movs	r2, #128	@ 0x80
 800d0d6:	6878      	ldr	r0, [r7, #4]
 800d0d8:	f001 fbb8 	bl	800e84c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	7959      	ldrb	r1, [r3, #5]
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d0ec:	687a      	ldr	r2, [r7, #4]
 800d0ee:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d0f0:	9202      	str	r2, [sp, #8]
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	9201      	str	r2, [sp, #4]
 800d0f6:	9300      	str	r3, [sp, #0]
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f001 fba5 	bl	800e84c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800d102:	e17c      	b.n	800d3fe <USBH_Process+0x4be>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800d104:	6878      	ldr	r0, [r7, #4]
 800d106:	f000 f98d 	bl	800d424 <USBH_HandleEnum>
 800d10a:	4603      	mov	r3, r0
 800d10c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800d10e:	7bbb      	ldrb	r3, [r7, #14]
 800d110:	b2db      	uxtb	r3, r3
 800d112:	2b00      	cmp	r3, #0
 800d114:	f040 8168 	bne.w	800d3e8 <USBH_Process+0x4a8>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 800d118:	484e      	ldr	r0, [pc, #312]	@ (800d254 <USBH_Process+0x314>)
 800d11a:	f004 fd5d 	bl	8011bd8 <iprintf>
 800d11e:	200a      	movs	r0, #10
 800d120:	f004 fd6c 	bl	8011bfc <putchar>

        phost->device.current_interface = 0U;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2200      	movs	r2, #0
 800d128:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800d132:	2b01      	cmp	r3, #1
 800d134:	d109      	bne.n	800d14a <USBH_Process+0x20a>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 800d136:	4848      	ldr	r0, [pc, #288]	@ (800d258 <USBH_Process+0x318>)
 800d138:	f004 fd4e 	bl	8011bd8 <iprintf>
 800d13c:	200a      	movs	r0, #10
 800d13e:	f004 fd5d 	bl	8011bfc <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2208      	movs	r2, #8
 800d146:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800d148:	e14e      	b.n	800d3e8 <USBH_Process+0x4a8>
          phost->gState = HOST_INPUT;
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	2207      	movs	r2, #7
 800d14e:	701a      	strb	r2, [r3, #0]
      break;
 800d150:	e14a      	b.n	800d3e8 <USBH_Process+0x4a8>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d158:	2b00      	cmp	r3, #0
 800d15a:	f000 8147 	beq.w	800d3ec <USBH_Process+0x4ac>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d164:	2101      	movs	r1, #1
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	2208      	movs	r2, #8
 800d16e:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800d170:	e13c      	b.n	800d3ec <USBH_Process+0x4ac>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800d178:	4619      	mov	r1, r3
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f000 fd8b 	bl	800dc96 <USBH_SetCfg>
 800d180:	4603      	mov	r3, r0
 800d182:	2b00      	cmp	r3, #0
 800d184:	f040 8134 	bne.w	800d3f0 <USBH_Process+0x4b0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2209      	movs	r2, #9
 800d18c:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 800d18e:	4833      	ldr	r0, [pc, #204]	@ (800d25c <USBH_Process+0x31c>)
 800d190:	f004 fd22 	bl	8011bd8 <iprintf>
 800d194:	200a      	movs	r0, #10
 800d196:	f004 fd31 	bl	8011bfc <putchar>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800d19a:	e129      	b.n	800d3f0 <USBH_Process+0x4b0>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800d1a2:	f003 0320 	and.w	r3, r3, #32
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d022      	beq.n	800d1f0 <USBH_Process+0x2b0>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800d1aa:	2101      	movs	r1, #1
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	f000 fd95 	bl	800dcdc <USBH_SetFeature>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800d1b6:	7bbb      	ldrb	r3, [r7, #14]
 800d1b8:	b2db      	uxtb	r3, r3
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d109      	bne.n	800d1d2 <USBH_Process+0x292>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 800d1be:	4828      	ldr	r0, [pc, #160]	@ (800d260 <USBH_Process+0x320>)
 800d1c0:	f004 fd0a 	bl	8011bd8 <iprintf>
 800d1c4:	200a      	movs	r0, #10
 800d1c6:	f004 fd19 	bl	8011bfc <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	220a      	movs	r2, #10
 800d1ce:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800d1d0:	e110      	b.n	800d3f4 <USBH_Process+0x4b4>
        else if (status == USBH_NOT_SUPPORTED)
 800d1d2:	7bbb      	ldrb	r3, [r7, #14]
 800d1d4:	b2db      	uxtb	r3, r3
 800d1d6:	2b03      	cmp	r3, #3
 800d1d8:	f040 810c 	bne.w	800d3f4 <USBH_Process+0x4b4>
          USBH_UsrLog("Remote wakeup not supported by the device");
 800d1dc:	4821      	ldr	r0, [pc, #132]	@ (800d264 <USBH_Process+0x324>)
 800d1de:	f004 fcfb 	bl	8011bd8 <iprintf>
 800d1e2:	200a      	movs	r0, #10
 800d1e4:	f004 fd0a 	bl	8011bfc <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	220a      	movs	r2, #10
 800d1ec:	701a      	strb	r2, [r3, #0]
      break;
 800d1ee:	e101      	b.n	800d3f4 <USBH_Process+0x4b4>
        phost->gState = HOST_CHECK_CLASS;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	220a      	movs	r2, #10
 800d1f4:	701a      	strb	r2, [r3, #0]
      break;
 800d1f6:	e0fd      	b.n	800d3f4 <USBH_Process+0x4b4>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d106      	bne.n	800d210 <USBH_Process+0x2d0>
      {
        USBH_UsrLog("No Class has been registered.");
 800d202:	4819      	ldr	r0, [pc, #100]	@ (800d268 <USBH_Process+0x328>)
 800d204:	f004 fce8 	bl	8011bd8 <iprintf>
 800d208:	200a      	movs	r0, #10
 800d20a:	f004 fcf7 	bl	8011bfc <putchar>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800d20e:	e0f6      	b.n	800d3fe <USBH_Process+0x4be>
        phost->pActiveClass = NULL;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	2200      	movs	r2, #0
 800d214:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d218:	2300      	movs	r3, #0
 800d21a:	73fb      	strb	r3, [r7, #15]
 800d21c:	e029      	b.n	800d272 <USBH_Process+0x332>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800d21e:	7bfa      	ldrb	r2, [r7, #15]
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	32de      	adds	r2, #222	@ 0xde
 800d224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d228:	791a      	ldrb	r2, [r3, #4]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800d230:	429a      	cmp	r2, r3
 800d232:	d11b      	bne.n	800d26c <USBH_Process+0x32c>
            phost->pActiveClass = phost->pClass[idx];
 800d234:	7bfa      	ldrb	r2, [r7, #15]
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	32de      	adds	r2, #222	@ 0xde
 800d23a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800d244:	e018      	b.n	800d278 <USBH_Process+0x338>
 800d246:	bf00      	nop
 800d248:	08012c50 	.word	0x08012c50
 800d24c:	08012c68 	.word	0x08012c68
 800d250:	08012c84 	.word	0x08012c84
 800d254:	08012cb0 	.word	0x08012cb0
 800d258:	08012cc4 	.word	0x08012cc4
 800d25c:	08012cec 	.word	0x08012cec
 800d260:	08012d08 	.word	0x08012d08
 800d264:	08012d28 	.word	0x08012d28
 800d268:	08012d54 	.word	0x08012d54
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d26c:	7bfb      	ldrb	r3, [r7, #15]
 800d26e:	3301      	adds	r3, #1
 800d270:	73fb      	strb	r3, [r7, #15]
 800d272:	7bfb      	ldrb	r3, [r7, #15]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d0d2      	beq.n	800d21e <USBH_Process+0x2de>
        if (phost->pActiveClass != NULL)
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d02c      	beq.n	800d2dc <USBH_Process+0x39c>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d288:	689b      	ldr	r3, [r3, #8]
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	4798      	blx	r3
 800d28e:	4603      	mov	r3, r0
 800d290:	2b00      	cmp	r3, #0
 800d292:	d114      	bne.n	800d2be <USBH_Process+0x37e>
            phost->gState = HOST_CLASS_REQUEST;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2206      	movs	r2, #6
 800d298:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	4619      	mov	r1, r3
 800d2a4:	4858      	ldr	r0, [pc, #352]	@ (800d408 <USBH_Process+0x4c8>)
 800d2a6:	f004 fc97 	bl	8011bd8 <iprintf>
 800d2aa:	200a      	movs	r0, #10
 800d2ac:	f004 fca6 	bl	8011bfc <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d2b6:	2103      	movs	r1, #3
 800d2b8:	6878      	ldr	r0, [r7, #4]
 800d2ba:	4798      	blx	r3
      break;
 800d2bc:	e09f      	b.n	800d3fe <USBH_Process+0x4be>
            phost->gState = HOST_ABORT_STATE;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	220d      	movs	r2, #13
 800d2c2:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	4619      	mov	r1, r3
 800d2ce:	484f      	ldr	r0, [pc, #316]	@ (800d40c <USBH_Process+0x4cc>)
 800d2d0:	f004 fc82 	bl	8011bd8 <iprintf>
 800d2d4:	200a      	movs	r0, #10
 800d2d6:	f004 fc91 	bl	8011bfc <putchar>
      break;
 800d2da:	e090      	b.n	800d3fe <USBH_Process+0x4be>
          phost->gState = HOST_ABORT_STATE;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	220d      	movs	r2, #13
 800d2e0:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 800d2e2:	484b      	ldr	r0, [pc, #300]	@ (800d410 <USBH_Process+0x4d0>)
 800d2e4:	f004 fc78 	bl	8011bd8 <iprintf>
 800d2e8:	200a      	movs	r0, #10
 800d2ea:	f004 fc87 	bl	8011bfc <putchar>
      break;
 800d2ee:	e086      	b.n	800d3fe <USBH_Process+0x4be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d020      	beq.n	800d33c <USBH_Process+0x3fc>
      {
        status = phost->pActiveClass->Requests(phost);
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d300:	691b      	ldr	r3, [r3, #16]
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	4798      	blx	r3
 800d306:	4603      	mov	r3, r0
 800d308:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800d30a:	7bbb      	ldrb	r3, [r7, #14]
 800d30c:	b2db      	uxtb	r3, r3
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d103      	bne.n	800d31a <USBH_Process+0x3da>
        {
          phost->gState = HOST_CLASS;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	220b      	movs	r2, #11
 800d316:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800d318:	e06e      	b.n	800d3f8 <USBH_Process+0x4b8>
        else if (status == USBH_FAIL)
 800d31a:	7bbb      	ldrb	r3, [r7, #14]
 800d31c:	b2db      	uxtb	r3, r3
 800d31e:	2b02      	cmp	r3, #2
 800d320:	d16a      	bne.n	800d3f8 <USBH_Process+0x4b8>
          phost->gState = HOST_ABORT_STATE;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	220d      	movs	r2, #13
 800d326:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 800d328:	483a      	ldr	r0, [pc, #232]	@ (800d414 <USBH_Process+0x4d4>)
 800d32a:	f004 fc55 	bl	8011bd8 <iprintf>
 800d32e:	483a      	ldr	r0, [pc, #232]	@ (800d418 <USBH_Process+0x4d8>)
 800d330:	f004 fc52 	bl	8011bd8 <iprintf>
 800d334:	200a      	movs	r0, #10
 800d336:	f004 fc61 	bl	8011bfc <putchar>
      break;
 800d33a:	e05d      	b.n	800d3f8 <USBH_Process+0x4b8>
        phost->gState = HOST_ABORT_STATE;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	220d      	movs	r2, #13
 800d340:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 800d342:	4834      	ldr	r0, [pc, #208]	@ (800d414 <USBH_Process+0x4d4>)
 800d344:	f004 fc48 	bl	8011bd8 <iprintf>
 800d348:	4834      	ldr	r0, [pc, #208]	@ (800d41c <USBH_Process+0x4dc>)
 800d34a:	f004 fc45 	bl	8011bd8 <iprintf>
 800d34e:	200a      	movs	r0, #10
 800d350:	f004 fc54 	bl	8011bfc <putchar>
      break;
 800d354:	e050      	b.n	800d3f8 <USBH_Process+0x4b8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d04d      	beq.n	800d3fc <USBH_Process+0x4bc>
      {
        phost->pActiveClass->BgndProcess(phost);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d366:	695b      	ldr	r3, [r3, #20]
 800d368:	6878      	ldr	r0, [r7, #4]
 800d36a:	4798      	blx	r3
      }
      break;
 800d36c:	e046      	b.n	800d3fc <USBH_Process+0x4bc>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	2200      	movs	r2, #0
 800d372:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800d376:	6878      	ldr	r0, [r7, #4]
 800d378:	f7ff fc72 	bl	800cc60 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d382:	2b00      	cmp	r3, #0
 800d384:	d009      	beq.n	800d39a <USBH_Process+0x45a>
      {
        phost->pActiveClass->DeInit(phost);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d38c:	68db      	ldr	r3, [r3, #12]
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	2200      	movs	r2, #0
 800d396:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d005      	beq.n	800d3b0 <USBH_Process+0x470>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d3aa:	2105      	movs	r1, #5
 800d3ac:	6878      	ldr	r0, [r7, #4]
 800d3ae:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 800d3b0:	481b      	ldr	r0, [pc, #108]	@ (800d420 <USBH_Process+0x4e0>)
 800d3b2:	f004 fc11 	bl	8011bd8 <iprintf>
 800d3b6:	200a      	movs	r0, #10
 800d3b8:	f004 fc20 	bl	8011bfc <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800d3c2:	b2db      	uxtb	r3, r3
 800d3c4:	2b01      	cmp	r3, #1
 800d3c6:	d107      	bne.n	800d3d8 <USBH_Process+0x498>
      {
        phost->device.is_ReEnumerated = 0U;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f7ff fda5 	bl	800cf20 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800d3d6:	e012      	b.n	800d3fe <USBH_Process+0x4be>
        (void)USBH_LL_Start(phost);
 800d3d8:	6878      	ldr	r0, [r7, #4]
 800d3da:	f004 f8a1 	bl	8011520 <USBH_LL_Start>
      break;
 800d3de:	e00e      	b.n	800d3fe <USBH_Process+0x4be>

    case HOST_ABORT_STATE:
    default :
      break;
 800d3e0:	bf00      	nop
 800d3e2:	e00c      	b.n	800d3fe <USBH_Process+0x4be>
      break;
 800d3e4:	bf00      	nop
 800d3e6:	e00a      	b.n	800d3fe <USBH_Process+0x4be>
      break;
 800d3e8:	bf00      	nop
 800d3ea:	e008      	b.n	800d3fe <USBH_Process+0x4be>
    break;
 800d3ec:	bf00      	nop
 800d3ee:	e006      	b.n	800d3fe <USBH_Process+0x4be>
      break;
 800d3f0:	bf00      	nop
 800d3f2:	e004      	b.n	800d3fe <USBH_Process+0x4be>
      break;
 800d3f4:	bf00      	nop
 800d3f6:	e002      	b.n	800d3fe <USBH_Process+0x4be>
      break;
 800d3f8:	bf00      	nop
 800d3fa:	e000      	b.n	800d3fe <USBH_Process+0x4be>
      break;
 800d3fc:	bf00      	nop
  }
  return USBH_OK;
 800d3fe:	2300      	movs	r3, #0
}
 800d400:	4618      	mov	r0, r3
 800d402:	3710      	adds	r7, #16
 800d404:	46bd      	mov	sp, r7
 800d406:	bd80      	pop	{r7, pc}
 800d408:	08012d74 	.word	0x08012d74
 800d40c:	08012d88 	.word	0x08012d88
 800d410:	08012da8 	.word	0x08012da8
 800d414:	08012b90 	.word	0x08012b90
 800d418:	08012dd0 	.word	0x08012dd0
 800d41c:	08012df8 	.word	0x08012df8
 800d420:	08012e10 	.word	0x08012e10

0800d424 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b088      	sub	sp, #32
 800d428:	af04      	add	r7, sp, #16
 800d42a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800d42c:	2301      	movs	r3, #1
 800d42e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800d430:	2301      	movs	r3, #1
 800d432:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	785b      	ldrb	r3, [r3, #1]
 800d438:	2b07      	cmp	r3, #7
 800d43a:	f200 827b 	bhi.w	800d934 <USBH_HandleEnum+0x510>
 800d43e:	a201      	add	r2, pc, #4	@ (adr r2, 800d444 <USBH_HandleEnum+0x20>)
 800d440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d444:	0800d465 	.word	0x0800d465
 800d448:	0800d53d 	.word	0x0800d53d
 800d44c:	0800d5ed 	.word	0x0800d5ed
 800d450:	0800d6a9 	.word	0x0800d6a9
 800d454:	0800d731 	.word	0x0800d731
 800d458:	0800d7e3 	.word	0x0800d7e3
 800d45c:	0800d857 	.word	0x0800d857
 800d460:	0800d8c9 	.word	0x0800d8c9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800d464:	2108      	movs	r1, #8
 800d466:	6878      	ldr	r0, [r7, #4]
 800d468:	f000 fb08 	bl	800da7c <USBH_Get_DevDesc>
 800d46c:	4603      	mov	r3, r0
 800d46e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d470:	7bbb      	ldrb	r3, [r7, #14]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d12e      	bne.n	800d4d4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	2201      	movs	r2, #1
 800d484:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	7919      	ldrb	r1, [r3, #4]
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800d496:	687a      	ldr	r2, [r7, #4]
 800d498:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800d49a:	9202      	str	r2, [sp, #8]
 800d49c:	2200      	movs	r2, #0
 800d49e:	9201      	str	r2, [sp, #4]
 800d4a0:	9300      	str	r3, [sp, #0]
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	2280      	movs	r2, #128	@ 0x80
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f001 f9d0 	bl	800e84c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	7959      	ldrb	r1, [r3, #5]
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800d4bc:	687a      	ldr	r2, [r7, #4]
 800d4be:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d4c0:	9202      	str	r2, [sp, #8]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	9201      	str	r2, [sp, #4]
 800d4c6:	9300      	str	r3, [sp, #0]
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	6878      	ldr	r0, [r7, #4]
 800d4ce:	f001 f9bd 	bl	800e84c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800d4d2:	e231      	b.n	800d938 <USBH_HandleEnum+0x514>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d4d4:	7bbb      	ldrb	r3, [r7, #14]
 800d4d6:	2b03      	cmp	r3, #3
 800d4d8:	f040 822e 	bne.w	800d938 <USBH_HandleEnum+0x514>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 800d4dc:	48ae      	ldr	r0, [pc, #696]	@ (800d798 <USBH_HandleEnum+0x374>)
 800d4de:	f004 fb7b 	bl	8011bd8 <iprintf>
 800d4e2:	48ae      	ldr	r0, [pc, #696]	@ (800d79c <USBH_HandleEnum+0x378>)
 800d4e4:	f004 fb78 	bl	8011bd8 <iprintf>
 800d4e8:	200a      	movs	r0, #10
 800d4ea:	f004 fb87 	bl	8011bfc <putchar>
        phost->device.EnumCnt++;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800d4f4:	3301      	adds	r3, #1
 800d4f6:	b2da      	uxtb	r2, r3
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800d504:	2b03      	cmp	r3, #3
 800d506:	d909      	bls.n	800d51c <USBH_HandleEnum+0xf8>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d508:	48a5      	ldr	r0, [pc, #660]	@ (800d7a0 <USBH_HandleEnum+0x37c>)
 800d50a:	f004 fb65 	bl	8011bd8 <iprintf>
 800d50e:	200a      	movs	r0, #10
 800d510:	f004 fb74 	bl	8011bfc <putchar>
          phost->gState = HOST_ABORT_STATE;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	220d      	movs	r2, #13
 800d518:	701a      	strb	r2, [r3, #0]
      break;
 800d51a:	e20d      	b.n	800d938 <USBH_HandleEnum+0x514>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	795b      	ldrb	r3, [r3, #5]
 800d520:	4619      	mov	r1, r3
 800d522:	6878      	ldr	r0, [r7, #4]
 800d524:	f001 f9e2 	bl	800e8ec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	791b      	ldrb	r3, [r3, #4]
 800d52c:	4619      	mov	r1, r3
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f001 f9dc 	bl	800e8ec <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2200      	movs	r2, #0
 800d538:	701a      	strb	r2, [r3, #0]
      break;
 800d53a:	e1fd      	b.n	800d938 <USBH_HandleEnum+0x514>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800d53c:	2112      	movs	r1, #18
 800d53e:	6878      	ldr	r0, [r7, #4]
 800d540:	f000 fa9c 	bl	800da7c <USBH_Get_DevDesc>
 800d544:	4603      	mov	r3, r0
 800d546:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d548:	7bbb      	ldrb	r3, [r7, #14]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d117      	bne.n	800d57e <USBH_HandleEnum+0x15a>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	f8b3 3330 	ldrh.w	r3, [r3, #816]	@ 0x330
 800d554:	4619      	mov	r1, r3
 800d556:	4893      	ldr	r0, [pc, #588]	@ (800d7a4 <USBH_HandleEnum+0x380>)
 800d558:	f004 fb3e 	bl	8011bd8 <iprintf>
 800d55c:	200a      	movs	r0, #10
 800d55e:	f004 fb4d 	bl	8011bfc <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f8b3 332e 	ldrh.w	r3, [r3, #814]	@ 0x32e
 800d568:	4619      	mov	r1, r3
 800d56a:	488f      	ldr	r0, [pc, #572]	@ (800d7a8 <USBH_HandleEnum+0x384>)
 800d56c:	f004 fb34 	bl	8011bd8 <iprintf>
 800d570:	200a      	movs	r0, #10
 800d572:	f004 fb43 	bl	8011bfc <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2202      	movs	r2, #2
 800d57a:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d57c:	e1de      	b.n	800d93c <USBH_HandleEnum+0x518>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d57e:	7bbb      	ldrb	r3, [r7, #14]
 800d580:	2b03      	cmp	r3, #3
 800d582:	f040 81db 	bne.w	800d93c <USBH_HandleEnum+0x518>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 800d586:	4884      	ldr	r0, [pc, #528]	@ (800d798 <USBH_HandleEnum+0x374>)
 800d588:	f004 fb26 	bl	8011bd8 <iprintf>
 800d58c:	4887      	ldr	r0, [pc, #540]	@ (800d7ac <USBH_HandleEnum+0x388>)
 800d58e:	f004 fb23 	bl	8011bd8 <iprintf>
 800d592:	200a      	movs	r0, #10
 800d594:	f004 fb32 	bl	8011bfc <putchar>
        phost->device.EnumCnt++;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800d59e:	3301      	adds	r3, #1
 800d5a0:	b2da      	uxtb	r2, r3
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800d5ae:	2b03      	cmp	r3, #3
 800d5b0:	d909      	bls.n	800d5c6 <USBH_HandleEnum+0x1a2>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d5b2:	487b      	ldr	r0, [pc, #492]	@ (800d7a0 <USBH_HandleEnum+0x37c>)
 800d5b4:	f004 fb10 	bl	8011bd8 <iprintf>
 800d5b8:	200a      	movs	r0, #10
 800d5ba:	f004 fb1f 	bl	8011bfc <putchar>
          phost->gState = HOST_ABORT_STATE;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	220d      	movs	r2, #13
 800d5c2:	701a      	strb	r2, [r3, #0]
      break;
 800d5c4:	e1ba      	b.n	800d93c <USBH_HandleEnum+0x518>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	795b      	ldrb	r3, [r3, #5]
 800d5ca:	4619      	mov	r1, r3
 800d5cc:	6878      	ldr	r0, [r7, #4]
 800d5ce:	f001 f98d 	bl	800e8ec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	791b      	ldrb	r3, [r3, #4]
 800d5d6:	4619      	mov	r1, r3
 800d5d8:	6878      	ldr	r0, [r7, #4]
 800d5da:	f001 f987 	bl	800e8ec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	701a      	strb	r2, [r3, #0]
      break;
 800d5ea:	e1a7      	b.n	800d93c <USBH_HandleEnum+0x518>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800d5ec:	2101      	movs	r1, #1
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f000 fb2d 	bl	800dc4e <USBH_SetAddress>
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d5f8:	7bbb      	ldrb	r3, [r7, #14]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d13a      	bne.n	800d674 <USBH_HandleEnum+0x250>
      {
        USBH_Delay(2U);
 800d5fe:	2002      	movs	r0, #2
 800d600:	f004 f916 	bl	8011830 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2201      	movs	r2, #1
 800d608:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f893 331c 	ldrb.w	r3, [r3, #796]	@ 0x31c
 800d612:	4619      	mov	r1, r3
 800d614:	4866      	ldr	r0, [pc, #408]	@ (800d7b0 <USBH_HandleEnum+0x38c>)
 800d616:	f004 fadf 	bl	8011bd8 <iprintf>
 800d61a:	200a      	movs	r0, #10
 800d61c:	f004 faee 	bl	8011bfc <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2203      	movs	r2, #3
 800d624:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	7919      	ldrb	r1, [r3, #4]
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800d636:	687a      	ldr	r2, [r7, #4]
 800d638:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800d63a:	9202      	str	r2, [sp, #8]
 800d63c:	2200      	movs	r2, #0
 800d63e:	9201      	str	r2, [sp, #4]
 800d640:	9300      	str	r3, [sp, #0]
 800d642:	4603      	mov	r3, r0
 800d644:	2280      	movs	r2, #128	@ 0x80
 800d646:	6878      	ldr	r0, [r7, #4]
 800d648:	f001 f900 	bl	800e84c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	7959      	ldrb	r1, [r3, #5]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800d65c:	687a      	ldr	r2, [r7, #4]
 800d65e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d660:	9202      	str	r2, [sp, #8]
 800d662:	2200      	movs	r2, #0
 800d664:	9201      	str	r2, [sp, #4]
 800d666:	9300      	str	r3, [sp, #0]
 800d668:	4603      	mov	r3, r0
 800d66a:	2200      	movs	r2, #0
 800d66c:	6878      	ldr	r0, [r7, #4]
 800d66e:	f001 f8ed 	bl	800e84c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800d672:	e165      	b.n	800d940 <USBH_HandleEnum+0x51c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d674:	7bbb      	ldrb	r3, [r7, #14]
 800d676:	2b03      	cmp	r3, #3
 800d678:	f040 8162 	bne.w	800d940 <USBH_HandleEnum+0x51c>
        USBH_ErrLog("Control error: Device Set Address request failed");
 800d67c:	4846      	ldr	r0, [pc, #280]	@ (800d798 <USBH_HandleEnum+0x374>)
 800d67e:	f004 faab 	bl	8011bd8 <iprintf>
 800d682:	484c      	ldr	r0, [pc, #304]	@ (800d7b4 <USBH_HandleEnum+0x390>)
 800d684:	f004 faa8 	bl	8011bd8 <iprintf>
 800d688:	200a      	movs	r0, #10
 800d68a:	f004 fab7 	bl	8011bfc <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d68e:	4844      	ldr	r0, [pc, #272]	@ (800d7a0 <USBH_HandleEnum+0x37c>)
 800d690:	f004 faa2 	bl	8011bd8 <iprintf>
 800d694:	200a      	movs	r0, #10
 800d696:	f004 fab1 	bl	8011bfc <putchar>
        phost->gState = HOST_ABORT_STATE;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	220d      	movs	r2, #13
 800d69e:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	705a      	strb	r2, [r3, #1]
      break;
 800d6a6:	e14b      	b.n	800d940 <USBH_HandleEnum+0x51c>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800d6a8:	2109      	movs	r1, #9
 800d6aa:	6878      	ldr	r0, [r7, #4]
 800d6ac:	f000 fa20 	bl	800daf0 <USBH_Get_CfgDesc>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d6b4:	7bbb      	ldrb	r3, [r7, #14]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d103      	bne.n	800d6c2 <USBH_HandleEnum+0x29e>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	2204      	movs	r2, #4
 800d6be:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d6c0:	e140      	b.n	800d944 <USBH_HandleEnum+0x520>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d6c2:	7bbb      	ldrb	r3, [r7, #14]
 800d6c4:	2b03      	cmp	r3, #3
 800d6c6:	f040 813d 	bne.w	800d944 <USBH_HandleEnum+0x520>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800d6ca:	4833      	ldr	r0, [pc, #204]	@ (800d798 <USBH_HandleEnum+0x374>)
 800d6cc:	f004 fa84 	bl	8011bd8 <iprintf>
 800d6d0:	4839      	ldr	r0, [pc, #228]	@ (800d7b8 <USBH_HandleEnum+0x394>)
 800d6d2:	f004 fa81 	bl	8011bd8 <iprintf>
 800d6d6:	200a      	movs	r0, #10
 800d6d8:	f004 fa90 	bl	8011bfc <putchar>
        phost->device.EnumCnt++;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800d6e2:	3301      	adds	r3, #1
 800d6e4:	b2da      	uxtb	r2, r3
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800d6f2:	2b03      	cmp	r3, #3
 800d6f4:	d909      	bls.n	800d70a <USBH_HandleEnum+0x2e6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d6f6:	482a      	ldr	r0, [pc, #168]	@ (800d7a0 <USBH_HandleEnum+0x37c>)
 800d6f8:	f004 fa6e 	bl	8011bd8 <iprintf>
 800d6fc:	200a      	movs	r0, #10
 800d6fe:	f004 fa7d 	bl	8011bfc <putchar>
          phost->gState = HOST_ABORT_STATE;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	220d      	movs	r2, #13
 800d706:	701a      	strb	r2, [r3, #0]
      break;
 800d708:	e11c      	b.n	800d944 <USBH_HandleEnum+0x520>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	795b      	ldrb	r3, [r3, #5]
 800d70e:	4619      	mov	r1, r3
 800d710:	6878      	ldr	r0, [r7, #4]
 800d712:	f001 f8eb 	bl	800e8ec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	791b      	ldrb	r3, [r3, #4]
 800d71a:	4619      	mov	r1, r3
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	f001 f8e5 	bl	800e8ec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	2200      	movs	r2, #0
 800d726:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	2200      	movs	r2, #0
 800d72c:	701a      	strb	r2, [r3, #0]
      break;
 800d72e:	e109      	b.n	800d944 <USBH_HandleEnum+0x520>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800d736:	4619      	mov	r1, r3
 800d738:	6878      	ldr	r0, [r7, #4]
 800d73a:	f000 f9d9 	bl	800daf0 <USBH_Get_CfgDesc>
 800d73e:	4603      	mov	r3, r0
 800d740:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d742:	7bbb      	ldrb	r3, [r7, #14]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d103      	bne.n	800d750 <USBH_HandleEnum+0x32c>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2205      	movs	r2, #5
 800d74c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d74e:	e0fb      	b.n	800d948 <USBH_HandleEnum+0x524>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d750:	7bbb      	ldrb	r3, [r7, #14]
 800d752:	2b03      	cmp	r3, #3
 800d754:	f040 80f8 	bne.w	800d948 <USBH_HandleEnum+0x524>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800d758:	480f      	ldr	r0, [pc, #60]	@ (800d798 <USBH_HandleEnum+0x374>)
 800d75a:	f004 fa3d 	bl	8011bd8 <iprintf>
 800d75e:	4816      	ldr	r0, [pc, #88]	@ (800d7b8 <USBH_HandleEnum+0x394>)
 800d760:	f004 fa3a 	bl	8011bd8 <iprintf>
 800d764:	200a      	movs	r0, #10
 800d766:	f004 fa49 	bl	8011bfc <putchar>
        phost->device.EnumCnt++;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800d770:	3301      	adds	r3, #1
 800d772:	b2da      	uxtb	r2, r3
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800d780:	2b03      	cmp	r3, #3
 800d782:	d91b      	bls.n	800d7bc <USBH_HandleEnum+0x398>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d784:	4806      	ldr	r0, [pc, #24]	@ (800d7a0 <USBH_HandleEnum+0x37c>)
 800d786:	f004 fa27 	bl	8011bd8 <iprintf>
 800d78a:	200a      	movs	r0, #10
 800d78c:	f004 fa36 	bl	8011bfc <putchar>
          phost->gState = HOST_ABORT_STATE;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	220d      	movs	r2, #13
 800d794:	701a      	strb	r2, [r3, #0]
      break;
 800d796:	e0d7      	b.n	800d948 <USBH_HandleEnum+0x524>
 800d798:	08012b90 	.word	0x08012b90
 800d79c:	08012e28 	.word	0x08012e28
 800d7a0:	08012e5c 	.word	0x08012e5c
 800d7a4:	08012e9c 	.word	0x08012e9c
 800d7a8:	08012ea8 	.word	0x08012ea8
 800d7ac:	08012eb4 	.word	0x08012eb4
 800d7b0:	08012ef0 	.word	0x08012ef0
 800d7b4:	08012f08 	.word	0x08012f08
 800d7b8:	08012f3c 	.word	0x08012f3c
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	795b      	ldrb	r3, [r3, #5]
 800d7c0:	4619      	mov	r1, r3
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	f001 f892 	bl	800e8ec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	791b      	ldrb	r3, [r3, #4]
 800d7cc:	4619      	mov	r1, r3
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f001 f88c 	bl	800e8ec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	701a      	strb	r2, [r3, #0]
      break;
 800d7e0:	e0b2      	b.n	800d948 <USBH_HandleEnum+0x524>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d02a      	beq.n	800d842 <USBH_HandleEnum+0x41e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800d7f8:	23ff      	movs	r3, #255	@ 0xff
 800d7fa:	6878      	ldr	r0, [r7, #4]
 800d7fc:	f000 f9b0 	bl	800db60 <USBH_Get_StringDesc>
 800d800:	4603      	mov	r3, r0
 800d802:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d804:	7bbb      	ldrb	r3, [r7, #14]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d10d      	bne.n	800d826 <USBH_HandleEnum+0x402>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800d810:	4619      	mov	r1, r3
 800d812:	4853      	ldr	r0, [pc, #332]	@ (800d960 <USBH_HandleEnum+0x53c>)
 800d814:	f004 f9e0 	bl	8011bd8 <iprintf>
 800d818:	200a      	movs	r0, #10
 800d81a:	f004 f9ef 	bl	8011bfc <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	2206      	movs	r2, #6
 800d822:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800d824:	e092      	b.n	800d94c <USBH_HandleEnum+0x528>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d826:	7bbb      	ldrb	r3, [r7, #14]
 800d828:	2b03      	cmp	r3, #3
 800d82a:	f040 808f 	bne.w	800d94c <USBH_HandleEnum+0x528>
          USBH_UsrLog("Manufacturer : N/A");
 800d82e:	484d      	ldr	r0, [pc, #308]	@ (800d964 <USBH_HandleEnum+0x540>)
 800d830:	f004 f9d2 	bl	8011bd8 <iprintf>
 800d834:	200a      	movs	r0, #10
 800d836:	f004 f9e1 	bl	8011bfc <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	2206      	movs	r2, #6
 800d83e:	705a      	strb	r2, [r3, #1]
      break;
 800d840:	e084      	b.n	800d94c <USBH_HandleEnum+0x528>
        USBH_UsrLog("Manufacturer : N/A");
 800d842:	4848      	ldr	r0, [pc, #288]	@ (800d964 <USBH_HandleEnum+0x540>)
 800d844:	f004 f9c8 	bl	8011bd8 <iprintf>
 800d848:	200a      	movs	r0, #10
 800d84a:	f004 f9d7 	bl	8011bfc <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2206      	movs	r2, #6
 800d852:	705a      	strb	r2, [r3, #1]
      break;
 800d854:	e07a      	b.n	800d94c <USBH_HandleEnum+0x528>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d029      	beq.n	800d8b4 <USBH_HandleEnum+0x490>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800d86c:	23ff      	movs	r3, #255	@ 0xff
 800d86e:	6878      	ldr	r0, [r7, #4]
 800d870:	f000 f976 	bl	800db60 <USBH_Get_StringDesc>
 800d874:	4603      	mov	r3, r0
 800d876:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d878:	7bbb      	ldrb	r3, [r7, #14]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d10d      	bne.n	800d89a <USBH_HandleEnum+0x476>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800d884:	4619      	mov	r1, r3
 800d886:	4838      	ldr	r0, [pc, #224]	@ (800d968 <USBH_HandleEnum+0x544>)
 800d888:	f004 f9a6 	bl	8011bd8 <iprintf>
 800d88c:	200a      	movs	r0, #10
 800d88e:	f004 f9b5 	bl	8011bfc <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	2207      	movs	r2, #7
 800d896:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800d898:	e05a      	b.n	800d950 <USBH_HandleEnum+0x52c>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d89a:	7bbb      	ldrb	r3, [r7, #14]
 800d89c:	2b03      	cmp	r3, #3
 800d89e:	d157      	bne.n	800d950 <USBH_HandleEnum+0x52c>
          USBH_UsrLog("Product : N/A");
 800d8a0:	4832      	ldr	r0, [pc, #200]	@ (800d96c <USBH_HandleEnum+0x548>)
 800d8a2:	f004 f999 	bl	8011bd8 <iprintf>
 800d8a6:	200a      	movs	r0, #10
 800d8a8:	f004 f9a8 	bl	8011bfc <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	2207      	movs	r2, #7
 800d8b0:	705a      	strb	r2, [r3, #1]
      break;
 800d8b2:	e04d      	b.n	800d950 <USBH_HandleEnum+0x52c>
        USBH_UsrLog("Product : N/A");
 800d8b4:	482d      	ldr	r0, [pc, #180]	@ (800d96c <USBH_HandleEnum+0x548>)
 800d8b6:	f004 f98f 	bl	8011bd8 <iprintf>
 800d8ba:	200a      	movs	r0, #10
 800d8bc:	f004 f99e 	bl	8011bfc <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2207      	movs	r2, #7
 800d8c4:	705a      	strb	r2, [r3, #1]
      break;
 800d8c6:	e043      	b.n	800d950 <USBH_HandleEnum+0x52c>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d027      	beq.n	800d922 <USBH_HandleEnum+0x4fe>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800d8de:	23ff      	movs	r3, #255	@ 0xff
 800d8e0:	6878      	ldr	r0, [r7, #4]
 800d8e2:	f000 f93d 	bl	800db60 <USBH_Get_StringDesc>
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d8ea:	7bbb      	ldrb	r3, [r7, #14]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d10c      	bne.n	800d90a <USBH_HandleEnum+0x4e6>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800d8f6:	4619      	mov	r1, r3
 800d8f8:	481d      	ldr	r0, [pc, #116]	@ (800d970 <USBH_HandleEnum+0x54c>)
 800d8fa:	f004 f96d 	bl	8011bd8 <iprintf>
 800d8fe:	200a      	movs	r0, #10
 800d900:	f004 f97c 	bl	8011bfc <putchar>
          Status = USBH_OK;
 800d904:	2300      	movs	r3, #0
 800d906:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800d908:	e024      	b.n	800d954 <USBH_HandleEnum+0x530>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d90a:	7bbb      	ldrb	r3, [r7, #14]
 800d90c:	2b03      	cmp	r3, #3
 800d90e:	d121      	bne.n	800d954 <USBH_HandleEnum+0x530>
          USBH_UsrLog("Serial Number : N/A");
 800d910:	4818      	ldr	r0, [pc, #96]	@ (800d974 <USBH_HandleEnum+0x550>)
 800d912:	f004 f961 	bl	8011bd8 <iprintf>
 800d916:	200a      	movs	r0, #10
 800d918:	f004 f970 	bl	8011bfc <putchar>
          Status = USBH_OK;
 800d91c:	2300      	movs	r3, #0
 800d91e:	73fb      	strb	r3, [r7, #15]
      break;
 800d920:	e018      	b.n	800d954 <USBH_HandleEnum+0x530>
        USBH_UsrLog("Serial Number : N/A");
 800d922:	4814      	ldr	r0, [pc, #80]	@ (800d974 <USBH_HandleEnum+0x550>)
 800d924:	f004 f958 	bl	8011bd8 <iprintf>
 800d928:	200a      	movs	r0, #10
 800d92a:	f004 f967 	bl	8011bfc <putchar>
        Status = USBH_OK;
 800d92e:	2300      	movs	r3, #0
 800d930:	73fb      	strb	r3, [r7, #15]
      break;
 800d932:	e00f      	b.n	800d954 <USBH_HandleEnum+0x530>

    default:
      break;
 800d934:	bf00      	nop
 800d936:	e00e      	b.n	800d956 <USBH_HandleEnum+0x532>
      break;
 800d938:	bf00      	nop
 800d93a:	e00c      	b.n	800d956 <USBH_HandleEnum+0x532>
      break;
 800d93c:	bf00      	nop
 800d93e:	e00a      	b.n	800d956 <USBH_HandleEnum+0x532>
      break;
 800d940:	bf00      	nop
 800d942:	e008      	b.n	800d956 <USBH_HandleEnum+0x532>
      break;
 800d944:	bf00      	nop
 800d946:	e006      	b.n	800d956 <USBH_HandleEnum+0x532>
      break;
 800d948:	bf00      	nop
 800d94a:	e004      	b.n	800d956 <USBH_HandleEnum+0x532>
      break;
 800d94c:	bf00      	nop
 800d94e:	e002      	b.n	800d956 <USBH_HandleEnum+0x532>
      break;
 800d950:	bf00      	nop
 800d952:	e000      	b.n	800d956 <USBH_HandleEnum+0x532>
      break;
 800d954:	bf00      	nop
  }
  return Status;
 800d956:	7bfb      	ldrb	r3, [r7, #15]
}
 800d958:	4618      	mov	r0, r3
 800d95a:	3710      	adds	r7, #16
 800d95c:	46bd      	mov	sp, r7
 800d95e:	bd80      	pop	{r7, pc}
 800d960:	08012f80 	.word	0x08012f80
 800d964:	08012f94 	.word	0x08012f94
 800d968:	08012fa8 	.word	0x08012fa8
 800d96c:	08012fb8 	.word	0x08012fb8
 800d970:	08012fc8 	.word	0x08012fc8
 800d974:	08012fdc 	.word	0x08012fdc

0800d978 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800d978:	b480      	push	{r7}
 800d97a:	b083      	sub	sp, #12
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
 800d980:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	683a      	ldr	r2, [r7, #0]
 800d986:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800d98a:	bf00      	nop
 800d98c:	370c      	adds	r7, #12
 800d98e:	46bd      	mov	sp, r7
 800d990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d994:	4770      	bx	lr

0800d996 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800d996:	b580      	push	{r7, lr}
 800d998:	b082      	sub	sp, #8
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d9a4:	1c5a      	adds	r2, r3, #1
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f000 f804 	bl	800d9ba <USBH_HandleSof>
}
 800d9b2:	bf00      	nop
 800d9b4:	3708      	adds	r7, #8
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd80      	pop	{r7, pc}

0800d9ba <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800d9ba:	b580      	push	{r7, lr}
 800d9bc:	b082      	sub	sp, #8
 800d9be:	af00      	add	r7, sp, #0
 800d9c0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	781b      	ldrb	r3, [r3, #0]
 800d9c6:	b2db      	uxtb	r3, r3
 800d9c8:	2b0b      	cmp	r3, #11
 800d9ca:	d10a      	bne.n	800d9e2 <USBH_HandleSof+0x28>
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d005      	beq.n	800d9e2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d9dc:	699b      	ldr	r3, [r3, #24]
 800d9de:	6878      	ldr	r0, [r7, #4]
 800d9e0:	4798      	blx	r3
  }
}
 800d9e2:	bf00      	nop
 800d9e4:	3708      	adds	r7, #8
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}

0800d9ea <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800d9ea:	b480      	push	{r7}
 800d9ec:	b083      	sub	sp, #12
 800d9ee:	af00      	add	r7, sp, #0
 800d9f0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2201      	movs	r2, #1
 800d9f6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800d9fa:	bf00      	nop
}
 800d9fc:	370c      	adds	r7, #12
 800d9fe:	46bd      	mov	sp, r7
 800da00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da04:	4770      	bx	lr

0800da06 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800da06:	b480      	push	{r7}
 800da08:	b083      	sub	sp, #12
 800da0a:	af00      	add	r7, sp, #0
 800da0c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2201      	movs	r2, #1
 800da12:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2200      	movs	r2, #0
 800da1a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2200      	movs	r2, #0
 800da22:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800da26:	2300      	movs	r3, #0
}
 800da28:	4618      	mov	r0, r3
 800da2a:	370c      	adds	r7, #12
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr

0800da34 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800da34:	b580      	push	{r7, lr}
 800da36:	b082      	sub	sp, #8
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2201      	movs	r2, #1
 800da40:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2200      	movs	r2, #0
 800da48:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2200      	movs	r2, #0
 800da50:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f003 fd7e 	bl	8011556 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	791b      	ldrb	r3, [r3, #4]
 800da5e:	4619      	mov	r1, r3
 800da60:	6878      	ldr	r0, [r7, #4]
 800da62:	f000 ff43 	bl	800e8ec <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	795b      	ldrb	r3, [r3, #5]
 800da6a:	4619      	mov	r1, r3
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	f000 ff3d 	bl	800e8ec <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800da72:	2300      	movs	r3, #0
}
 800da74:	4618      	mov	r0, r3
 800da76:	3708      	adds	r7, #8
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}

0800da7c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b086      	sub	sp, #24
 800da80:	af02      	add	r7, sp, #8
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	460b      	mov	r3, r1
 800da86:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800da88:	887b      	ldrh	r3, [r7, #2]
 800da8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da8e:	d90a      	bls.n	800daa6 <USBH_Get_DevDesc+0x2a>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
 800da90:	4815      	ldr	r0, [pc, #84]	@ (800dae8 <USBH_Get_DevDesc+0x6c>)
 800da92:	f004 f8a1 	bl	8011bd8 <iprintf>
 800da96:	4815      	ldr	r0, [pc, #84]	@ (800daec <USBH_Get_DevDesc+0x70>)
 800da98:	f004 f89e 	bl	8011bd8 <iprintf>
 800da9c:	200a      	movs	r0, #10
 800da9e:	f004 f8ad 	bl	8011bfc <putchar>
    return USBH_NOT_SUPPORTED;
 800daa2:	2303      	movs	r3, #3
 800daa4:	e01b      	b.n	800dade <USBH_Get_DevDesc+0x62>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800daac:	887b      	ldrh	r3, [r7, #2]
 800daae:	9300      	str	r3, [sp, #0]
 800dab0:	4613      	mov	r3, r2
 800dab2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dab6:	2100      	movs	r1, #0
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f000 f893 	bl	800dbe4 <USBH_GetDescriptor>
 800dabe:	4603      	mov	r3, r0
 800dac0:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800dac2:	7bfb      	ldrb	r3, [r7, #15]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d109      	bne.n	800dadc <USBH_Get_DevDesc+0x60>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800dace:	887a      	ldrh	r2, [r7, #2]
 800dad0:	4619      	mov	r1, r3
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f000 f94a 	bl	800dd6c <USBH_ParseDevDesc>
 800dad8:	4603      	mov	r3, r0
 800dada:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800dadc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dade:	4618      	mov	r0, r3
 800dae0:	3710      	adds	r7, #16
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}
 800dae6:	bf00      	nop
 800dae8:	08012ff0 	.word	0x08012ff0
 800daec:	08012ff8 	.word	0x08012ff8

0800daf0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b086      	sub	sp, #24
 800daf4:	af02      	add	r7, sp, #8
 800daf6:	6078      	str	r0, [r7, #4]
 800daf8:	460b      	mov	r3, r1
 800dafa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	331c      	adds	r3, #28
 800db00:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800db02:	887b      	ldrh	r3, [r7, #2]
 800db04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db08:	d90a      	bls.n	800db20 <USBH_Get_CfgDesc+0x30>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
 800db0a:	4813      	ldr	r0, [pc, #76]	@ (800db58 <USBH_Get_CfgDesc+0x68>)
 800db0c:	f004 f864 	bl	8011bd8 <iprintf>
 800db10:	4812      	ldr	r0, [pc, #72]	@ (800db5c <USBH_Get_CfgDesc+0x6c>)
 800db12:	f004 f861 	bl	8011bd8 <iprintf>
 800db16:	200a      	movs	r0, #10
 800db18:	f004 f870 	bl	8011bfc <putchar>
    return USBH_NOT_SUPPORTED;
 800db1c:	2303      	movs	r3, #3
 800db1e:	e016      	b.n	800db4e <USBH_Get_CfgDesc+0x5e>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800db20:	887b      	ldrh	r3, [r7, #2]
 800db22:	9300      	str	r3, [sp, #0]
 800db24:	68bb      	ldr	r3, [r7, #8]
 800db26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800db2a:	2100      	movs	r1, #0
 800db2c:	6878      	ldr	r0, [r7, #4]
 800db2e:	f000 f859 	bl	800dbe4 <USBH_GetDescriptor>
 800db32:	4603      	mov	r3, r0
 800db34:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800db36:	7bfb      	ldrb	r3, [r7, #15]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d107      	bne.n	800db4c <USBH_Get_CfgDesc+0x5c>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800db3c:	887b      	ldrh	r3, [r7, #2]
 800db3e:	461a      	mov	r2, r3
 800db40:	68b9      	ldr	r1, [r7, #8]
 800db42:	6878      	ldr	r0, [r7, #4]
 800db44:	f000 f9c2 	bl	800decc <USBH_ParseCfgDesc>
 800db48:	4603      	mov	r3, r0
 800db4a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800db4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3710      	adds	r7, #16
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}
 800db56:	bf00      	nop
 800db58:	08012ff0 	.word	0x08012ff0
 800db5c:	0801303c 	.word	0x0801303c

0800db60 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b088      	sub	sp, #32
 800db64:	af02      	add	r7, sp, #8
 800db66:	60f8      	str	r0, [r7, #12]
 800db68:	607a      	str	r2, [r7, #4]
 800db6a:	461a      	mov	r2, r3
 800db6c:	460b      	mov	r3, r1
 800db6e:	72fb      	strb	r3, [r7, #11]
 800db70:	4613      	mov	r3, r2
 800db72:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800db74:	893b      	ldrh	r3, [r7, #8]
 800db76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db7a:	d802      	bhi.n	800db82 <USBH_Get_StringDesc+0x22>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d10a      	bne.n	800db98 <USBH_Get_StringDesc+0x38>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
 800db82:	4816      	ldr	r0, [pc, #88]	@ (800dbdc <USBH_Get_StringDesc+0x7c>)
 800db84:	f004 f828 	bl	8011bd8 <iprintf>
 800db88:	4815      	ldr	r0, [pc, #84]	@ (800dbe0 <USBH_Get_StringDesc+0x80>)
 800db8a:	f004 f825 	bl	8011bd8 <iprintf>
 800db8e:	200a      	movs	r0, #10
 800db90:	f004 f834 	bl	8011bfc <putchar>
    return USBH_NOT_SUPPORTED;
 800db94:	2303      	movs	r3, #3
 800db96:	e01c      	b.n	800dbd2 <USBH_Get_StringDesc+0x72>
  }

  status = USBH_GetDescriptor(phost,
 800db98:	7afb      	ldrb	r3, [r7, #11]
 800db9a:	b29b      	uxth	r3, r3
 800db9c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800dba0:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800dba8:	893b      	ldrh	r3, [r7, #8]
 800dbaa:	9300      	str	r3, [sp, #0]
 800dbac:	460b      	mov	r3, r1
 800dbae:	2100      	movs	r1, #0
 800dbb0:	68f8      	ldr	r0, [r7, #12]
 800dbb2:	f000 f817 	bl	800dbe4 <USBH_GetDescriptor>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800dbba:	7dfb      	ldrb	r3, [r7, #23]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d107      	bne.n	800dbd0 <USBH_Get_StringDesc+0x70>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800dbc6:	893a      	ldrh	r2, [r7, #8]
 800dbc8:	6879      	ldr	r1, [r7, #4]
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f000 fb91 	bl	800e2f2 <USBH_ParseStringDesc>
  }

  return status;
 800dbd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	3718      	adds	r7, #24
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	bd80      	pop	{r7, pc}
 800dbda:	bf00      	nop
 800dbdc:	08012ff0 	.word	0x08012ff0
 800dbe0:	08013088 	.word	0x08013088

0800dbe4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	b084      	sub	sp, #16
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	60f8      	str	r0, [r7, #12]
 800dbec:	607b      	str	r3, [r7, #4]
 800dbee:	460b      	mov	r3, r1
 800dbf0:	72fb      	strb	r3, [r7, #11]
 800dbf2:	4613      	mov	r3, r2
 800dbf4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	789b      	ldrb	r3, [r3, #2]
 800dbfa:	2b01      	cmp	r3, #1
 800dbfc:	d11c      	bne.n	800dc38 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800dbfe:	7afb      	ldrb	r3, [r7, #11]
 800dc00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800dc04:	b2da      	uxtb	r2, r3
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	2206      	movs	r2, #6
 800dc0e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	893a      	ldrh	r2, [r7, #8]
 800dc14:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800dc16:	893b      	ldrh	r3, [r7, #8]
 800dc18:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800dc1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dc20:	d104      	bne.n	800dc2c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	f240 4209 	movw	r2, #1033	@ 0x409
 800dc28:	829a      	strh	r2, [r3, #20]
 800dc2a:	e002      	b.n	800dc32 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	2200      	movs	r2, #0
 800dc30:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	8b3a      	ldrh	r2, [r7, #24]
 800dc36:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800dc38:	8b3b      	ldrh	r3, [r7, #24]
 800dc3a:	461a      	mov	r2, r3
 800dc3c:	6879      	ldr	r1, [r7, #4]
 800dc3e:	68f8      	ldr	r0, [r7, #12]
 800dc40:	f000 fba4 	bl	800e38c <USBH_CtlReq>
 800dc44:	4603      	mov	r3, r0
}
 800dc46:	4618      	mov	r0, r3
 800dc48:	3710      	adds	r7, #16
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}

0800dc4e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800dc4e:	b580      	push	{r7, lr}
 800dc50:	b082      	sub	sp, #8
 800dc52:	af00      	add	r7, sp, #0
 800dc54:	6078      	str	r0, [r7, #4]
 800dc56:	460b      	mov	r3, r1
 800dc58:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	789b      	ldrb	r3, [r3, #2]
 800dc5e:	2b01      	cmp	r3, #1
 800dc60:	d10f      	bne.n	800dc82 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	2200      	movs	r2, #0
 800dc66:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	2205      	movs	r2, #5
 800dc6c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800dc6e:	78fb      	ldrb	r3, [r7, #3]
 800dc70:	b29a      	uxth	r2, r3
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	2200      	movs	r2, #0
 800dc7a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	2200      	movs	r2, #0
 800dc80:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800dc82:	2200      	movs	r2, #0
 800dc84:	2100      	movs	r1, #0
 800dc86:	6878      	ldr	r0, [r7, #4]
 800dc88:	f000 fb80 	bl	800e38c <USBH_CtlReq>
 800dc8c:	4603      	mov	r3, r0
}
 800dc8e:	4618      	mov	r0, r3
 800dc90:	3708      	adds	r7, #8
 800dc92:	46bd      	mov	sp, r7
 800dc94:	bd80      	pop	{r7, pc}

0800dc96 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800dc96:	b580      	push	{r7, lr}
 800dc98:	b082      	sub	sp, #8
 800dc9a:	af00      	add	r7, sp, #0
 800dc9c:	6078      	str	r0, [r7, #4]
 800dc9e:	460b      	mov	r3, r1
 800dca0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	789b      	ldrb	r3, [r3, #2]
 800dca6:	2b01      	cmp	r3, #1
 800dca8:	d10e      	bne.n	800dcc8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	2200      	movs	r2, #0
 800dcae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	2209      	movs	r2, #9
 800dcb4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	887a      	ldrh	r2, [r7, #2]
 800dcba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800dcc8:	2200      	movs	r2, #0
 800dcca:	2100      	movs	r1, #0
 800dccc:	6878      	ldr	r0, [r7, #4]
 800dcce:	f000 fb5d 	bl	800e38c <USBH_CtlReq>
 800dcd2:	4603      	mov	r3, r0
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	3708      	adds	r7, #8
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}

0800dcdc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b082      	sub	sp, #8
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
 800dce4:	460b      	mov	r3, r1
 800dce6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	789b      	ldrb	r3, [r3, #2]
 800dcec:	2b01      	cmp	r3, #1
 800dcee:	d10f      	bne.n	800dd10 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	2203      	movs	r2, #3
 800dcfa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800dcfc:	78fb      	ldrb	r3, [r7, #3]
 800dcfe:	b29a      	uxth	r2, r3
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2200      	movs	r2, #0
 800dd08:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2200      	movs	r2, #0
 800dd0e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800dd10:	2200      	movs	r2, #0
 800dd12:	2100      	movs	r1, #0
 800dd14:	6878      	ldr	r0, [r7, #4]
 800dd16:	f000 fb39 	bl	800e38c <USBH_CtlReq>
 800dd1a:	4603      	mov	r3, r0
}
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	3708      	adds	r7, #8
 800dd20:	46bd      	mov	sp, r7
 800dd22:	bd80      	pop	{r7, pc}

0800dd24 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b082      	sub	sp, #8
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
 800dd2c:	460b      	mov	r3, r1
 800dd2e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	789b      	ldrb	r3, [r3, #2]
 800dd34:	2b01      	cmp	r3, #1
 800dd36:	d10f      	bne.n	800dd58 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2202      	movs	r2, #2
 800dd3c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	2201      	movs	r2, #1
 800dd42:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	2200      	movs	r2, #0
 800dd48:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800dd4a:	78fb      	ldrb	r3, [r7, #3]
 800dd4c:	b29a      	uxth	r2, r3
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	2200      	movs	r2, #0
 800dd56:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800dd58:	2200      	movs	r2, #0
 800dd5a:	2100      	movs	r1, #0
 800dd5c:	6878      	ldr	r0, [r7, #4]
 800dd5e:	f000 fb15 	bl	800e38c <USBH_CtlReq>
 800dd62:	4603      	mov	r3, r0
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3708      	adds	r7, #8
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}

0800dd6c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800dd6c:	b480      	push	{r7}
 800dd6e:	b087      	sub	sp, #28
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	60f8      	str	r0, [r7, #12]
 800dd74:	60b9      	str	r1, [r7, #8]
 800dd76:	4613      	mov	r3, r2
 800dd78:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800dd80:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800dd82:	2300      	movs	r3, #0
 800dd84:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d101      	bne.n	800dd90 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800dd8c:	2302      	movs	r3, #2
 800dd8e:	e094      	b.n	800deba <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800dd90:	68bb      	ldr	r3, [r7, #8]
 800dd92:	781a      	ldrb	r2, [r3, #0]
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800dd98:	68bb      	ldr	r3, [r7, #8]
 800dd9a:	785a      	ldrb	r2, [r3, #1]
 800dd9c:	693b      	ldr	r3, [r7, #16]
 800dd9e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	3302      	adds	r3, #2
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	461a      	mov	r2, r3
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	3303      	adds	r3, #3
 800ddac:	781b      	ldrb	r3, [r3, #0]
 800ddae:	021b      	lsls	r3, r3, #8
 800ddb0:	b29b      	uxth	r3, r3
 800ddb2:	4313      	orrs	r3, r2
 800ddb4:	b29a      	uxth	r2, r3
 800ddb6:	693b      	ldr	r3, [r7, #16]
 800ddb8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800ddba:	68bb      	ldr	r3, [r7, #8]
 800ddbc:	791a      	ldrb	r2, [r3, #4]
 800ddbe:	693b      	ldr	r3, [r7, #16]
 800ddc0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800ddc2:	68bb      	ldr	r3, [r7, #8]
 800ddc4:	795a      	ldrb	r2, [r3, #5]
 800ddc6:	693b      	ldr	r3, [r7, #16]
 800ddc8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800ddca:	68bb      	ldr	r3, [r7, #8]
 800ddcc:	799a      	ldrb	r2, [r3, #6]
 800ddce:	693b      	ldr	r3, [r7, #16]
 800ddd0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800ddd2:	68bb      	ldr	r3, [r7, #8]
 800ddd4:	79da      	ldrb	r2, [r3, #7]
 800ddd6:	693b      	ldr	r3, [r7, #16]
 800ddd8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d004      	beq.n	800ddee <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800ddea:	2b01      	cmp	r3, #1
 800ddec:	d11b      	bne.n	800de26 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800ddee:	693b      	ldr	r3, [r7, #16]
 800ddf0:	79db      	ldrb	r3, [r3, #7]
 800ddf2:	2b20      	cmp	r3, #32
 800ddf4:	dc0f      	bgt.n	800de16 <USBH_ParseDevDesc+0xaa>
 800ddf6:	2b08      	cmp	r3, #8
 800ddf8:	db0f      	blt.n	800de1a <USBH_ParseDevDesc+0xae>
 800ddfa:	3b08      	subs	r3, #8
 800ddfc:	4a32      	ldr	r2, [pc, #200]	@ (800dec8 <USBH_ParseDevDesc+0x15c>)
 800ddfe:	fa22 f303 	lsr.w	r3, r2, r3
 800de02:	f003 0301 	and.w	r3, r3, #1
 800de06:	2b00      	cmp	r3, #0
 800de08:	bf14      	ite	ne
 800de0a:	2301      	movne	r3, #1
 800de0c:	2300      	moveq	r3, #0
 800de0e:	b2db      	uxtb	r3, r3
 800de10:	2b00      	cmp	r3, #0
 800de12:	d106      	bne.n	800de22 <USBH_ParseDevDesc+0xb6>
 800de14:	e001      	b.n	800de1a <USBH_ParseDevDesc+0xae>
 800de16:	2b40      	cmp	r3, #64	@ 0x40
 800de18:	d003      	beq.n	800de22 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	2208      	movs	r2, #8
 800de1e:	71da      	strb	r2, [r3, #7]
        break;
 800de20:	e000      	b.n	800de24 <USBH_ParseDevDesc+0xb8>
        break;
 800de22:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800de24:	e00e      	b.n	800de44 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800de2c:	2b02      	cmp	r3, #2
 800de2e:	d107      	bne.n	800de40 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	79db      	ldrb	r3, [r3, #7]
 800de34:	2b08      	cmp	r3, #8
 800de36:	d005      	beq.n	800de44 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	2208      	movs	r2, #8
 800de3c:	71da      	strb	r2, [r3, #7]
 800de3e:	e001      	b.n	800de44 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800de40:	2303      	movs	r3, #3
 800de42:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800de44:	88fb      	ldrh	r3, [r7, #6]
 800de46:	2b08      	cmp	r3, #8
 800de48:	d936      	bls.n	800deb8 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800de4a:	68bb      	ldr	r3, [r7, #8]
 800de4c:	3308      	adds	r3, #8
 800de4e:	781b      	ldrb	r3, [r3, #0]
 800de50:	461a      	mov	r2, r3
 800de52:	68bb      	ldr	r3, [r7, #8]
 800de54:	3309      	adds	r3, #9
 800de56:	781b      	ldrb	r3, [r3, #0]
 800de58:	021b      	lsls	r3, r3, #8
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	4313      	orrs	r3, r2
 800de5e:	b29a      	uxth	r2, r3
 800de60:	693b      	ldr	r3, [r7, #16]
 800de62:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	330a      	adds	r3, #10
 800de68:	781b      	ldrb	r3, [r3, #0]
 800de6a:	461a      	mov	r2, r3
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	330b      	adds	r3, #11
 800de70:	781b      	ldrb	r3, [r3, #0]
 800de72:	021b      	lsls	r3, r3, #8
 800de74:	b29b      	uxth	r3, r3
 800de76:	4313      	orrs	r3, r2
 800de78:	b29a      	uxth	r2, r3
 800de7a:	693b      	ldr	r3, [r7, #16]
 800de7c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800de7e:	68bb      	ldr	r3, [r7, #8]
 800de80:	330c      	adds	r3, #12
 800de82:	781b      	ldrb	r3, [r3, #0]
 800de84:	461a      	mov	r2, r3
 800de86:	68bb      	ldr	r3, [r7, #8]
 800de88:	330d      	adds	r3, #13
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	021b      	lsls	r3, r3, #8
 800de8e:	b29b      	uxth	r3, r3
 800de90:	4313      	orrs	r3, r2
 800de92:	b29a      	uxth	r2, r3
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800de98:	68bb      	ldr	r3, [r7, #8]
 800de9a:	7b9a      	ldrb	r2, [r3, #14]
 800de9c:	693b      	ldr	r3, [r7, #16]
 800de9e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800dea0:	68bb      	ldr	r3, [r7, #8]
 800dea2:	7bda      	ldrb	r2, [r3, #15]
 800dea4:	693b      	ldr	r3, [r7, #16]
 800dea6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	7c1a      	ldrb	r2, [r3, #16]
 800deac:	693b      	ldr	r3, [r7, #16]
 800deae:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	7c5a      	ldrb	r2, [r3, #17]
 800deb4:	693b      	ldr	r3, [r7, #16]
 800deb6:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800deb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800deba:	4618      	mov	r0, r3
 800debc:	371c      	adds	r7, #28
 800debe:	46bd      	mov	sp, r7
 800dec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec4:	4770      	bx	lr
 800dec6:	bf00      	nop
 800dec8:	01000101 	.word	0x01000101

0800decc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800decc:	b580      	push	{r7, lr}
 800dece:	b08c      	sub	sp, #48	@ 0x30
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	60f8      	str	r0, [r7, #12]
 800ded4:	60b9      	str	r1, [r7, #8]
 800ded6:	4613      	mov	r3, r2
 800ded8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800dee0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800dee2:	2300      	movs	r3, #0
 800dee4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800dee8:	2300      	movs	r3, #0
 800deea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800deee:	2300      	movs	r3, #0
 800def0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	2b00      	cmp	r3, #0
 800def8:	d101      	bne.n	800defe <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800defa:	2302      	movs	r3, #2
 800defc:	e0de      	b.n	800e0bc <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800df02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df04:	781b      	ldrb	r3, [r3, #0]
 800df06:	2b09      	cmp	r3, #9
 800df08:	d002      	beq.n	800df10 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800df0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df0c:	2209      	movs	r2, #9
 800df0e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	781a      	ldrb	r2, [r3, #0]
 800df14:	6a3b      	ldr	r3, [r7, #32]
 800df16:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800df18:	68bb      	ldr	r3, [r7, #8]
 800df1a:	785a      	ldrb	r2, [r3, #1]
 800df1c:	6a3b      	ldr	r3, [r7, #32]
 800df1e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800df20:	68bb      	ldr	r3, [r7, #8]
 800df22:	3302      	adds	r3, #2
 800df24:	781b      	ldrb	r3, [r3, #0]
 800df26:	461a      	mov	r2, r3
 800df28:	68bb      	ldr	r3, [r7, #8]
 800df2a:	3303      	adds	r3, #3
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	021b      	lsls	r3, r3, #8
 800df30:	b29b      	uxth	r3, r3
 800df32:	4313      	orrs	r3, r2
 800df34:	b29b      	uxth	r3, r3
 800df36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df3a:	bf28      	it	cs
 800df3c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800df40:	b29a      	uxth	r2, r3
 800df42:	6a3b      	ldr	r3, [r7, #32]
 800df44:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	791a      	ldrb	r2, [r3, #4]
 800df4a:	6a3b      	ldr	r3, [r7, #32]
 800df4c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800df4e:	68bb      	ldr	r3, [r7, #8]
 800df50:	795a      	ldrb	r2, [r3, #5]
 800df52:	6a3b      	ldr	r3, [r7, #32]
 800df54:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800df56:	68bb      	ldr	r3, [r7, #8]
 800df58:	799a      	ldrb	r2, [r3, #6]
 800df5a:	6a3b      	ldr	r3, [r7, #32]
 800df5c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800df5e:	68bb      	ldr	r3, [r7, #8]
 800df60:	79da      	ldrb	r2, [r3, #7]
 800df62:	6a3b      	ldr	r3, [r7, #32]
 800df64:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800df66:	68bb      	ldr	r3, [r7, #8]
 800df68:	7a1a      	ldrb	r2, [r3, #8]
 800df6a:	6a3b      	ldr	r3, [r7, #32]
 800df6c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800df6e:	88fb      	ldrh	r3, [r7, #6]
 800df70:	2b09      	cmp	r3, #9
 800df72:	f240 80a1 	bls.w	800e0b8 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800df76:	2309      	movs	r3, #9
 800df78:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800df7a:	2300      	movs	r3, #0
 800df7c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800df7e:	e085      	b.n	800e08c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800df80:	f107 0316 	add.w	r3, r7, #22
 800df84:	4619      	mov	r1, r3
 800df86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800df88:	f000 f9e6 	bl	800e358 <USBH_GetNextDesc>
 800df8c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800df8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df90:	785b      	ldrb	r3, [r3, #1]
 800df92:	2b04      	cmp	r3, #4
 800df94:	d17a      	bne.n	800e08c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800df96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df98:	781b      	ldrb	r3, [r3, #0]
 800df9a:	2b09      	cmp	r3, #9
 800df9c:	d002      	beq.n	800dfa4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800df9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfa0:	2209      	movs	r2, #9
 800dfa2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800dfa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dfa8:	221a      	movs	r2, #26
 800dfaa:	fb02 f303 	mul.w	r3, r2, r3
 800dfae:	3308      	adds	r3, #8
 800dfb0:	6a3a      	ldr	r2, [r7, #32]
 800dfb2:	4413      	add	r3, r2
 800dfb4:	3302      	adds	r3, #2
 800dfb6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800dfb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dfba:	69f8      	ldr	r0, [r7, #28]
 800dfbc:	f000 f882 	bl	800e0c4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800dfca:	e043      	b.n	800e054 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800dfcc:	f107 0316 	add.w	r3, r7, #22
 800dfd0:	4619      	mov	r1, r3
 800dfd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dfd4:	f000 f9c0 	bl	800e358 <USBH_GetNextDesc>
 800dfd8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800dfda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfdc:	785b      	ldrb	r3, [r3, #1]
 800dfde:	2b05      	cmp	r3, #5
 800dfe0:	d138      	bne.n	800e054 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800dfe2:	69fb      	ldr	r3, [r7, #28]
 800dfe4:	795b      	ldrb	r3, [r3, #5]
 800dfe6:	2b01      	cmp	r3, #1
 800dfe8:	d113      	bne.n	800e012 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800dfea:	69fb      	ldr	r3, [r7, #28]
 800dfec:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800dfee:	2b02      	cmp	r3, #2
 800dff0:	d003      	beq.n	800dffa <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800dff2:	69fb      	ldr	r3, [r7, #28]
 800dff4:	799b      	ldrb	r3, [r3, #6]
 800dff6:	2b03      	cmp	r3, #3
 800dff8:	d10b      	bne.n	800e012 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800dffa:	69fb      	ldr	r3, [r7, #28]
 800dffc:	79db      	ldrb	r3, [r3, #7]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d10b      	bne.n	800e01a <USBH_ParseCfgDesc+0x14e>
 800e002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e004:	781b      	ldrb	r3, [r3, #0]
 800e006:	2b09      	cmp	r3, #9
 800e008:	d007      	beq.n	800e01a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800e00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e00c:	2209      	movs	r2, #9
 800e00e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800e010:	e003      	b.n	800e01a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800e012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e014:	2207      	movs	r2, #7
 800e016:	701a      	strb	r2, [r3, #0]
 800e018:	e000      	b.n	800e01c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800e01a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800e01c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e020:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800e024:	3201      	adds	r2, #1
 800e026:	00d2      	lsls	r2, r2, #3
 800e028:	211a      	movs	r1, #26
 800e02a:	fb01 f303 	mul.w	r3, r1, r3
 800e02e:	4413      	add	r3, r2
 800e030:	3308      	adds	r3, #8
 800e032:	6a3a      	ldr	r2, [r7, #32]
 800e034:	4413      	add	r3, r2
 800e036:	3304      	adds	r3, #4
 800e038:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800e03a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e03c:	69b9      	ldr	r1, [r7, #24]
 800e03e:	68f8      	ldr	r0, [r7, #12]
 800e040:	f000 f86f 	bl	800e122 <USBH_ParseEPDesc>
 800e044:	4603      	mov	r3, r0
 800e046:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800e04a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e04e:	3301      	adds	r3, #1
 800e050:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e054:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e058:	2b01      	cmp	r3, #1
 800e05a:	d80a      	bhi.n	800e072 <USBH_ParseCfgDesc+0x1a6>
 800e05c:	69fb      	ldr	r3, [r7, #28]
 800e05e:	791b      	ldrb	r3, [r3, #4]
 800e060:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800e064:	429a      	cmp	r2, r3
 800e066:	d204      	bcs.n	800e072 <USBH_ParseCfgDesc+0x1a6>
 800e068:	6a3b      	ldr	r3, [r7, #32]
 800e06a:	885a      	ldrh	r2, [r3, #2]
 800e06c:	8afb      	ldrh	r3, [r7, #22]
 800e06e:	429a      	cmp	r2, r3
 800e070:	d8ac      	bhi.n	800dfcc <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800e072:	69fb      	ldr	r3, [r7, #28]
 800e074:	791b      	ldrb	r3, [r3, #4]
 800e076:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800e07a:	429a      	cmp	r2, r3
 800e07c:	d201      	bcs.n	800e082 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800e07e:	2303      	movs	r3, #3
 800e080:	e01c      	b.n	800e0bc <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800e082:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e086:	3301      	adds	r3, #1
 800e088:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e08c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e090:	2b01      	cmp	r3, #1
 800e092:	d805      	bhi.n	800e0a0 <USBH_ParseCfgDesc+0x1d4>
 800e094:	6a3b      	ldr	r3, [r7, #32]
 800e096:	885a      	ldrh	r2, [r3, #2]
 800e098:	8afb      	ldrh	r3, [r7, #22]
 800e09a:	429a      	cmp	r2, r3
 800e09c:	f63f af70 	bhi.w	800df80 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800e0a0:	6a3b      	ldr	r3, [r7, #32]
 800e0a2:	791b      	ldrb	r3, [r3, #4]
 800e0a4:	2b02      	cmp	r3, #2
 800e0a6:	bf28      	it	cs
 800e0a8:	2302      	movcs	r3, #2
 800e0aa:	b2db      	uxtb	r3, r3
 800e0ac:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800e0b0:	429a      	cmp	r2, r3
 800e0b2:	d201      	bcs.n	800e0b8 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800e0b4:	2303      	movs	r3, #3
 800e0b6:	e001      	b.n	800e0bc <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800e0b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800e0bc:	4618      	mov	r0, r3
 800e0be:	3730      	adds	r7, #48	@ 0x30
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	bd80      	pop	{r7, pc}

0800e0c4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800e0c4:	b480      	push	{r7}
 800e0c6:	b083      	sub	sp, #12
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
 800e0cc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800e0ce:	683b      	ldr	r3, [r7, #0]
 800e0d0:	781a      	ldrb	r2, [r3, #0]
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	785a      	ldrb	r2, [r3, #1]
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	789a      	ldrb	r2, [r3, #2]
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	78da      	ldrb	r2, [r3, #3]
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800e0ee:	683b      	ldr	r3, [r7, #0]
 800e0f0:	791a      	ldrb	r2, [r3, #4]
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	795a      	ldrb	r2, [r3, #5]
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	799a      	ldrb	r2, [r3, #6]
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	79da      	ldrb	r2, [r3, #7]
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	7a1a      	ldrb	r2, [r3, #8]
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	721a      	strb	r2, [r3, #8]
}
 800e116:	bf00      	nop
 800e118:	370c      	adds	r7, #12
 800e11a:	46bd      	mov	sp, r7
 800e11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e120:	4770      	bx	lr

0800e122 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800e122:	b480      	push	{r7}
 800e124:	b087      	sub	sp, #28
 800e126:	af00      	add	r7, sp, #0
 800e128:	60f8      	str	r0, [r7, #12]
 800e12a:	60b9      	str	r1, [r7, #8]
 800e12c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800e12e:	2300      	movs	r3, #0
 800e130:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	781a      	ldrb	r2, [r3, #0]
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	785a      	ldrb	r2, [r3, #1]
 800e13e:	68bb      	ldr	r3, [r7, #8]
 800e140:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	789a      	ldrb	r2, [r3, #2]
 800e146:	68bb      	ldr	r3, [r7, #8]
 800e148:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	78da      	ldrb	r2, [r3, #3]
 800e14e:	68bb      	ldr	r3, [r7, #8]
 800e150:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	3304      	adds	r3, #4
 800e156:	781b      	ldrb	r3, [r3, #0]
 800e158:	461a      	mov	r2, r3
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	3305      	adds	r3, #5
 800e15e:	781b      	ldrb	r3, [r3, #0]
 800e160:	021b      	lsls	r3, r3, #8
 800e162:	b29b      	uxth	r3, r3
 800e164:	4313      	orrs	r3, r2
 800e166:	b29a      	uxth	r2, r3
 800e168:	68bb      	ldr	r3, [r7, #8]
 800e16a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	799a      	ldrb	r2, [r3, #6]
 800e170:	68bb      	ldr	r3, [r7, #8]
 800e172:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800e174:	68bb      	ldr	r3, [r7, #8]
 800e176:	889b      	ldrh	r3, [r3, #4]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d009      	beq.n	800e190 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800e17c:	68bb      	ldr	r3, [r7, #8]
 800e17e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800e180:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e184:	d804      	bhi.n	800e190 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800e186:	68bb      	ldr	r3, [r7, #8]
 800e188:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800e18a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e18e:	d901      	bls.n	800e194 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800e190:	2303      	movs	r3, #3
 800e192:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d136      	bne.n	800e20c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800e19e:	68bb      	ldr	r3, [r7, #8]
 800e1a0:	78db      	ldrb	r3, [r3, #3]
 800e1a2:	f003 0303 	and.w	r3, r3, #3
 800e1a6:	2b02      	cmp	r3, #2
 800e1a8:	d108      	bne.n	800e1bc <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800e1aa:	68bb      	ldr	r3, [r7, #8]
 800e1ac:	889b      	ldrh	r3, [r3, #4]
 800e1ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e1b2:	f240 8097 	bls.w	800e2e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e1b6:	2303      	movs	r3, #3
 800e1b8:	75fb      	strb	r3, [r7, #23]
 800e1ba:	e093      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	78db      	ldrb	r3, [r3, #3]
 800e1c0:	f003 0303 	and.w	r3, r3, #3
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d107      	bne.n	800e1d8 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	889b      	ldrh	r3, [r3, #4]
 800e1cc:	2b40      	cmp	r3, #64	@ 0x40
 800e1ce:	f240 8089 	bls.w	800e2e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e1d2:	2303      	movs	r3, #3
 800e1d4:	75fb      	strb	r3, [r7, #23]
 800e1d6:	e085      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800e1d8:	68bb      	ldr	r3, [r7, #8]
 800e1da:	78db      	ldrb	r3, [r3, #3]
 800e1dc:	f003 0303 	and.w	r3, r3, #3
 800e1e0:	2b01      	cmp	r3, #1
 800e1e2:	d005      	beq.n	800e1f0 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800e1e4:	68bb      	ldr	r3, [r7, #8]
 800e1e6:	78db      	ldrb	r3, [r3, #3]
 800e1e8:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800e1ec:	2b03      	cmp	r3, #3
 800e1ee:	d10a      	bne.n	800e206 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800e1f0:	68bb      	ldr	r3, [r7, #8]
 800e1f2:	799b      	ldrb	r3, [r3, #6]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d003      	beq.n	800e200 <USBH_ParseEPDesc+0xde>
 800e1f8:	68bb      	ldr	r3, [r7, #8]
 800e1fa:	799b      	ldrb	r3, [r3, #6]
 800e1fc:	2b10      	cmp	r3, #16
 800e1fe:	d970      	bls.n	800e2e2 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800e200:	2303      	movs	r3, #3
 800e202:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800e204:	e06d      	b.n	800e2e2 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800e206:	2303      	movs	r3, #3
 800e208:	75fb      	strb	r3, [r7, #23]
 800e20a:	e06b      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e212:	2b01      	cmp	r3, #1
 800e214:	d13c      	bne.n	800e290 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800e216:	68bb      	ldr	r3, [r7, #8]
 800e218:	78db      	ldrb	r3, [r3, #3]
 800e21a:	f003 0303 	and.w	r3, r3, #3
 800e21e:	2b02      	cmp	r3, #2
 800e220:	d005      	beq.n	800e22e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800e222:	68bb      	ldr	r3, [r7, #8]
 800e224:	78db      	ldrb	r3, [r3, #3]
 800e226:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d106      	bne.n	800e23c <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800e22e:	68bb      	ldr	r3, [r7, #8]
 800e230:	889b      	ldrh	r3, [r3, #4]
 800e232:	2b40      	cmp	r3, #64	@ 0x40
 800e234:	d956      	bls.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e236:	2303      	movs	r3, #3
 800e238:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800e23a:	e053      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800e23c:	68bb      	ldr	r3, [r7, #8]
 800e23e:	78db      	ldrb	r3, [r3, #3]
 800e240:	f003 0303 	and.w	r3, r3, #3
 800e244:	2b01      	cmp	r3, #1
 800e246:	d10e      	bne.n	800e266 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800e248:	68bb      	ldr	r3, [r7, #8]
 800e24a:	799b      	ldrb	r3, [r3, #6]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d007      	beq.n	800e260 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800e254:	2b10      	cmp	r3, #16
 800e256:	d803      	bhi.n	800e260 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800e258:	68bb      	ldr	r3, [r7, #8]
 800e25a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800e25c:	2b40      	cmp	r3, #64	@ 0x40
 800e25e:	d941      	bls.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e260:	2303      	movs	r3, #3
 800e262:	75fb      	strb	r3, [r7, #23]
 800e264:	e03e      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800e266:	68bb      	ldr	r3, [r7, #8]
 800e268:	78db      	ldrb	r3, [r3, #3]
 800e26a:	f003 0303 	and.w	r3, r3, #3
 800e26e:	2b03      	cmp	r3, #3
 800e270:	d10b      	bne.n	800e28a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	799b      	ldrb	r3, [r3, #6]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d004      	beq.n	800e284 <USBH_ParseEPDesc+0x162>
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	889b      	ldrh	r3, [r3, #4]
 800e27e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e282:	d32f      	bcc.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e284:	2303      	movs	r3, #3
 800e286:	75fb      	strb	r3, [r7, #23]
 800e288:	e02c      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800e28a:	2303      	movs	r3, #3
 800e28c:	75fb      	strb	r3, [r7, #23]
 800e28e:	e029      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e296:	2b02      	cmp	r3, #2
 800e298:	d120      	bne.n	800e2dc <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800e29a:	68bb      	ldr	r3, [r7, #8]
 800e29c:	78db      	ldrb	r3, [r3, #3]
 800e29e:	f003 0303 	and.w	r3, r3, #3
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d106      	bne.n	800e2b4 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800e2a6:	68bb      	ldr	r3, [r7, #8]
 800e2a8:	889b      	ldrh	r3, [r3, #4]
 800e2aa:	2b08      	cmp	r3, #8
 800e2ac:	d01a      	beq.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e2ae:	2303      	movs	r3, #3
 800e2b0:	75fb      	strb	r3, [r7, #23]
 800e2b2:	e017      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800e2b4:	68bb      	ldr	r3, [r7, #8]
 800e2b6:	78db      	ldrb	r3, [r3, #3]
 800e2b8:	f003 0303 	and.w	r3, r3, #3
 800e2bc:	2b03      	cmp	r3, #3
 800e2be:	d10a      	bne.n	800e2d6 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800e2c0:	68bb      	ldr	r3, [r7, #8]
 800e2c2:	799b      	ldrb	r3, [r3, #6]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d003      	beq.n	800e2d0 <USBH_ParseEPDesc+0x1ae>
 800e2c8:	68bb      	ldr	r3, [r7, #8]
 800e2ca:	889b      	ldrh	r3, [r3, #4]
 800e2cc:	2b08      	cmp	r3, #8
 800e2ce:	d909      	bls.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e2d0:	2303      	movs	r3, #3
 800e2d2:	75fb      	strb	r3, [r7, #23]
 800e2d4:	e006      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800e2d6:	2303      	movs	r3, #3
 800e2d8:	75fb      	strb	r3, [r7, #23]
 800e2da:	e003      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800e2dc:	2303      	movs	r3, #3
 800e2de:	75fb      	strb	r3, [r7, #23]
 800e2e0:	e000      	b.n	800e2e4 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800e2e2:	bf00      	nop
  }

  return status;
 800e2e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	371c      	adds	r7, #28
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f0:	4770      	bx	lr

0800e2f2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800e2f2:	b480      	push	{r7}
 800e2f4:	b087      	sub	sp, #28
 800e2f6:	af00      	add	r7, sp, #0
 800e2f8:	60f8      	str	r0, [r7, #12]
 800e2fa:	60b9      	str	r1, [r7, #8]
 800e2fc:	4613      	mov	r3, r2
 800e2fe:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	3301      	adds	r3, #1
 800e304:	781b      	ldrb	r3, [r3, #0]
 800e306:	2b03      	cmp	r3, #3
 800e308:	d120      	bne.n	800e34c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	781b      	ldrb	r3, [r3, #0]
 800e30e:	1e9a      	subs	r2, r3, #2
 800e310:	88fb      	ldrh	r3, [r7, #6]
 800e312:	4293      	cmp	r3, r2
 800e314:	bf28      	it	cs
 800e316:	4613      	movcs	r3, r2
 800e318:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	3302      	adds	r3, #2
 800e31e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800e320:	2300      	movs	r3, #0
 800e322:	82fb      	strh	r3, [r7, #22]
 800e324:	e00b      	b.n	800e33e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800e326:	8afb      	ldrh	r3, [r7, #22]
 800e328:	68fa      	ldr	r2, [r7, #12]
 800e32a:	4413      	add	r3, r2
 800e32c:	781a      	ldrb	r2, [r3, #0]
 800e32e:	68bb      	ldr	r3, [r7, #8]
 800e330:	701a      	strb	r2, [r3, #0]
      pdest++;
 800e332:	68bb      	ldr	r3, [r7, #8]
 800e334:	3301      	adds	r3, #1
 800e336:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800e338:	8afb      	ldrh	r3, [r7, #22]
 800e33a:	3302      	adds	r3, #2
 800e33c:	82fb      	strh	r3, [r7, #22]
 800e33e:	8afa      	ldrh	r2, [r7, #22]
 800e340:	8abb      	ldrh	r3, [r7, #20]
 800e342:	429a      	cmp	r2, r3
 800e344:	d3ef      	bcc.n	800e326 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	2200      	movs	r2, #0
 800e34a:	701a      	strb	r2, [r3, #0]
  }
}
 800e34c:	bf00      	nop
 800e34e:	371c      	adds	r7, #28
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr

0800e358 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e358:	b480      	push	{r7}
 800e35a:	b085      	sub	sp, #20
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
 800e360:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	881b      	ldrh	r3, [r3, #0]
 800e366:	687a      	ldr	r2, [r7, #4]
 800e368:	7812      	ldrb	r2, [r2, #0]
 800e36a:	4413      	add	r3, r2
 800e36c:	b29a      	uxth	r2, r3
 800e36e:	683b      	ldr	r3, [r7, #0]
 800e370:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	781b      	ldrb	r3, [r3, #0]
 800e376:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	4413      	add	r3, r2
 800e37c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e37e:	68fb      	ldr	r3, [r7, #12]
}
 800e380:	4618      	mov	r0, r3
 800e382:	3714      	adds	r7, #20
 800e384:	46bd      	mov	sp, r7
 800e386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e38a:	4770      	bx	lr

0800e38c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800e38c:	b580      	push	{r7, lr}
 800e38e:	b086      	sub	sp, #24
 800e390:	af00      	add	r7, sp, #0
 800e392:	60f8      	str	r0, [r7, #12]
 800e394:	60b9      	str	r1, [r7, #8]
 800e396:	4613      	mov	r3, r2
 800e398:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800e39a:	2301      	movs	r3, #1
 800e39c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	789b      	ldrb	r3, [r3, #2]
 800e3a2:	2b01      	cmp	r3, #1
 800e3a4:	d002      	beq.n	800e3ac <USBH_CtlReq+0x20>
 800e3a6:	2b02      	cmp	r3, #2
 800e3a8:	d00f      	beq.n	800e3ca <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800e3aa:	e027      	b.n	800e3fc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	68ba      	ldr	r2, [r7, #8]
 800e3b0:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	88fa      	ldrh	r2, [r7, #6]
 800e3b6:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	2201      	movs	r2, #1
 800e3bc:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	2202      	movs	r2, #2
 800e3c2:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	75fb      	strb	r3, [r7, #23]
      break;
 800e3c8:	e018      	b.n	800e3fc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800e3ca:	68f8      	ldr	r0, [r7, #12]
 800e3cc:	f000 f81c 	bl	800e408 <USBH_HandleControl>
 800e3d0:	4603      	mov	r3, r0
 800e3d2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800e3d4:	7dfb      	ldrb	r3, [r7, #23]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d002      	beq.n	800e3e0 <USBH_CtlReq+0x54>
 800e3da:	7dfb      	ldrb	r3, [r7, #23]
 800e3dc:	2b03      	cmp	r3, #3
 800e3de:	d106      	bne.n	800e3ee <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	2201      	movs	r2, #1
 800e3e4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	761a      	strb	r2, [r3, #24]
      break;
 800e3ec:	e005      	b.n	800e3fa <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800e3ee:	7dfb      	ldrb	r3, [r7, #23]
 800e3f0:	2b02      	cmp	r3, #2
 800e3f2:	d102      	bne.n	800e3fa <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	2201      	movs	r2, #1
 800e3f8:	709a      	strb	r2, [r3, #2]
      break;
 800e3fa:	bf00      	nop
  }
  return status;
 800e3fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3718      	adds	r7, #24
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
	...

0800e408 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b086      	sub	sp, #24
 800e40c:	af02      	add	r7, sp, #8
 800e40e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800e410:	2301      	movs	r3, #1
 800e412:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e414:	2300      	movs	r3, #0
 800e416:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	7e1b      	ldrb	r3, [r3, #24]
 800e41c:	3b01      	subs	r3, #1
 800e41e:	2b0a      	cmp	r3, #10
 800e420:	f200 8160 	bhi.w	800e6e4 <USBH_HandleControl+0x2dc>
 800e424:	a201      	add	r2, pc, #4	@ (adr r2, 800e42c <USBH_HandleControl+0x24>)
 800e426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e42a:	bf00      	nop
 800e42c:	0800e459 	.word	0x0800e459
 800e430:	0800e473 	.word	0x0800e473
 800e434:	0800e4dd 	.word	0x0800e4dd
 800e438:	0800e503 	.word	0x0800e503
 800e43c:	0800e53d 	.word	0x0800e53d
 800e440:	0800e567 	.word	0x0800e567
 800e444:	0800e5b9 	.word	0x0800e5b9
 800e448:	0800e5db 	.word	0x0800e5db
 800e44c:	0800e617 	.word	0x0800e617
 800e450:	0800e63d 	.word	0x0800e63d
 800e454:	0800e67b 	.word	0x0800e67b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f103 0110 	add.w	r1, r3, #16
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	795b      	ldrb	r3, [r3, #5]
 800e462:	461a      	mov	r2, r3
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f000 f951 	bl	800e70c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2202      	movs	r2, #2
 800e46e:	761a      	strb	r2, [r3, #24]
      break;
 800e470:	e143      	b.n	800e6fa <USBH_HandleControl+0x2f2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	795b      	ldrb	r3, [r3, #5]
 800e476:	4619      	mov	r1, r3
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f003 f949 	bl	8011710 <USBH_LL_GetURBState>
 800e47e:	4603      	mov	r3, r0
 800e480:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800e482:	7bbb      	ldrb	r3, [r7, #14]
 800e484:	2b01      	cmp	r3, #1
 800e486:	d11e      	bne.n	800e4c6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	7c1b      	ldrb	r3, [r3, #16]
 800e48c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e490:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	8adb      	ldrh	r3, [r3, #22]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d00a      	beq.n	800e4b0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800e49a:	7b7b      	ldrb	r3, [r7, #13]
 800e49c:	2b80      	cmp	r3, #128	@ 0x80
 800e49e:	d103      	bne.n	800e4a8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	2203      	movs	r2, #3
 800e4a4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800e4a6:	e11f      	b.n	800e6e8 <USBH_HandleControl+0x2e0>
            phost->Control.state = CTRL_DATA_OUT;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	2205      	movs	r2, #5
 800e4ac:	761a      	strb	r2, [r3, #24]
      break;
 800e4ae:	e11b      	b.n	800e6e8 <USBH_HandleControl+0x2e0>
          if (direction == USB_D2H)
 800e4b0:	7b7b      	ldrb	r3, [r7, #13]
 800e4b2:	2b80      	cmp	r3, #128	@ 0x80
 800e4b4:	d103      	bne.n	800e4be <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	2209      	movs	r2, #9
 800e4ba:	761a      	strb	r2, [r3, #24]
      break;
 800e4bc:	e114      	b.n	800e6e8 <USBH_HandleControl+0x2e0>
            phost->Control.state = CTRL_STATUS_IN;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	2207      	movs	r2, #7
 800e4c2:	761a      	strb	r2, [r3, #24]
      break;
 800e4c4:	e110      	b.n	800e6e8 <USBH_HandleControl+0x2e0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800e4c6:	7bbb      	ldrb	r3, [r7, #14]
 800e4c8:	2b04      	cmp	r3, #4
 800e4ca:	d003      	beq.n	800e4d4 <USBH_HandleControl+0xcc>
 800e4cc:	7bbb      	ldrb	r3, [r7, #14]
 800e4ce:	2b02      	cmp	r3, #2
 800e4d0:	f040 810a 	bne.w	800e6e8 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	220b      	movs	r2, #11
 800e4d8:	761a      	strb	r2, [r3, #24]
      break;
 800e4da:	e105      	b.n	800e6e8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e4e2:	b29a      	uxth	r2, r3
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	6899      	ldr	r1, [r3, #8]
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	899a      	ldrh	r2, [r3, #12]
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	791b      	ldrb	r3, [r3, #4]
 800e4f4:	6878      	ldr	r0, [r7, #4]
 800e4f6:	f000 f948 	bl	800e78a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	2204      	movs	r2, #4
 800e4fe:	761a      	strb	r2, [r3, #24]
      break;
 800e500:	e0fb      	b.n	800e6fa <USBH_HandleControl+0x2f2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	791b      	ldrb	r3, [r3, #4]
 800e506:	4619      	mov	r1, r3
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f003 f901 	bl	8011710 <USBH_LL_GetURBState>
 800e50e:	4603      	mov	r3, r0
 800e510:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800e512:	7bbb      	ldrb	r3, [r7, #14]
 800e514:	2b01      	cmp	r3, #1
 800e516:	d103      	bne.n	800e520 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	2209      	movs	r2, #9
 800e51c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800e51e:	e0e5      	b.n	800e6ec <USBH_HandleControl+0x2e4>
      else if (URB_Status == USBH_URB_STALL)
 800e520:	7bbb      	ldrb	r3, [r7, #14]
 800e522:	2b05      	cmp	r3, #5
 800e524:	d102      	bne.n	800e52c <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800e526:	2303      	movs	r3, #3
 800e528:	73fb      	strb	r3, [r7, #15]
      break;
 800e52a:	e0df      	b.n	800e6ec <USBH_HandleControl+0x2e4>
        if (URB_Status == USBH_URB_ERROR)
 800e52c:	7bbb      	ldrb	r3, [r7, #14]
 800e52e:	2b04      	cmp	r3, #4
 800e530:	f040 80dc 	bne.w	800e6ec <USBH_HandleControl+0x2e4>
          phost->Control.state = CTRL_ERROR;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	220b      	movs	r2, #11
 800e538:	761a      	strb	r2, [r3, #24]
      break;
 800e53a:	e0d7      	b.n	800e6ec <USBH_HandleControl+0x2e4>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	6899      	ldr	r1, [r3, #8]
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	899a      	ldrh	r2, [r3, #12]
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	795b      	ldrb	r3, [r3, #5]
 800e548:	2001      	movs	r0, #1
 800e54a:	9000      	str	r0, [sp, #0]
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f000 f8f7 	bl	800e740 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e558:	b29a      	uxth	r2, r3
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	2206      	movs	r2, #6
 800e562:	761a      	strb	r2, [r3, #24]
      break;
 800e564:	e0c9      	b.n	800e6fa <USBH_HandleControl+0x2f2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	795b      	ldrb	r3, [r3, #5]
 800e56a:	4619      	mov	r1, r3
 800e56c:	6878      	ldr	r0, [r7, #4]
 800e56e:	f003 f8cf 	bl	8011710 <USBH_LL_GetURBState>
 800e572:	4603      	mov	r3, r0
 800e574:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e576:	7bbb      	ldrb	r3, [r7, #14]
 800e578:	2b01      	cmp	r3, #1
 800e57a:	d103      	bne.n	800e584 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2207      	movs	r2, #7
 800e580:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800e582:	e0b5      	b.n	800e6f0 <USBH_HandleControl+0x2e8>
      else if (URB_Status == USBH_URB_STALL)
 800e584:	7bbb      	ldrb	r3, [r7, #14]
 800e586:	2b05      	cmp	r3, #5
 800e588:	d105      	bne.n	800e596 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	220c      	movs	r2, #12
 800e58e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800e590:	2303      	movs	r3, #3
 800e592:	73fb      	strb	r3, [r7, #15]
      break;
 800e594:	e0ac      	b.n	800e6f0 <USBH_HandleControl+0x2e8>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e596:	7bbb      	ldrb	r3, [r7, #14]
 800e598:	2b02      	cmp	r3, #2
 800e59a:	d103      	bne.n	800e5a4 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	2205      	movs	r2, #5
 800e5a0:	761a      	strb	r2, [r3, #24]
      break;
 800e5a2:	e0a5      	b.n	800e6f0 <USBH_HandleControl+0x2e8>
        if (URB_Status == USBH_URB_ERROR)
 800e5a4:	7bbb      	ldrb	r3, [r7, #14]
 800e5a6:	2b04      	cmp	r3, #4
 800e5a8:	f040 80a2 	bne.w	800e6f0 <USBH_HandleControl+0x2e8>
          phost->Control.state = CTRL_ERROR;
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	220b      	movs	r2, #11
 800e5b0:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800e5b2:	2302      	movs	r3, #2
 800e5b4:	73fb      	strb	r3, [r7, #15]
      break;
 800e5b6:	e09b      	b.n	800e6f0 <USBH_HandleControl+0x2e8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	791b      	ldrb	r3, [r3, #4]
 800e5bc:	2200      	movs	r2, #0
 800e5be:	2100      	movs	r1, #0
 800e5c0:	6878      	ldr	r0, [r7, #4]
 800e5c2:	f000 f8e2 	bl	800e78a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e5cc:	b29a      	uxth	r2, r3
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	2208      	movs	r2, #8
 800e5d6:	761a      	strb	r2, [r3, #24]

      break;
 800e5d8:	e08f      	b.n	800e6fa <USBH_HandleControl+0x2f2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	791b      	ldrb	r3, [r3, #4]
 800e5de:	4619      	mov	r1, r3
 800e5e0:	6878      	ldr	r0, [r7, #4]
 800e5e2:	f003 f895 	bl	8011710 <USBH_LL_GetURBState>
 800e5e6:	4603      	mov	r3, r0
 800e5e8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e5ea:	7bbb      	ldrb	r3, [r7, #14]
 800e5ec:	2b01      	cmp	r3, #1
 800e5ee:	d105      	bne.n	800e5fc <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	220d      	movs	r2, #13
 800e5f4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800e5fa:	e07b      	b.n	800e6f4 <USBH_HandleControl+0x2ec>
      else if (URB_Status == USBH_URB_ERROR)
 800e5fc:	7bbb      	ldrb	r3, [r7, #14]
 800e5fe:	2b04      	cmp	r3, #4
 800e600:	d103      	bne.n	800e60a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	220b      	movs	r2, #11
 800e606:	761a      	strb	r2, [r3, #24]
      break;
 800e608:	e074      	b.n	800e6f4 <USBH_HandleControl+0x2ec>
        if (URB_Status == USBH_URB_STALL)
 800e60a:	7bbb      	ldrb	r3, [r7, #14]
 800e60c:	2b05      	cmp	r3, #5
 800e60e:	d171      	bne.n	800e6f4 <USBH_HandleControl+0x2ec>
          status = USBH_NOT_SUPPORTED;
 800e610:	2303      	movs	r3, #3
 800e612:	73fb      	strb	r3, [r7, #15]
      break;
 800e614:	e06e      	b.n	800e6f4 <USBH_HandleControl+0x2ec>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	795b      	ldrb	r3, [r3, #5]
 800e61a:	2201      	movs	r2, #1
 800e61c:	9200      	str	r2, [sp, #0]
 800e61e:	2200      	movs	r2, #0
 800e620:	2100      	movs	r1, #0
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f000 f88c 	bl	800e740 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e62e:	b29a      	uxth	r2, r3
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	220a      	movs	r2, #10
 800e638:	761a      	strb	r2, [r3, #24]
      break;
 800e63a:	e05e      	b.n	800e6fa <USBH_HandleControl+0x2f2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	795b      	ldrb	r3, [r3, #5]
 800e640:	4619      	mov	r1, r3
 800e642:	6878      	ldr	r0, [r7, #4]
 800e644:	f003 f864 	bl	8011710 <USBH_LL_GetURBState>
 800e648:	4603      	mov	r3, r0
 800e64a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800e64c:	7bbb      	ldrb	r3, [r7, #14]
 800e64e:	2b01      	cmp	r3, #1
 800e650:	d105      	bne.n	800e65e <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800e652:	2300      	movs	r3, #0
 800e654:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	220d      	movs	r2, #13
 800e65a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800e65c:	e04c      	b.n	800e6f8 <USBH_HandleControl+0x2f0>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e65e:	7bbb      	ldrb	r3, [r7, #14]
 800e660:	2b02      	cmp	r3, #2
 800e662:	d103      	bne.n	800e66c <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	2209      	movs	r2, #9
 800e668:	761a      	strb	r2, [r3, #24]
      break;
 800e66a:	e045      	b.n	800e6f8 <USBH_HandleControl+0x2f0>
        if (URB_Status == USBH_URB_ERROR)
 800e66c:	7bbb      	ldrb	r3, [r7, #14]
 800e66e:	2b04      	cmp	r3, #4
 800e670:	d142      	bne.n	800e6f8 <USBH_HandleControl+0x2f0>
          phost->Control.state = CTRL_ERROR;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	220b      	movs	r2, #11
 800e676:	761a      	strb	r2, [r3, #24]
      break;
 800e678:	e03e      	b.n	800e6f8 <USBH_HandleControl+0x2f0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	7e5b      	ldrb	r3, [r3, #25]
 800e67e:	3301      	adds	r3, #1
 800e680:	b2da      	uxtb	r2, r3
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	765a      	strb	r2, [r3, #25]
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	7e5b      	ldrb	r3, [r3, #25]
 800e68a:	2b02      	cmp	r3, #2
 800e68c:	d806      	bhi.n	800e69c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2201      	movs	r2, #1
 800e692:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2201      	movs	r2, #1
 800e698:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800e69a:	e02e      	b.n	800e6fa <USBH_HandleControl+0x2f2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800e6a2:	2106      	movs	r1, #6
 800e6a4:	6878      	ldr	r0, [r7, #4]
 800e6a6:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 800e6ae:	4815      	ldr	r0, [pc, #84]	@ (800e704 <USBH_HandleControl+0x2fc>)
 800e6b0:	f003 fa92 	bl	8011bd8 <iprintf>
 800e6b4:	4814      	ldr	r0, [pc, #80]	@ (800e708 <USBH_HandleControl+0x300>)
 800e6b6:	f003 fa8f 	bl	8011bd8 <iprintf>
 800e6ba:	200a      	movs	r0, #10
 800e6bc:	f003 fa9e 	bl	8011bfc <putchar>
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	795b      	ldrb	r3, [r3, #5]
 800e6c4:	4619      	mov	r1, r3
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	f000 f910 	bl	800e8ec <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	791b      	ldrb	r3, [r3, #4]
 800e6d0:	4619      	mov	r1, r3
 800e6d2:	6878      	ldr	r0, [r7, #4]
 800e6d4:	f000 f90a 	bl	800e8ec <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2200      	movs	r2, #0
 800e6dc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800e6de:	2302      	movs	r3, #2
 800e6e0:	73fb      	strb	r3, [r7, #15]
      break;
 800e6e2:	e00a      	b.n	800e6fa <USBH_HandleControl+0x2f2>

    default:
      break;
 800e6e4:	bf00      	nop
 800e6e6:	e008      	b.n	800e6fa <USBH_HandleControl+0x2f2>
      break;
 800e6e8:	bf00      	nop
 800e6ea:	e006      	b.n	800e6fa <USBH_HandleControl+0x2f2>
      break;
 800e6ec:	bf00      	nop
 800e6ee:	e004      	b.n	800e6fa <USBH_HandleControl+0x2f2>
      break;
 800e6f0:	bf00      	nop
 800e6f2:	e002      	b.n	800e6fa <USBH_HandleControl+0x2f2>
      break;
 800e6f4:	bf00      	nop
 800e6f6:	e000      	b.n	800e6fa <USBH_HandleControl+0x2f2>
      break;
 800e6f8:	bf00      	nop
  }

  return status;
 800e6fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	3710      	adds	r7, #16
 800e700:	46bd      	mov	sp, r7
 800e702:	bd80      	pop	{r7, pc}
 800e704:	08012ff0 	.word	0x08012ff0
 800e708:	080130cc 	.word	0x080130cc

0800e70c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b088      	sub	sp, #32
 800e710:	af04      	add	r7, sp, #16
 800e712:	60f8      	str	r0, [r7, #12]
 800e714:	60b9      	str	r1, [r7, #8]
 800e716:	4613      	mov	r3, r2
 800e718:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e71a:	79f9      	ldrb	r1, [r7, #7]
 800e71c:	2300      	movs	r3, #0
 800e71e:	9303      	str	r3, [sp, #12]
 800e720:	2308      	movs	r3, #8
 800e722:	9302      	str	r3, [sp, #8]
 800e724:	68bb      	ldr	r3, [r7, #8]
 800e726:	9301      	str	r3, [sp, #4]
 800e728:	2300      	movs	r3, #0
 800e72a:	9300      	str	r3, [sp, #0]
 800e72c:	2300      	movs	r3, #0
 800e72e:	2200      	movs	r2, #0
 800e730:	68f8      	ldr	r0, [r7, #12]
 800e732:	f002 ffbc 	bl	80116ae <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800e736:	2300      	movs	r3, #0
}
 800e738:	4618      	mov	r0, r3
 800e73a:	3710      	adds	r7, #16
 800e73c:	46bd      	mov	sp, r7
 800e73e:	bd80      	pop	{r7, pc}

0800e740 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b088      	sub	sp, #32
 800e744:	af04      	add	r7, sp, #16
 800e746:	60f8      	str	r0, [r7, #12]
 800e748:	60b9      	str	r1, [r7, #8]
 800e74a:	4611      	mov	r1, r2
 800e74c:	461a      	mov	r2, r3
 800e74e:	460b      	mov	r3, r1
 800e750:	80fb      	strh	r3, [r7, #6]
 800e752:	4613      	mov	r3, r2
 800e754:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d001      	beq.n	800e764 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800e760:	2300      	movs	r3, #0
 800e762:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e764:	7979      	ldrb	r1, [r7, #5]
 800e766:	7e3b      	ldrb	r3, [r7, #24]
 800e768:	9303      	str	r3, [sp, #12]
 800e76a:	88fb      	ldrh	r3, [r7, #6]
 800e76c:	9302      	str	r3, [sp, #8]
 800e76e:	68bb      	ldr	r3, [r7, #8]
 800e770:	9301      	str	r3, [sp, #4]
 800e772:	2301      	movs	r3, #1
 800e774:	9300      	str	r3, [sp, #0]
 800e776:	2300      	movs	r3, #0
 800e778:	2200      	movs	r2, #0
 800e77a:	68f8      	ldr	r0, [r7, #12]
 800e77c:	f002 ff97 	bl	80116ae <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800e780:	2300      	movs	r3, #0
}
 800e782:	4618      	mov	r0, r3
 800e784:	3710      	adds	r7, #16
 800e786:	46bd      	mov	sp, r7
 800e788:	bd80      	pop	{r7, pc}

0800e78a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800e78a:	b580      	push	{r7, lr}
 800e78c:	b088      	sub	sp, #32
 800e78e:	af04      	add	r7, sp, #16
 800e790:	60f8      	str	r0, [r7, #12]
 800e792:	60b9      	str	r1, [r7, #8]
 800e794:	4611      	mov	r1, r2
 800e796:	461a      	mov	r2, r3
 800e798:	460b      	mov	r3, r1
 800e79a:	80fb      	strh	r3, [r7, #6]
 800e79c:	4613      	mov	r3, r2
 800e79e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e7a0:	7979      	ldrb	r1, [r7, #5]
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	9303      	str	r3, [sp, #12]
 800e7a6:	88fb      	ldrh	r3, [r7, #6]
 800e7a8:	9302      	str	r3, [sp, #8]
 800e7aa:	68bb      	ldr	r3, [r7, #8]
 800e7ac:	9301      	str	r3, [sp, #4]
 800e7ae:	2301      	movs	r3, #1
 800e7b0:	9300      	str	r3, [sp, #0]
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	2201      	movs	r2, #1
 800e7b6:	68f8      	ldr	r0, [r7, #12]
 800e7b8:	f002 ff79 	bl	80116ae <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800e7bc:	2300      	movs	r3, #0

}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	3710      	adds	r7, #16
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}

0800e7c6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800e7c6:	b580      	push	{r7, lr}
 800e7c8:	b088      	sub	sp, #32
 800e7ca:	af04      	add	r7, sp, #16
 800e7cc:	60f8      	str	r0, [r7, #12]
 800e7ce:	60b9      	str	r1, [r7, #8]
 800e7d0:	4611      	mov	r1, r2
 800e7d2:	461a      	mov	r2, r3
 800e7d4:	460b      	mov	r3, r1
 800e7d6:	80fb      	strh	r3, [r7, #6]
 800e7d8:	4613      	mov	r3, r2
 800e7da:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d001      	beq.n	800e7ea <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e7ea:	7979      	ldrb	r1, [r7, #5]
 800e7ec:	7e3b      	ldrb	r3, [r7, #24]
 800e7ee:	9303      	str	r3, [sp, #12]
 800e7f0:	88fb      	ldrh	r3, [r7, #6]
 800e7f2:	9302      	str	r3, [sp, #8]
 800e7f4:	68bb      	ldr	r3, [r7, #8]
 800e7f6:	9301      	str	r3, [sp, #4]
 800e7f8:	2301      	movs	r3, #1
 800e7fa:	9300      	str	r3, [sp, #0]
 800e7fc:	2302      	movs	r3, #2
 800e7fe:	2200      	movs	r2, #0
 800e800:	68f8      	ldr	r0, [r7, #12]
 800e802:	f002 ff54 	bl	80116ae <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800e806:	2300      	movs	r3, #0
}
 800e808:	4618      	mov	r0, r3
 800e80a:	3710      	adds	r7, #16
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}

0800e810 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b088      	sub	sp, #32
 800e814:	af04      	add	r7, sp, #16
 800e816:	60f8      	str	r0, [r7, #12]
 800e818:	60b9      	str	r1, [r7, #8]
 800e81a:	4611      	mov	r1, r2
 800e81c:	461a      	mov	r2, r3
 800e81e:	460b      	mov	r3, r1
 800e820:	80fb      	strh	r3, [r7, #6]
 800e822:	4613      	mov	r3, r2
 800e824:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e826:	7979      	ldrb	r1, [r7, #5]
 800e828:	2300      	movs	r3, #0
 800e82a:	9303      	str	r3, [sp, #12]
 800e82c:	88fb      	ldrh	r3, [r7, #6]
 800e82e:	9302      	str	r3, [sp, #8]
 800e830:	68bb      	ldr	r3, [r7, #8]
 800e832:	9301      	str	r3, [sp, #4]
 800e834:	2301      	movs	r3, #1
 800e836:	9300      	str	r3, [sp, #0]
 800e838:	2302      	movs	r3, #2
 800e83a:	2201      	movs	r2, #1
 800e83c:	68f8      	ldr	r0, [r7, #12]
 800e83e:	f002 ff36 	bl	80116ae <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800e842:	2300      	movs	r3, #0
}
 800e844:	4618      	mov	r0, r3
 800e846:	3710      	adds	r7, #16
 800e848:	46bd      	mov	sp, r7
 800e84a:	bd80      	pop	{r7, pc}

0800e84c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e84c:	b580      	push	{r7, lr}
 800e84e:	b086      	sub	sp, #24
 800e850:	af04      	add	r7, sp, #16
 800e852:	6078      	str	r0, [r7, #4]
 800e854:	4608      	mov	r0, r1
 800e856:	4611      	mov	r1, r2
 800e858:	461a      	mov	r2, r3
 800e85a:	4603      	mov	r3, r0
 800e85c:	70fb      	strb	r3, [r7, #3]
 800e85e:	460b      	mov	r3, r1
 800e860:	70bb      	strb	r3, [r7, #2]
 800e862:	4613      	mov	r3, r2
 800e864:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800e866:	7878      	ldrb	r0, [r7, #1]
 800e868:	78ba      	ldrb	r2, [r7, #2]
 800e86a:	78f9      	ldrb	r1, [r7, #3]
 800e86c:	8b3b      	ldrh	r3, [r7, #24]
 800e86e:	9302      	str	r3, [sp, #8]
 800e870:	7d3b      	ldrb	r3, [r7, #20]
 800e872:	9301      	str	r3, [sp, #4]
 800e874:	7c3b      	ldrb	r3, [r7, #16]
 800e876:	9300      	str	r3, [sp, #0]
 800e878:	4603      	mov	r3, r0
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f002 fedb 	bl	8011636 <USBH_LL_OpenPipe>

  return USBH_OK;
 800e880:	2300      	movs	r3, #0
}
 800e882:	4618      	mov	r0, r3
 800e884:	3708      	adds	r7, #8
 800e886:	46bd      	mov	sp, r7
 800e888:	bd80      	pop	{r7, pc}

0800e88a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800e88a:	b580      	push	{r7, lr}
 800e88c:	b082      	sub	sp, #8
 800e88e:	af00      	add	r7, sp, #0
 800e890:	6078      	str	r0, [r7, #4]
 800e892:	460b      	mov	r3, r1
 800e894:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800e896:	78fb      	ldrb	r3, [r7, #3]
 800e898:	4619      	mov	r1, r3
 800e89a:	6878      	ldr	r0, [r7, #4]
 800e89c:	f002 fefa 	bl	8011694 <USBH_LL_ClosePipe>

  return USBH_OK;
 800e8a0:	2300      	movs	r3, #0
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3708      	adds	r7, #8
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bd80      	pop	{r7, pc}

0800e8aa <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800e8aa:	b580      	push	{r7, lr}
 800e8ac:	b084      	sub	sp, #16
 800e8ae:	af00      	add	r7, sp, #0
 800e8b0:	6078      	str	r0, [r7, #4]
 800e8b2:	460b      	mov	r3, r1
 800e8b4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800e8b6:	6878      	ldr	r0, [r7, #4]
 800e8b8:	f000 f836 	bl	800e928 <USBH_GetFreePipe>
 800e8bc:	4603      	mov	r3, r0
 800e8be:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800e8c0:	89fb      	ldrh	r3, [r7, #14]
 800e8c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d00a      	beq.n	800e8e0 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800e8ca:	78fa      	ldrb	r2, [r7, #3]
 800e8cc:	89fb      	ldrh	r3, [r7, #14]
 800e8ce:	f003 030f 	and.w	r3, r3, #15
 800e8d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e8d6:	6879      	ldr	r1, [r7, #4]
 800e8d8:	33e0      	adds	r3, #224	@ 0xe0
 800e8da:	009b      	lsls	r3, r3, #2
 800e8dc:	440b      	add	r3, r1
 800e8de:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800e8e0:	89fb      	ldrh	r3, [r7, #14]
 800e8e2:	b2db      	uxtb	r3, r3
}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	3710      	adds	r7, #16
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	bd80      	pop	{r7, pc}

0800e8ec <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800e8ec:	b480      	push	{r7}
 800e8ee:	b083      	sub	sp, #12
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
 800e8f4:	460b      	mov	r3, r1
 800e8f6:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800e8f8:	78fb      	ldrb	r3, [r7, #3]
 800e8fa:	2b0f      	cmp	r3, #15
 800e8fc:	d80d      	bhi.n	800e91a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800e8fe:	78fb      	ldrb	r3, [r7, #3]
 800e900:	687a      	ldr	r2, [r7, #4]
 800e902:	33e0      	adds	r3, #224	@ 0xe0
 800e904:	009b      	lsls	r3, r3, #2
 800e906:	4413      	add	r3, r2
 800e908:	685a      	ldr	r2, [r3, #4]
 800e90a:	78fb      	ldrb	r3, [r7, #3]
 800e90c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800e910:	6879      	ldr	r1, [r7, #4]
 800e912:	33e0      	adds	r3, #224	@ 0xe0
 800e914:	009b      	lsls	r3, r3, #2
 800e916:	440b      	add	r3, r1
 800e918:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800e91a:	2300      	movs	r3, #0
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	370c      	adds	r7, #12
 800e920:	46bd      	mov	sp, r7
 800e922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e926:	4770      	bx	lr

0800e928 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800e928:	b480      	push	{r7}
 800e92a:	b085      	sub	sp, #20
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800e930:	2300      	movs	r3, #0
 800e932:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800e934:	2300      	movs	r3, #0
 800e936:	73fb      	strb	r3, [r7, #15]
 800e938:	e00f      	b.n	800e95a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800e93a:	7bfb      	ldrb	r3, [r7, #15]
 800e93c:	687a      	ldr	r2, [r7, #4]
 800e93e:	33e0      	adds	r3, #224	@ 0xe0
 800e940:	009b      	lsls	r3, r3, #2
 800e942:	4413      	add	r3, r2
 800e944:	685b      	ldr	r3, [r3, #4]
 800e946:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d102      	bne.n	800e954 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800e94e:	7bfb      	ldrb	r3, [r7, #15]
 800e950:	b29b      	uxth	r3, r3
 800e952:	e007      	b.n	800e964 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800e954:	7bfb      	ldrb	r3, [r7, #15]
 800e956:	3301      	adds	r3, #1
 800e958:	73fb      	strb	r3, [r7, #15]
 800e95a:	7bfb      	ldrb	r3, [r7, #15]
 800e95c:	2b0f      	cmp	r3, #15
 800e95e:	d9ec      	bls.n	800e93a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800e960:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800e964:	4618      	mov	r0, r3
 800e966:	3714      	adds	r7, #20
 800e968:	46bd      	mov	sp, r7
 800e96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96e:	4770      	bx	lr

0800e970 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b084      	sub	sp, #16
 800e974:	af00      	add	r7, sp, #0
 800e976:	4603      	mov	r3, r0
 800e978:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e97a:	79fb      	ldrb	r3, [r7, #7]
 800e97c:	4a08      	ldr	r2, [pc, #32]	@ (800e9a0 <disk_status+0x30>)
 800e97e:	009b      	lsls	r3, r3, #2
 800e980:	4413      	add	r3, r2
 800e982:	685b      	ldr	r3, [r3, #4]
 800e984:	685b      	ldr	r3, [r3, #4]
 800e986:	79fa      	ldrb	r2, [r7, #7]
 800e988:	4905      	ldr	r1, [pc, #20]	@ (800e9a0 <disk_status+0x30>)
 800e98a:	440a      	add	r2, r1
 800e98c:	7a12      	ldrb	r2, [r2, #8]
 800e98e:	4610      	mov	r0, r2
 800e990:	4798      	blx	r3
 800e992:	4603      	mov	r3, r0
 800e994:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e996:	7bfb      	ldrb	r3, [r7, #15]
}
 800e998:	4618      	mov	r0, r3
 800e99a:	3710      	adds	r7, #16
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}
 800e9a0:	2000050c 	.word	0x2000050c

0800e9a4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b084      	sub	sp, #16
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e9b2:	79fb      	ldrb	r3, [r7, #7]
 800e9b4:	4a0e      	ldr	r2, [pc, #56]	@ (800e9f0 <disk_initialize+0x4c>)
 800e9b6:	5cd3      	ldrb	r3, [r2, r3]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d114      	bne.n	800e9e6 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e9bc:	79fb      	ldrb	r3, [r7, #7]
 800e9be:	4a0c      	ldr	r2, [pc, #48]	@ (800e9f0 <disk_initialize+0x4c>)
 800e9c0:	009b      	lsls	r3, r3, #2
 800e9c2:	4413      	add	r3, r2
 800e9c4:	685b      	ldr	r3, [r3, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	79fa      	ldrb	r2, [r7, #7]
 800e9ca:	4909      	ldr	r1, [pc, #36]	@ (800e9f0 <disk_initialize+0x4c>)
 800e9cc:	440a      	add	r2, r1
 800e9ce:	7a12      	ldrb	r2, [r2, #8]
 800e9d0:	4610      	mov	r0, r2
 800e9d2:	4798      	blx	r3
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800e9d8:	7bfb      	ldrb	r3, [r7, #15]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d103      	bne.n	800e9e6 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800e9de:	79fb      	ldrb	r3, [r7, #7]
 800e9e0:	4a03      	ldr	r2, [pc, #12]	@ (800e9f0 <disk_initialize+0x4c>)
 800e9e2:	2101      	movs	r1, #1
 800e9e4:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800e9e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	3710      	adds	r7, #16
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	bd80      	pop	{r7, pc}
 800e9f0:	2000050c 	.word	0x2000050c

0800e9f4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e9f4:	b590      	push	{r4, r7, lr}
 800e9f6:	b087      	sub	sp, #28
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	60b9      	str	r1, [r7, #8]
 800e9fc:	607a      	str	r2, [r7, #4]
 800e9fe:	603b      	str	r3, [r7, #0]
 800ea00:	4603      	mov	r3, r0
 800ea02:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ea04:	7bfb      	ldrb	r3, [r7, #15]
 800ea06:	4a0a      	ldr	r2, [pc, #40]	@ (800ea30 <disk_read+0x3c>)
 800ea08:	009b      	lsls	r3, r3, #2
 800ea0a:	4413      	add	r3, r2
 800ea0c:	685b      	ldr	r3, [r3, #4]
 800ea0e:	689c      	ldr	r4, [r3, #8]
 800ea10:	7bfb      	ldrb	r3, [r7, #15]
 800ea12:	4a07      	ldr	r2, [pc, #28]	@ (800ea30 <disk_read+0x3c>)
 800ea14:	4413      	add	r3, r2
 800ea16:	7a18      	ldrb	r0, [r3, #8]
 800ea18:	683b      	ldr	r3, [r7, #0]
 800ea1a:	687a      	ldr	r2, [r7, #4]
 800ea1c:	68b9      	ldr	r1, [r7, #8]
 800ea1e:	47a0      	blx	r4
 800ea20:	4603      	mov	r3, r0
 800ea22:	75fb      	strb	r3, [r7, #23]
  return res;
 800ea24:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea26:	4618      	mov	r0, r3
 800ea28:	371c      	adds	r7, #28
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	bd90      	pop	{r4, r7, pc}
 800ea2e:	bf00      	nop
 800ea30:	2000050c 	.word	0x2000050c

0800ea34 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ea34:	b590      	push	{r4, r7, lr}
 800ea36:	b087      	sub	sp, #28
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	60b9      	str	r1, [r7, #8]
 800ea3c:	607a      	str	r2, [r7, #4]
 800ea3e:	603b      	str	r3, [r7, #0]
 800ea40:	4603      	mov	r3, r0
 800ea42:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ea44:	7bfb      	ldrb	r3, [r7, #15]
 800ea46:	4a0a      	ldr	r2, [pc, #40]	@ (800ea70 <disk_write+0x3c>)
 800ea48:	009b      	lsls	r3, r3, #2
 800ea4a:	4413      	add	r3, r2
 800ea4c:	685b      	ldr	r3, [r3, #4]
 800ea4e:	68dc      	ldr	r4, [r3, #12]
 800ea50:	7bfb      	ldrb	r3, [r7, #15]
 800ea52:	4a07      	ldr	r2, [pc, #28]	@ (800ea70 <disk_write+0x3c>)
 800ea54:	4413      	add	r3, r2
 800ea56:	7a18      	ldrb	r0, [r3, #8]
 800ea58:	683b      	ldr	r3, [r7, #0]
 800ea5a:	687a      	ldr	r2, [r7, #4]
 800ea5c:	68b9      	ldr	r1, [r7, #8]
 800ea5e:	47a0      	blx	r4
 800ea60:	4603      	mov	r3, r0
 800ea62:	75fb      	strb	r3, [r7, #23]
  return res;
 800ea64:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea66:	4618      	mov	r0, r3
 800ea68:	371c      	adds	r7, #28
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	bd90      	pop	{r4, r7, pc}
 800ea6e:	bf00      	nop
 800ea70:	2000050c 	.word	0x2000050c

0800ea74 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	b084      	sub	sp, #16
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	603a      	str	r2, [r7, #0]
 800ea7e:	71fb      	strb	r3, [r7, #7]
 800ea80:	460b      	mov	r3, r1
 800ea82:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ea84:	79fb      	ldrb	r3, [r7, #7]
 800ea86:	4a09      	ldr	r2, [pc, #36]	@ (800eaac <disk_ioctl+0x38>)
 800ea88:	009b      	lsls	r3, r3, #2
 800ea8a:	4413      	add	r3, r2
 800ea8c:	685b      	ldr	r3, [r3, #4]
 800ea8e:	691b      	ldr	r3, [r3, #16]
 800ea90:	79fa      	ldrb	r2, [r7, #7]
 800ea92:	4906      	ldr	r1, [pc, #24]	@ (800eaac <disk_ioctl+0x38>)
 800ea94:	440a      	add	r2, r1
 800ea96:	7a10      	ldrb	r0, [r2, #8]
 800ea98:	79b9      	ldrb	r1, [r7, #6]
 800ea9a:	683a      	ldr	r2, [r7, #0]
 800ea9c:	4798      	blx	r3
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	73fb      	strb	r3, [r7, #15]
  return res;
 800eaa2:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	3710      	adds	r7, #16
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	bd80      	pop	{r7, pc}
 800eaac:	2000050c 	.word	0x2000050c

0800eab0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800eab0:	b480      	push	{r7}
 800eab2:	b085      	sub	sp, #20
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	3301      	adds	r3, #1
 800eabc:	781b      	ldrb	r3, [r3, #0]
 800eabe:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800eac0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800eac4:	021b      	lsls	r3, r3, #8
 800eac6:	b21a      	sxth	r2, r3
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	781b      	ldrb	r3, [r3, #0]
 800eacc:	b21b      	sxth	r3, r3
 800eace:	4313      	orrs	r3, r2
 800ead0:	b21b      	sxth	r3, r3
 800ead2:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ead4:	89fb      	ldrh	r3, [r7, #14]
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	3714      	adds	r7, #20
 800eada:	46bd      	mov	sp, r7
 800eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae0:	4770      	bx	lr

0800eae2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800eae2:	b480      	push	{r7}
 800eae4:	b085      	sub	sp, #20
 800eae6:	af00      	add	r7, sp, #0
 800eae8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	3303      	adds	r3, #3
 800eaee:	781b      	ldrb	r3, [r3, #0]
 800eaf0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	021b      	lsls	r3, r3, #8
 800eaf6:	687a      	ldr	r2, [r7, #4]
 800eaf8:	3202      	adds	r2, #2
 800eafa:	7812      	ldrb	r2, [r2, #0]
 800eafc:	4313      	orrs	r3, r2
 800eafe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	021b      	lsls	r3, r3, #8
 800eb04:	687a      	ldr	r2, [r7, #4]
 800eb06:	3201      	adds	r2, #1
 800eb08:	7812      	ldrb	r2, [r2, #0]
 800eb0a:	4313      	orrs	r3, r2
 800eb0c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	021b      	lsls	r3, r3, #8
 800eb12:	687a      	ldr	r2, [r7, #4]
 800eb14:	7812      	ldrb	r2, [r2, #0]
 800eb16:	4313      	orrs	r3, r2
 800eb18:	60fb      	str	r3, [r7, #12]
	return rv;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
}
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	3714      	adds	r7, #20
 800eb20:	46bd      	mov	sp, r7
 800eb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb26:	4770      	bx	lr

0800eb28 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800eb28:	b480      	push	{r7}
 800eb2a:	b083      	sub	sp, #12
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	6078      	str	r0, [r7, #4]
 800eb30:	460b      	mov	r3, r1
 800eb32:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	1c5a      	adds	r2, r3, #1
 800eb38:	607a      	str	r2, [r7, #4]
 800eb3a:	887a      	ldrh	r2, [r7, #2]
 800eb3c:	b2d2      	uxtb	r2, r2
 800eb3e:	701a      	strb	r2, [r3, #0]
 800eb40:	887b      	ldrh	r3, [r7, #2]
 800eb42:	0a1b      	lsrs	r3, r3, #8
 800eb44:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	1c5a      	adds	r2, r3, #1
 800eb4a:	607a      	str	r2, [r7, #4]
 800eb4c:	887a      	ldrh	r2, [r7, #2]
 800eb4e:	b2d2      	uxtb	r2, r2
 800eb50:	701a      	strb	r2, [r3, #0]
}
 800eb52:	bf00      	nop
 800eb54:	370c      	adds	r7, #12
 800eb56:	46bd      	mov	sp, r7
 800eb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb5c:	4770      	bx	lr

0800eb5e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800eb5e:	b480      	push	{r7}
 800eb60:	b083      	sub	sp, #12
 800eb62:	af00      	add	r7, sp, #0
 800eb64:	6078      	str	r0, [r7, #4]
 800eb66:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	1c5a      	adds	r2, r3, #1
 800eb6c:	607a      	str	r2, [r7, #4]
 800eb6e:	683a      	ldr	r2, [r7, #0]
 800eb70:	b2d2      	uxtb	r2, r2
 800eb72:	701a      	strb	r2, [r3, #0]
 800eb74:	683b      	ldr	r3, [r7, #0]
 800eb76:	0a1b      	lsrs	r3, r3, #8
 800eb78:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	1c5a      	adds	r2, r3, #1
 800eb7e:	607a      	str	r2, [r7, #4]
 800eb80:	683a      	ldr	r2, [r7, #0]
 800eb82:	b2d2      	uxtb	r2, r2
 800eb84:	701a      	strb	r2, [r3, #0]
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	0a1b      	lsrs	r3, r3, #8
 800eb8a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	1c5a      	adds	r2, r3, #1
 800eb90:	607a      	str	r2, [r7, #4]
 800eb92:	683a      	ldr	r2, [r7, #0]
 800eb94:	b2d2      	uxtb	r2, r2
 800eb96:	701a      	strb	r2, [r3, #0]
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	0a1b      	lsrs	r3, r3, #8
 800eb9c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	1c5a      	adds	r2, r3, #1
 800eba2:	607a      	str	r2, [r7, #4]
 800eba4:	683a      	ldr	r2, [r7, #0]
 800eba6:	b2d2      	uxtb	r2, r2
 800eba8:	701a      	strb	r2, [r3, #0]
}
 800ebaa:	bf00      	nop
 800ebac:	370c      	adds	r7, #12
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb4:	4770      	bx	lr

0800ebb6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ebb6:	b480      	push	{r7}
 800ebb8:	b087      	sub	sp, #28
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	60f8      	str	r0, [r7, #12]
 800ebbe:	60b9      	str	r1, [r7, #8]
 800ebc0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ebc6:	68bb      	ldr	r3, [r7, #8]
 800ebc8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d00d      	beq.n	800ebec <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ebd0:	693a      	ldr	r2, [r7, #16]
 800ebd2:	1c53      	adds	r3, r2, #1
 800ebd4:	613b      	str	r3, [r7, #16]
 800ebd6:	697b      	ldr	r3, [r7, #20]
 800ebd8:	1c59      	adds	r1, r3, #1
 800ebda:	6179      	str	r1, [r7, #20]
 800ebdc:	7812      	ldrb	r2, [r2, #0]
 800ebde:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	3b01      	subs	r3, #1
 800ebe4:	607b      	str	r3, [r7, #4]
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d1f1      	bne.n	800ebd0 <mem_cpy+0x1a>
	}
}
 800ebec:	bf00      	nop
 800ebee:	371c      	adds	r7, #28
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf6:	4770      	bx	lr

0800ebf8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ebf8:	b480      	push	{r7}
 800ebfa:	b087      	sub	sp, #28
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	60f8      	str	r0, [r7, #12]
 800ec00:	60b9      	str	r1, [r7, #8]
 800ec02:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	1c5a      	adds	r2, r3, #1
 800ec0c:	617a      	str	r2, [r7, #20]
 800ec0e:	68ba      	ldr	r2, [r7, #8]
 800ec10:	b2d2      	uxtb	r2, r2
 800ec12:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	3b01      	subs	r3, #1
 800ec18:	607b      	str	r3, [r7, #4]
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d1f3      	bne.n	800ec08 <mem_set+0x10>
}
 800ec20:	bf00      	nop
 800ec22:	bf00      	nop
 800ec24:	371c      	adds	r7, #28
 800ec26:	46bd      	mov	sp, r7
 800ec28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2c:	4770      	bx	lr

0800ec2e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ec2e:	b480      	push	{r7}
 800ec30:	b089      	sub	sp, #36	@ 0x24
 800ec32:	af00      	add	r7, sp, #0
 800ec34:	60f8      	str	r0, [r7, #12]
 800ec36:	60b9      	str	r1, [r7, #8]
 800ec38:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	61fb      	str	r3, [r7, #28]
 800ec3e:	68bb      	ldr	r3, [r7, #8]
 800ec40:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ec42:	2300      	movs	r3, #0
 800ec44:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800ec46:	69fb      	ldr	r3, [r7, #28]
 800ec48:	1c5a      	adds	r2, r3, #1
 800ec4a:	61fa      	str	r2, [r7, #28]
 800ec4c:	781b      	ldrb	r3, [r3, #0]
 800ec4e:	4619      	mov	r1, r3
 800ec50:	69bb      	ldr	r3, [r7, #24]
 800ec52:	1c5a      	adds	r2, r3, #1
 800ec54:	61ba      	str	r2, [r7, #24]
 800ec56:	781b      	ldrb	r3, [r3, #0]
 800ec58:	1acb      	subs	r3, r1, r3
 800ec5a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	3b01      	subs	r3, #1
 800ec60:	607b      	str	r3, [r7, #4]
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d002      	beq.n	800ec6e <mem_cmp+0x40>
 800ec68:	697b      	ldr	r3, [r7, #20]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d0eb      	beq.n	800ec46 <mem_cmp+0x18>

	return r;
 800ec6e:	697b      	ldr	r3, [r7, #20]
}
 800ec70:	4618      	mov	r0, r3
 800ec72:	3724      	adds	r7, #36	@ 0x24
 800ec74:	46bd      	mov	sp, r7
 800ec76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7a:	4770      	bx	lr

0800ec7c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ec7c:	b480      	push	{r7}
 800ec7e:	b083      	sub	sp, #12
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	6078      	str	r0, [r7, #4]
 800ec84:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ec86:	e002      	b.n	800ec8e <chk_chr+0x12>
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	3301      	adds	r3, #1
 800ec8c:	607b      	str	r3, [r7, #4]
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	781b      	ldrb	r3, [r3, #0]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d005      	beq.n	800eca2 <chk_chr+0x26>
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	781b      	ldrb	r3, [r3, #0]
 800ec9a:	461a      	mov	r2, r3
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d1f2      	bne.n	800ec88 <chk_chr+0xc>
	return *str;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	781b      	ldrb	r3, [r3, #0]
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	370c      	adds	r7, #12
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb0:	4770      	bx	lr
	...

0800ecb4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ecb4:	b480      	push	{r7}
 800ecb6:	b085      	sub	sp, #20
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
 800ecbc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ecbe:	2300      	movs	r3, #0
 800ecc0:	60bb      	str	r3, [r7, #8]
 800ecc2:	68bb      	ldr	r3, [r7, #8]
 800ecc4:	60fb      	str	r3, [r7, #12]
 800ecc6:	e029      	b.n	800ed1c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ecc8:	4a27      	ldr	r2, [pc, #156]	@ (800ed68 <chk_lock+0xb4>)
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	011b      	lsls	r3, r3, #4
 800ecce:	4413      	add	r3, r2
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d01d      	beq.n	800ed12 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ecd6:	4a24      	ldr	r2, [pc, #144]	@ (800ed68 <chk_lock+0xb4>)
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	011b      	lsls	r3, r3, #4
 800ecdc:	4413      	add	r3, r2
 800ecde:	681a      	ldr	r2, [r3, #0]
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	429a      	cmp	r2, r3
 800ece6:	d116      	bne.n	800ed16 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ece8:	4a1f      	ldr	r2, [pc, #124]	@ (800ed68 <chk_lock+0xb4>)
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	011b      	lsls	r3, r3, #4
 800ecee:	4413      	add	r3, r2
 800ecf0:	3304      	adds	r3, #4
 800ecf2:	681a      	ldr	r2, [r3, #0]
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	d10c      	bne.n	800ed16 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ecfc:	4a1a      	ldr	r2, [pc, #104]	@ (800ed68 <chk_lock+0xb4>)
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	011b      	lsls	r3, r3, #4
 800ed02:	4413      	add	r3, r2
 800ed04:	3308      	adds	r3, #8
 800ed06:	681a      	ldr	r2, [r3, #0]
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	d102      	bne.n	800ed16 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ed10:	e007      	b.n	800ed22 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ed12:	2301      	movs	r3, #1
 800ed14:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	3301      	adds	r3, #1
 800ed1a:	60fb      	str	r3, [r7, #12]
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	2b01      	cmp	r3, #1
 800ed20:	d9d2      	bls.n	800ecc8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	2b02      	cmp	r3, #2
 800ed26:	d109      	bne.n	800ed3c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ed28:	68bb      	ldr	r3, [r7, #8]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d102      	bne.n	800ed34 <chk_lock+0x80>
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	2b02      	cmp	r3, #2
 800ed32:	d101      	bne.n	800ed38 <chk_lock+0x84>
 800ed34:	2300      	movs	r3, #0
 800ed36:	e010      	b.n	800ed5a <chk_lock+0xa6>
 800ed38:	2312      	movs	r3, #18
 800ed3a:	e00e      	b.n	800ed5a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d108      	bne.n	800ed54 <chk_lock+0xa0>
 800ed42:	4a09      	ldr	r2, [pc, #36]	@ (800ed68 <chk_lock+0xb4>)
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	011b      	lsls	r3, r3, #4
 800ed48:	4413      	add	r3, r2
 800ed4a:	330c      	adds	r3, #12
 800ed4c:	881b      	ldrh	r3, [r3, #0]
 800ed4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ed52:	d101      	bne.n	800ed58 <chk_lock+0xa4>
 800ed54:	2310      	movs	r3, #16
 800ed56:	e000      	b.n	800ed5a <chk_lock+0xa6>
 800ed58:	2300      	movs	r3, #0
}
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	3714      	adds	r7, #20
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed64:	4770      	bx	lr
 800ed66:	bf00      	nop
 800ed68:	200004ec 	.word	0x200004ec

0800ed6c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ed6c:	b480      	push	{r7}
 800ed6e:	b083      	sub	sp, #12
 800ed70:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ed72:	2300      	movs	r3, #0
 800ed74:	607b      	str	r3, [r7, #4]
 800ed76:	e002      	b.n	800ed7e <enq_lock+0x12>
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	3301      	adds	r3, #1
 800ed7c:	607b      	str	r3, [r7, #4]
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	2b01      	cmp	r3, #1
 800ed82:	d806      	bhi.n	800ed92 <enq_lock+0x26>
 800ed84:	4a09      	ldr	r2, [pc, #36]	@ (800edac <enq_lock+0x40>)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	011b      	lsls	r3, r3, #4
 800ed8a:	4413      	add	r3, r2
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d1f2      	bne.n	800ed78 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	2b02      	cmp	r3, #2
 800ed96:	bf14      	ite	ne
 800ed98:	2301      	movne	r3, #1
 800ed9a:	2300      	moveq	r3, #0
 800ed9c:	b2db      	uxtb	r3, r3
}
 800ed9e:	4618      	mov	r0, r3
 800eda0:	370c      	adds	r7, #12
 800eda2:	46bd      	mov	sp, r7
 800eda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda8:	4770      	bx	lr
 800edaa:	bf00      	nop
 800edac:	200004ec 	.word	0x200004ec

0800edb0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800edb0:	b480      	push	{r7}
 800edb2:	b085      	sub	sp, #20
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800edba:	2300      	movs	r3, #0
 800edbc:	60fb      	str	r3, [r7, #12]
 800edbe:	e01f      	b.n	800ee00 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800edc0:	4a41      	ldr	r2, [pc, #260]	@ (800eec8 <inc_lock+0x118>)
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	011b      	lsls	r3, r3, #4
 800edc6:	4413      	add	r3, r2
 800edc8:	681a      	ldr	r2, [r3, #0]
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	429a      	cmp	r2, r3
 800edd0:	d113      	bne.n	800edfa <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800edd2:	4a3d      	ldr	r2, [pc, #244]	@ (800eec8 <inc_lock+0x118>)
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	011b      	lsls	r3, r3, #4
 800edd8:	4413      	add	r3, r2
 800edda:	3304      	adds	r3, #4
 800eddc:	681a      	ldr	r2, [r3, #0]
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d109      	bne.n	800edfa <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ede6:	4a38      	ldr	r2, [pc, #224]	@ (800eec8 <inc_lock+0x118>)
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	011b      	lsls	r3, r3, #4
 800edec:	4413      	add	r3, r2
 800edee:	3308      	adds	r3, #8
 800edf0:	681a      	ldr	r2, [r3, #0]
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800edf6:	429a      	cmp	r2, r3
 800edf8:	d006      	beq.n	800ee08 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	3301      	adds	r3, #1
 800edfe:	60fb      	str	r3, [r7, #12]
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	2b01      	cmp	r3, #1
 800ee04:	d9dc      	bls.n	800edc0 <inc_lock+0x10>
 800ee06:	e000      	b.n	800ee0a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ee08:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	2b02      	cmp	r3, #2
 800ee0e:	d132      	bne.n	800ee76 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ee10:	2300      	movs	r3, #0
 800ee12:	60fb      	str	r3, [r7, #12]
 800ee14:	e002      	b.n	800ee1c <inc_lock+0x6c>
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	3301      	adds	r3, #1
 800ee1a:	60fb      	str	r3, [r7, #12]
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	2b01      	cmp	r3, #1
 800ee20:	d806      	bhi.n	800ee30 <inc_lock+0x80>
 800ee22:	4a29      	ldr	r2, [pc, #164]	@ (800eec8 <inc_lock+0x118>)
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	011b      	lsls	r3, r3, #4
 800ee28:	4413      	add	r3, r2
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d1f2      	bne.n	800ee16 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	2b02      	cmp	r3, #2
 800ee34:	d101      	bne.n	800ee3a <inc_lock+0x8a>
 800ee36:	2300      	movs	r3, #0
 800ee38:	e040      	b.n	800eebc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681a      	ldr	r2, [r3, #0]
 800ee3e:	4922      	ldr	r1, [pc, #136]	@ (800eec8 <inc_lock+0x118>)
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	011b      	lsls	r3, r3, #4
 800ee44:	440b      	add	r3, r1
 800ee46:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	689a      	ldr	r2, [r3, #8]
 800ee4c:	491e      	ldr	r1, [pc, #120]	@ (800eec8 <inc_lock+0x118>)
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	011b      	lsls	r3, r3, #4
 800ee52:	440b      	add	r3, r1
 800ee54:	3304      	adds	r3, #4
 800ee56:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	695a      	ldr	r2, [r3, #20]
 800ee5c:	491a      	ldr	r1, [pc, #104]	@ (800eec8 <inc_lock+0x118>)
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	011b      	lsls	r3, r3, #4
 800ee62:	440b      	add	r3, r1
 800ee64:	3308      	adds	r3, #8
 800ee66:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ee68:	4a17      	ldr	r2, [pc, #92]	@ (800eec8 <inc_lock+0x118>)
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	011b      	lsls	r3, r3, #4
 800ee6e:	4413      	add	r3, r2
 800ee70:	330c      	adds	r3, #12
 800ee72:	2200      	movs	r2, #0
 800ee74:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ee76:	683b      	ldr	r3, [r7, #0]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d009      	beq.n	800ee90 <inc_lock+0xe0>
 800ee7c:	4a12      	ldr	r2, [pc, #72]	@ (800eec8 <inc_lock+0x118>)
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	011b      	lsls	r3, r3, #4
 800ee82:	4413      	add	r3, r2
 800ee84:	330c      	adds	r3, #12
 800ee86:	881b      	ldrh	r3, [r3, #0]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d001      	beq.n	800ee90 <inc_lock+0xe0>
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	e015      	b.n	800eebc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d108      	bne.n	800eea8 <inc_lock+0xf8>
 800ee96:	4a0c      	ldr	r2, [pc, #48]	@ (800eec8 <inc_lock+0x118>)
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	011b      	lsls	r3, r3, #4
 800ee9c:	4413      	add	r3, r2
 800ee9e:	330c      	adds	r3, #12
 800eea0:	881b      	ldrh	r3, [r3, #0]
 800eea2:	3301      	adds	r3, #1
 800eea4:	b29a      	uxth	r2, r3
 800eea6:	e001      	b.n	800eeac <inc_lock+0xfc>
 800eea8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800eeac:	4906      	ldr	r1, [pc, #24]	@ (800eec8 <inc_lock+0x118>)
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	011b      	lsls	r3, r3, #4
 800eeb2:	440b      	add	r3, r1
 800eeb4:	330c      	adds	r3, #12
 800eeb6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	3301      	adds	r3, #1
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3714      	adds	r7, #20
 800eec0:	46bd      	mov	sp, r7
 800eec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec6:	4770      	bx	lr
 800eec8:	200004ec 	.word	0x200004ec

0800eecc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800eecc:	b480      	push	{r7}
 800eece:	b085      	sub	sp, #20
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	3b01      	subs	r3, #1
 800eed8:	607b      	str	r3, [r7, #4]
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	2b01      	cmp	r3, #1
 800eede:	d825      	bhi.n	800ef2c <dec_lock+0x60>
		n = Files[i].ctr;
 800eee0:	4a17      	ldr	r2, [pc, #92]	@ (800ef40 <dec_lock+0x74>)
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	011b      	lsls	r3, r3, #4
 800eee6:	4413      	add	r3, r2
 800eee8:	330c      	adds	r3, #12
 800eeea:	881b      	ldrh	r3, [r3, #0]
 800eeec:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800eeee:	89fb      	ldrh	r3, [r7, #14]
 800eef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eef4:	d101      	bne.n	800eefa <dec_lock+0x2e>
 800eef6:	2300      	movs	r3, #0
 800eef8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800eefa:	89fb      	ldrh	r3, [r7, #14]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d002      	beq.n	800ef06 <dec_lock+0x3a>
 800ef00:	89fb      	ldrh	r3, [r7, #14]
 800ef02:	3b01      	subs	r3, #1
 800ef04:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ef06:	4a0e      	ldr	r2, [pc, #56]	@ (800ef40 <dec_lock+0x74>)
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	011b      	lsls	r3, r3, #4
 800ef0c:	4413      	add	r3, r2
 800ef0e:	330c      	adds	r3, #12
 800ef10:	89fa      	ldrh	r2, [r7, #14]
 800ef12:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ef14:	89fb      	ldrh	r3, [r7, #14]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d105      	bne.n	800ef26 <dec_lock+0x5a>
 800ef1a:	4a09      	ldr	r2, [pc, #36]	@ (800ef40 <dec_lock+0x74>)
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	011b      	lsls	r3, r3, #4
 800ef20:	4413      	add	r3, r2
 800ef22:	2200      	movs	r2, #0
 800ef24:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ef26:	2300      	movs	r3, #0
 800ef28:	737b      	strb	r3, [r7, #13]
 800ef2a:	e001      	b.n	800ef30 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ef2c:	2302      	movs	r3, #2
 800ef2e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ef30:	7b7b      	ldrb	r3, [r7, #13]
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3714      	adds	r7, #20
 800ef36:	46bd      	mov	sp, r7
 800ef38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3c:	4770      	bx	lr
 800ef3e:	bf00      	nop
 800ef40:	200004ec 	.word	0x200004ec

0800ef44 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ef44:	b480      	push	{r7}
 800ef46:	b085      	sub	sp, #20
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	60fb      	str	r3, [r7, #12]
 800ef50:	e010      	b.n	800ef74 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ef52:	4a0d      	ldr	r2, [pc, #52]	@ (800ef88 <clear_lock+0x44>)
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	011b      	lsls	r3, r3, #4
 800ef58:	4413      	add	r3, r2
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	687a      	ldr	r2, [r7, #4]
 800ef5e:	429a      	cmp	r2, r3
 800ef60:	d105      	bne.n	800ef6e <clear_lock+0x2a>
 800ef62:	4a09      	ldr	r2, [pc, #36]	@ (800ef88 <clear_lock+0x44>)
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	011b      	lsls	r3, r3, #4
 800ef68:	4413      	add	r3, r2
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	3301      	adds	r3, #1
 800ef72:	60fb      	str	r3, [r7, #12]
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	2b01      	cmp	r3, #1
 800ef78:	d9eb      	bls.n	800ef52 <clear_lock+0xe>
	}
}
 800ef7a:	bf00      	nop
 800ef7c:	bf00      	nop
 800ef7e:	3714      	adds	r7, #20
 800ef80:	46bd      	mov	sp, r7
 800ef82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef86:	4770      	bx	lr
 800ef88:	200004ec 	.word	0x200004ec

0800ef8c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b086      	sub	sp, #24
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ef94:	2300      	movs	r3, #0
 800ef96:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	78db      	ldrb	r3, [r3, #3]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d034      	beq.n	800f00a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800efa4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	7858      	ldrb	r0, [r3, #1]
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800efb0:	2301      	movs	r3, #1
 800efb2:	697a      	ldr	r2, [r7, #20]
 800efb4:	f7ff fd3e 	bl	800ea34 <disk_write>
 800efb8:	4603      	mov	r3, r0
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d002      	beq.n	800efc4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800efbe:	2301      	movs	r3, #1
 800efc0:	73fb      	strb	r3, [r7, #15]
 800efc2:	e022      	b.n	800f00a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	2200      	movs	r2, #0
 800efc8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efce:	697a      	ldr	r2, [r7, #20]
 800efd0:	1ad2      	subs	r2, r2, r3
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	69db      	ldr	r3, [r3, #28]
 800efd6:	429a      	cmp	r2, r3
 800efd8:	d217      	bcs.n	800f00a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	789b      	ldrb	r3, [r3, #2]
 800efde:	613b      	str	r3, [r7, #16]
 800efe0:	e010      	b.n	800f004 <sync_window+0x78>
					wsect += fs->fsize;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	69db      	ldr	r3, [r3, #28]
 800efe6:	697a      	ldr	r2, [r7, #20]
 800efe8:	4413      	add	r3, r2
 800efea:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	7858      	ldrb	r0, [r3, #1]
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800eff6:	2301      	movs	r3, #1
 800eff8:	697a      	ldr	r2, [r7, #20]
 800effa:	f7ff fd1b 	bl	800ea34 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800effe:	693b      	ldr	r3, [r7, #16]
 800f000:	3b01      	subs	r3, #1
 800f002:	613b      	str	r3, [r7, #16]
 800f004:	693b      	ldr	r3, [r7, #16]
 800f006:	2b01      	cmp	r3, #1
 800f008:	d8eb      	bhi.n	800efe2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f00a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	3718      	adds	r7, #24
 800f010:	46bd      	mov	sp, r7
 800f012:	bd80      	pop	{r7, pc}

0800f014 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b084      	sub	sp, #16
 800f018:	af00      	add	r7, sp, #0
 800f01a:	6078      	str	r0, [r7, #4]
 800f01c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f01e:	2300      	movs	r3, #0
 800f020:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f026:	683a      	ldr	r2, [r7, #0]
 800f028:	429a      	cmp	r2, r3
 800f02a:	d01b      	beq.n	800f064 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f02c:	6878      	ldr	r0, [r7, #4]
 800f02e:	f7ff ffad 	bl	800ef8c <sync_window>
 800f032:	4603      	mov	r3, r0
 800f034:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f036:	7bfb      	ldrb	r3, [r7, #15]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d113      	bne.n	800f064 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	7858      	ldrb	r0, [r3, #1]
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f046:	2301      	movs	r3, #1
 800f048:	683a      	ldr	r2, [r7, #0]
 800f04a:	f7ff fcd3 	bl	800e9f4 <disk_read>
 800f04e:	4603      	mov	r3, r0
 800f050:	2b00      	cmp	r3, #0
 800f052:	d004      	beq.n	800f05e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f054:	f04f 33ff 	mov.w	r3, #4294967295
 800f058:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f05a:	2301      	movs	r3, #1
 800f05c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	683a      	ldr	r2, [r7, #0]
 800f062:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800f064:	7bfb      	ldrb	r3, [r7, #15]
}
 800f066:	4618      	mov	r0, r3
 800f068:	3710      	adds	r7, #16
 800f06a:	46bd      	mov	sp, r7
 800f06c:	bd80      	pop	{r7, pc}
	...

0800f070 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f070:	b580      	push	{r7, lr}
 800f072:	b084      	sub	sp, #16
 800f074:	af00      	add	r7, sp, #0
 800f076:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f078:	6878      	ldr	r0, [r7, #4]
 800f07a:	f7ff ff87 	bl	800ef8c <sync_window>
 800f07e:	4603      	mov	r3, r0
 800f080:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f082:	7bfb      	ldrb	r3, [r7, #15]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d159      	bne.n	800f13c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	781b      	ldrb	r3, [r3, #0]
 800f08c:	2b03      	cmp	r3, #3
 800f08e:	d149      	bne.n	800f124 <sync_fs+0xb4>
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	791b      	ldrb	r3, [r3, #4]
 800f094:	2b01      	cmp	r3, #1
 800f096:	d145      	bne.n	800f124 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	899b      	ldrh	r3, [r3, #12]
 800f0a2:	461a      	mov	r2, r3
 800f0a4:	2100      	movs	r1, #0
 800f0a6:	f7ff fda7 	bl	800ebf8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	3334      	adds	r3, #52	@ 0x34
 800f0ae:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f0b2:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f7ff fd36 	bl	800eb28 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	3334      	adds	r3, #52	@ 0x34
 800f0c0:	4921      	ldr	r1, [pc, #132]	@ (800f148 <sync_fs+0xd8>)
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	f7ff fd4b 	bl	800eb5e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	3334      	adds	r3, #52	@ 0x34
 800f0cc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f0d0:	491e      	ldr	r1, [pc, #120]	@ (800f14c <sync_fs+0xdc>)
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f7ff fd43 	bl	800eb5e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	3334      	adds	r3, #52	@ 0x34
 800f0dc:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	695b      	ldr	r3, [r3, #20]
 800f0e4:	4619      	mov	r1, r3
 800f0e6:	4610      	mov	r0, r2
 800f0e8:	f7ff fd39 	bl	800eb5e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	3334      	adds	r3, #52	@ 0x34
 800f0f0:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	691b      	ldr	r3, [r3, #16]
 800f0f8:	4619      	mov	r1, r3
 800f0fa:	4610      	mov	r0, r2
 800f0fc:	f7ff fd2f 	bl	800eb5e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	6a1b      	ldr	r3, [r3, #32]
 800f104:	1c5a      	adds	r2, r3, #1
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	7858      	ldrb	r0, [r3, #1]
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f118:	2301      	movs	r3, #1
 800f11a:	f7ff fc8b 	bl	800ea34 <disk_write>
			fs->fsi_flag = 0;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	2200      	movs	r2, #0
 800f122:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	785b      	ldrb	r3, [r3, #1]
 800f128:	2200      	movs	r2, #0
 800f12a:	2100      	movs	r1, #0
 800f12c:	4618      	mov	r0, r3
 800f12e:	f7ff fca1 	bl	800ea74 <disk_ioctl>
 800f132:	4603      	mov	r3, r0
 800f134:	2b00      	cmp	r3, #0
 800f136:	d001      	beq.n	800f13c <sync_fs+0xcc>
 800f138:	2301      	movs	r3, #1
 800f13a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f13c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3710      	adds	r7, #16
 800f142:	46bd      	mov	sp, r7
 800f144:	bd80      	pop	{r7, pc}
 800f146:	bf00      	nop
 800f148:	41615252 	.word	0x41615252
 800f14c:	61417272 	.word	0x61417272

0800f150 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f150:	b480      	push	{r7}
 800f152:	b083      	sub	sp, #12
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
 800f158:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f15a:	683b      	ldr	r3, [r7, #0]
 800f15c:	3b02      	subs	r3, #2
 800f15e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	699b      	ldr	r3, [r3, #24]
 800f164:	3b02      	subs	r3, #2
 800f166:	683a      	ldr	r2, [r7, #0]
 800f168:	429a      	cmp	r2, r3
 800f16a:	d301      	bcc.n	800f170 <clust2sect+0x20>
 800f16c:	2300      	movs	r3, #0
 800f16e:	e008      	b.n	800f182 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	895b      	ldrh	r3, [r3, #10]
 800f174:	461a      	mov	r2, r3
 800f176:	683b      	ldr	r3, [r7, #0]
 800f178:	fb03 f202 	mul.w	r2, r3, r2
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f180:	4413      	add	r3, r2
}
 800f182:	4618      	mov	r0, r3
 800f184:	370c      	adds	r7, #12
 800f186:	46bd      	mov	sp, r7
 800f188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f18c:	4770      	bx	lr

0800f18e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f18e:	b580      	push	{r7, lr}
 800f190:	b086      	sub	sp, #24
 800f192:	af00      	add	r7, sp, #0
 800f194:	6078      	str	r0, [r7, #4]
 800f196:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f19e:	683b      	ldr	r3, [r7, #0]
 800f1a0:	2b01      	cmp	r3, #1
 800f1a2:	d904      	bls.n	800f1ae <get_fat+0x20>
 800f1a4:	693b      	ldr	r3, [r7, #16]
 800f1a6:	699b      	ldr	r3, [r3, #24]
 800f1a8:	683a      	ldr	r2, [r7, #0]
 800f1aa:	429a      	cmp	r2, r3
 800f1ac:	d302      	bcc.n	800f1b4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	617b      	str	r3, [r7, #20]
 800f1b2:	e0ba      	b.n	800f32a <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f1b4:	f04f 33ff 	mov.w	r3, #4294967295
 800f1b8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f1ba:	693b      	ldr	r3, [r7, #16]
 800f1bc:	781b      	ldrb	r3, [r3, #0]
 800f1be:	2b03      	cmp	r3, #3
 800f1c0:	f000 8082 	beq.w	800f2c8 <get_fat+0x13a>
 800f1c4:	2b03      	cmp	r3, #3
 800f1c6:	f300 80a6 	bgt.w	800f316 <get_fat+0x188>
 800f1ca:	2b01      	cmp	r3, #1
 800f1cc:	d002      	beq.n	800f1d4 <get_fat+0x46>
 800f1ce:	2b02      	cmp	r3, #2
 800f1d0:	d055      	beq.n	800f27e <get_fat+0xf0>
 800f1d2:	e0a0      	b.n	800f316 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	60fb      	str	r3, [r7, #12]
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	085b      	lsrs	r3, r3, #1
 800f1dc:	68fa      	ldr	r2, [r7, #12]
 800f1de:	4413      	add	r3, r2
 800f1e0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f1e2:	693b      	ldr	r3, [r7, #16]
 800f1e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f1e6:	693b      	ldr	r3, [r7, #16]
 800f1e8:	899b      	ldrh	r3, [r3, #12]
 800f1ea:	4619      	mov	r1, r3
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	fbb3 f3f1 	udiv	r3, r3, r1
 800f1f2:	4413      	add	r3, r2
 800f1f4:	4619      	mov	r1, r3
 800f1f6:	6938      	ldr	r0, [r7, #16]
 800f1f8:	f7ff ff0c 	bl	800f014 <move_window>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	f040 808c 	bne.w	800f31c <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	1c5a      	adds	r2, r3, #1
 800f208:	60fa      	str	r2, [r7, #12]
 800f20a:	693a      	ldr	r2, [r7, #16]
 800f20c:	8992      	ldrh	r2, [r2, #12]
 800f20e:	fbb3 f1f2 	udiv	r1, r3, r2
 800f212:	fb01 f202 	mul.w	r2, r1, r2
 800f216:	1a9b      	subs	r3, r3, r2
 800f218:	693a      	ldr	r2, [r7, #16]
 800f21a:	4413      	add	r3, r2
 800f21c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f220:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f222:	693b      	ldr	r3, [r7, #16]
 800f224:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f226:	693b      	ldr	r3, [r7, #16]
 800f228:	899b      	ldrh	r3, [r3, #12]
 800f22a:	4619      	mov	r1, r3
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f232:	4413      	add	r3, r2
 800f234:	4619      	mov	r1, r3
 800f236:	6938      	ldr	r0, [r7, #16]
 800f238:	f7ff feec 	bl	800f014 <move_window>
 800f23c:	4603      	mov	r3, r0
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d16e      	bne.n	800f320 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f242:	693b      	ldr	r3, [r7, #16]
 800f244:	899b      	ldrh	r3, [r3, #12]
 800f246:	461a      	mov	r2, r3
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	fbb3 f1f2 	udiv	r1, r3, r2
 800f24e:	fb01 f202 	mul.w	r2, r1, r2
 800f252:	1a9b      	subs	r3, r3, r2
 800f254:	693a      	ldr	r2, [r7, #16]
 800f256:	4413      	add	r3, r2
 800f258:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f25c:	021b      	lsls	r3, r3, #8
 800f25e:	68ba      	ldr	r2, [r7, #8]
 800f260:	4313      	orrs	r3, r2
 800f262:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	f003 0301 	and.w	r3, r3, #1
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d002      	beq.n	800f274 <get_fat+0xe6>
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	091b      	lsrs	r3, r3, #4
 800f272:	e002      	b.n	800f27a <get_fat+0xec>
 800f274:	68bb      	ldr	r3, [r7, #8]
 800f276:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f27a:	617b      	str	r3, [r7, #20]
			break;
 800f27c:	e055      	b.n	800f32a <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f27e:	693b      	ldr	r3, [r7, #16]
 800f280:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f282:	693b      	ldr	r3, [r7, #16]
 800f284:	899b      	ldrh	r3, [r3, #12]
 800f286:	085b      	lsrs	r3, r3, #1
 800f288:	b29b      	uxth	r3, r3
 800f28a:	4619      	mov	r1, r3
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f292:	4413      	add	r3, r2
 800f294:	4619      	mov	r1, r3
 800f296:	6938      	ldr	r0, [r7, #16]
 800f298:	f7ff febc 	bl	800f014 <move_window>
 800f29c:	4603      	mov	r3, r0
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d140      	bne.n	800f324 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f2a2:	693b      	ldr	r3, [r7, #16]
 800f2a4:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	005b      	lsls	r3, r3, #1
 800f2ac:	693a      	ldr	r2, [r7, #16]
 800f2ae:	8992      	ldrh	r2, [r2, #12]
 800f2b0:	fbb3 f0f2 	udiv	r0, r3, r2
 800f2b4:	fb00 f202 	mul.w	r2, r0, r2
 800f2b8:	1a9b      	subs	r3, r3, r2
 800f2ba:	440b      	add	r3, r1
 800f2bc:	4618      	mov	r0, r3
 800f2be:	f7ff fbf7 	bl	800eab0 <ld_word>
 800f2c2:	4603      	mov	r3, r0
 800f2c4:	617b      	str	r3, [r7, #20]
			break;
 800f2c6:	e030      	b.n	800f32a <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f2c8:	693b      	ldr	r3, [r7, #16]
 800f2ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f2cc:	693b      	ldr	r3, [r7, #16]
 800f2ce:	899b      	ldrh	r3, [r3, #12]
 800f2d0:	089b      	lsrs	r3, r3, #2
 800f2d2:	b29b      	uxth	r3, r3
 800f2d4:	4619      	mov	r1, r3
 800f2d6:	683b      	ldr	r3, [r7, #0]
 800f2d8:	fbb3 f3f1 	udiv	r3, r3, r1
 800f2dc:	4413      	add	r3, r2
 800f2de:	4619      	mov	r1, r3
 800f2e0:	6938      	ldr	r0, [r7, #16]
 800f2e2:	f7ff fe97 	bl	800f014 <move_window>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d11d      	bne.n	800f328 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f2ec:	693b      	ldr	r3, [r7, #16]
 800f2ee:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	009b      	lsls	r3, r3, #2
 800f2f6:	693a      	ldr	r2, [r7, #16]
 800f2f8:	8992      	ldrh	r2, [r2, #12]
 800f2fa:	fbb3 f0f2 	udiv	r0, r3, r2
 800f2fe:	fb00 f202 	mul.w	r2, r0, r2
 800f302:	1a9b      	subs	r3, r3, r2
 800f304:	440b      	add	r3, r1
 800f306:	4618      	mov	r0, r3
 800f308:	f7ff fbeb 	bl	800eae2 <ld_dword>
 800f30c:	4603      	mov	r3, r0
 800f30e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800f312:	617b      	str	r3, [r7, #20]
			break;
 800f314:	e009      	b.n	800f32a <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f316:	2301      	movs	r3, #1
 800f318:	617b      	str	r3, [r7, #20]
 800f31a:	e006      	b.n	800f32a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f31c:	bf00      	nop
 800f31e:	e004      	b.n	800f32a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f320:	bf00      	nop
 800f322:	e002      	b.n	800f32a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f324:	bf00      	nop
 800f326:	e000      	b.n	800f32a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f328:	bf00      	nop
		}
	}

	return val;
 800f32a:	697b      	ldr	r3, [r7, #20]
}
 800f32c:	4618      	mov	r0, r3
 800f32e:	3718      	adds	r7, #24
 800f330:	46bd      	mov	sp, r7
 800f332:	bd80      	pop	{r7, pc}

0800f334 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f334:	b590      	push	{r4, r7, lr}
 800f336:	b089      	sub	sp, #36	@ 0x24
 800f338:	af00      	add	r7, sp, #0
 800f33a:	60f8      	str	r0, [r7, #12]
 800f33c:	60b9      	str	r1, [r7, #8]
 800f33e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f340:	2302      	movs	r3, #2
 800f342:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f344:	68bb      	ldr	r3, [r7, #8]
 800f346:	2b01      	cmp	r3, #1
 800f348:	f240 8109 	bls.w	800f55e <put_fat+0x22a>
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	699b      	ldr	r3, [r3, #24]
 800f350:	68ba      	ldr	r2, [r7, #8]
 800f352:	429a      	cmp	r2, r3
 800f354:	f080 8103 	bcs.w	800f55e <put_fat+0x22a>
		switch (fs->fs_type) {
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	781b      	ldrb	r3, [r3, #0]
 800f35c:	2b03      	cmp	r3, #3
 800f35e:	f000 80b6 	beq.w	800f4ce <put_fat+0x19a>
 800f362:	2b03      	cmp	r3, #3
 800f364:	f300 80fb 	bgt.w	800f55e <put_fat+0x22a>
 800f368:	2b01      	cmp	r3, #1
 800f36a:	d003      	beq.n	800f374 <put_fat+0x40>
 800f36c:	2b02      	cmp	r3, #2
 800f36e:	f000 8083 	beq.w	800f478 <put_fat+0x144>
 800f372:	e0f4      	b.n	800f55e <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f374:	68bb      	ldr	r3, [r7, #8]
 800f376:	61bb      	str	r3, [r7, #24]
 800f378:	69bb      	ldr	r3, [r7, #24]
 800f37a:	085b      	lsrs	r3, r3, #1
 800f37c:	69ba      	ldr	r2, [r7, #24]
 800f37e:	4413      	add	r3, r2
 800f380:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	899b      	ldrh	r3, [r3, #12]
 800f38a:	4619      	mov	r1, r3
 800f38c:	69bb      	ldr	r3, [r7, #24]
 800f38e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f392:	4413      	add	r3, r2
 800f394:	4619      	mov	r1, r3
 800f396:	68f8      	ldr	r0, [r7, #12]
 800f398:	f7ff fe3c 	bl	800f014 <move_window>
 800f39c:	4603      	mov	r3, r0
 800f39e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f3a0:	7ffb      	ldrb	r3, [r7, #31]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	f040 80d4 	bne.w	800f550 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f3ae:	69bb      	ldr	r3, [r7, #24]
 800f3b0:	1c5a      	adds	r2, r3, #1
 800f3b2:	61ba      	str	r2, [r7, #24]
 800f3b4:	68fa      	ldr	r2, [r7, #12]
 800f3b6:	8992      	ldrh	r2, [r2, #12]
 800f3b8:	fbb3 f0f2 	udiv	r0, r3, r2
 800f3bc:	fb00 f202 	mul.w	r2, r0, r2
 800f3c0:	1a9b      	subs	r3, r3, r2
 800f3c2:	440b      	add	r3, r1
 800f3c4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f3c6:	68bb      	ldr	r3, [r7, #8]
 800f3c8:	f003 0301 	and.w	r3, r3, #1
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d00d      	beq.n	800f3ec <put_fat+0xb8>
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	781b      	ldrb	r3, [r3, #0]
 800f3d4:	b25b      	sxtb	r3, r3
 800f3d6:	f003 030f 	and.w	r3, r3, #15
 800f3da:	b25a      	sxtb	r2, r3
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	b25b      	sxtb	r3, r3
 800f3e0:	011b      	lsls	r3, r3, #4
 800f3e2:	b25b      	sxtb	r3, r3
 800f3e4:	4313      	orrs	r3, r2
 800f3e6:	b25b      	sxtb	r3, r3
 800f3e8:	b2db      	uxtb	r3, r3
 800f3ea:	e001      	b.n	800f3f0 <put_fat+0xbc>
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	b2db      	uxtb	r3, r3
 800f3f0:	697a      	ldr	r2, [r7, #20]
 800f3f2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	2201      	movs	r2, #1
 800f3f8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	899b      	ldrh	r3, [r3, #12]
 800f402:	4619      	mov	r1, r3
 800f404:	69bb      	ldr	r3, [r7, #24]
 800f406:	fbb3 f3f1 	udiv	r3, r3, r1
 800f40a:	4413      	add	r3, r2
 800f40c:	4619      	mov	r1, r3
 800f40e:	68f8      	ldr	r0, [r7, #12]
 800f410:	f7ff fe00 	bl	800f014 <move_window>
 800f414:	4603      	mov	r3, r0
 800f416:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f418:	7ffb      	ldrb	r3, [r7, #31]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	f040 809a 	bne.w	800f554 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	899b      	ldrh	r3, [r3, #12]
 800f42a:	461a      	mov	r2, r3
 800f42c:	69bb      	ldr	r3, [r7, #24]
 800f42e:	fbb3 f0f2 	udiv	r0, r3, r2
 800f432:	fb00 f202 	mul.w	r2, r0, r2
 800f436:	1a9b      	subs	r3, r3, r2
 800f438:	440b      	add	r3, r1
 800f43a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f43c:	68bb      	ldr	r3, [r7, #8]
 800f43e:	f003 0301 	and.w	r3, r3, #1
 800f442:	2b00      	cmp	r3, #0
 800f444:	d003      	beq.n	800f44e <put_fat+0x11a>
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	091b      	lsrs	r3, r3, #4
 800f44a:	b2db      	uxtb	r3, r3
 800f44c:	e00e      	b.n	800f46c <put_fat+0x138>
 800f44e:	697b      	ldr	r3, [r7, #20]
 800f450:	781b      	ldrb	r3, [r3, #0]
 800f452:	b25b      	sxtb	r3, r3
 800f454:	f023 030f 	bic.w	r3, r3, #15
 800f458:	b25a      	sxtb	r2, r3
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	0a1b      	lsrs	r3, r3, #8
 800f45e:	b25b      	sxtb	r3, r3
 800f460:	f003 030f 	and.w	r3, r3, #15
 800f464:	b25b      	sxtb	r3, r3
 800f466:	4313      	orrs	r3, r2
 800f468:	b25b      	sxtb	r3, r3
 800f46a:	b2db      	uxtb	r3, r3
 800f46c:	697a      	ldr	r2, [r7, #20]
 800f46e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	2201      	movs	r2, #1
 800f474:	70da      	strb	r2, [r3, #3]
			break;
 800f476:	e072      	b.n	800f55e <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	899b      	ldrh	r3, [r3, #12]
 800f480:	085b      	lsrs	r3, r3, #1
 800f482:	b29b      	uxth	r3, r3
 800f484:	4619      	mov	r1, r3
 800f486:	68bb      	ldr	r3, [r7, #8]
 800f488:	fbb3 f3f1 	udiv	r3, r3, r1
 800f48c:	4413      	add	r3, r2
 800f48e:	4619      	mov	r1, r3
 800f490:	68f8      	ldr	r0, [r7, #12]
 800f492:	f7ff fdbf 	bl	800f014 <move_window>
 800f496:	4603      	mov	r3, r0
 800f498:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f49a:	7ffb      	ldrb	r3, [r7, #31]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d15b      	bne.n	800f558 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	005b      	lsls	r3, r3, #1
 800f4aa:	68fa      	ldr	r2, [r7, #12]
 800f4ac:	8992      	ldrh	r2, [r2, #12]
 800f4ae:	fbb3 f0f2 	udiv	r0, r3, r2
 800f4b2:	fb00 f202 	mul.w	r2, r0, r2
 800f4b6:	1a9b      	subs	r3, r3, r2
 800f4b8:	440b      	add	r3, r1
 800f4ba:	687a      	ldr	r2, [r7, #4]
 800f4bc:	b292      	uxth	r2, r2
 800f4be:	4611      	mov	r1, r2
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	f7ff fb31 	bl	800eb28 <st_word>
			fs->wflag = 1;
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	2201      	movs	r2, #1
 800f4ca:	70da      	strb	r2, [r3, #3]
			break;
 800f4cc:	e047      	b.n	800f55e <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	899b      	ldrh	r3, [r3, #12]
 800f4d6:	089b      	lsrs	r3, r3, #2
 800f4d8:	b29b      	uxth	r3, r3
 800f4da:	4619      	mov	r1, r3
 800f4dc:	68bb      	ldr	r3, [r7, #8]
 800f4de:	fbb3 f3f1 	udiv	r3, r3, r1
 800f4e2:	4413      	add	r3, r2
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	68f8      	ldr	r0, [r7, #12]
 800f4e8:	f7ff fd94 	bl	800f014 <move_window>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f4f0:	7ffb      	ldrb	r3, [r7, #31]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d132      	bne.n	800f55c <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f502:	68bb      	ldr	r3, [r7, #8]
 800f504:	009b      	lsls	r3, r3, #2
 800f506:	68fa      	ldr	r2, [r7, #12]
 800f508:	8992      	ldrh	r2, [r2, #12]
 800f50a:	fbb3 f0f2 	udiv	r0, r3, r2
 800f50e:	fb00 f202 	mul.w	r2, r0, r2
 800f512:	1a9b      	subs	r3, r3, r2
 800f514:	440b      	add	r3, r1
 800f516:	4618      	mov	r0, r3
 800f518:	f7ff fae3 	bl	800eae2 <ld_dword>
 800f51c:	4603      	mov	r3, r0
 800f51e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800f522:	4323      	orrs	r3, r4
 800f524:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f52c:	68bb      	ldr	r3, [r7, #8]
 800f52e:	009b      	lsls	r3, r3, #2
 800f530:	68fa      	ldr	r2, [r7, #12]
 800f532:	8992      	ldrh	r2, [r2, #12]
 800f534:	fbb3 f0f2 	udiv	r0, r3, r2
 800f538:	fb00 f202 	mul.w	r2, r0, r2
 800f53c:	1a9b      	subs	r3, r3, r2
 800f53e:	440b      	add	r3, r1
 800f540:	6879      	ldr	r1, [r7, #4]
 800f542:	4618      	mov	r0, r3
 800f544:	f7ff fb0b 	bl	800eb5e <st_dword>
			fs->wflag = 1;
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	2201      	movs	r2, #1
 800f54c:	70da      	strb	r2, [r3, #3]
			break;
 800f54e:	e006      	b.n	800f55e <put_fat+0x22a>
			if (res != FR_OK) break;
 800f550:	bf00      	nop
 800f552:	e004      	b.n	800f55e <put_fat+0x22a>
			if (res != FR_OK) break;
 800f554:	bf00      	nop
 800f556:	e002      	b.n	800f55e <put_fat+0x22a>
			if (res != FR_OK) break;
 800f558:	bf00      	nop
 800f55a:	e000      	b.n	800f55e <put_fat+0x22a>
			if (res != FR_OK) break;
 800f55c:	bf00      	nop
		}
	}
	return res;
 800f55e:	7ffb      	ldrb	r3, [r7, #31]
}
 800f560:	4618      	mov	r0, r3
 800f562:	3724      	adds	r7, #36	@ 0x24
 800f564:	46bd      	mov	sp, r7
 800f566:	bd90      	pop	{r4, r7, pc}

0800f568 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b088      	sub	sp, #32
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	60f8      	str	r0, [r7, #12]
 800f570:	60b9      	str	r1, [r7, #8]
 800f572:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f574:	2300      	movs	r3, #0
 800f576:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f57e:	68bb      	ldr	r3, [r7, #8]
 800f580:	2b01      	cmp	r3, #1
 800f582:	d904      	bls.n	800f58e <remove_chain+0x26>
 800f584:	69bb      	ldr	r3, [r7, #24]
 800f586:	699b      	ldr	r3, [r3, #24]
 800f588:	68ba      	ldr	r2, [r7, #8]
 800f58a:	429a      	cmp	r2, r3
 800f58c:	d301      	bcc.n	800f592 <remove_chain+0x2a>
 800f58e:	2302      	movs	r3, #2
 800f590:	e04b      	b.n	800f62a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d00c      	beq.n	800f5b2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f598:	f04f 32ff 	mov.w	r2, #4294967295
 800f59c:	6879      	ldr	r1, [r7, #4]
 800f59e:	69b8      	ldr	r0, [r7, #24]
 800f5a0:	f7ff fec8 	bl	800f334 <put_fat>
 800f5a4:	4603      	mov	r3, r0
 800f5a6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f5a8:	7ffb      	ldrb	r3, [r7, #31]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d001      	beq.n	800f5b2 <remove_chain+0x4a>
 800f5ae:	7ffb      	ldrb	r3, [r7, #31]
 800f5b0:	e03b      	b.n	800f62a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f5b2:	68b9      	ldr	r1, [r7, #8]
 800f5b4:	68f8      	ldr	r0, [r7, #12]
 800f5b6:	f7ff fdea 	bl	800f18e <get_fat>
 800f5ba:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f5bc:	697b      	ldr	r3, [r7, #20]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d031      	beq.n	800f626 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f5c2:	697b      	ldr	r3, [r7, #20]
 800f5c4:	2b01      	cmp	r3, #1
 800f5c6:	d101      	bne.n	800f5cc <remove_chain+0x64>
 800f5c8:	2302      	movs	r3, #2
 800f5ca:	e02e      	b.n	800f62a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f5cc:	697b      	ldr	r3, [r7, #20]
 800f5ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5d2:	d101      	bne.n	800f5d8 <remove_chain+0x70>
 800f5d4:	2301      	movs	r3, #1
 800f5d6:	e028      	b.n	800f62a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f5d8:	2200      	movs	r2, #0
 800f5da:	68b9      	ldr	r1, [r7, #8]
 800f5dc:	69b8      	ldr	r0, [r7, #24]
 800f5de:	f7ff fea9 	bl	800f334 <put_fat>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f5e6:	7ffb      	ldrb	r3, [r7, #31]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d001      	beq.n	800f5f0 <remove_chain+0x88>
 800f5ec:	7ffb      	ldrb	r3, [r7, #31]
 800f5ee:	e01c      	b.n	800f62a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f5f0:	69bb      	ldr	r3, [r7, #24]
 800f5f2:	695a      	ldr	r2, [r3, #20]
 800f5f4:	69bb      	ldr	r3, [r7, #24]
 800f5f6:	699b      	ldr	r3, [r3, #24]
 800f5f8:	3b02      	subs	r3, #2
 800f5fa:	429a      	cmp	r2, r3
 800f5fc:	d20b      	bcs.n	800f616 <remove_chain+0xae>
			fs->free_clst++;
 800f5fe:	69bb      	ldr	r3, [r7, #24]
 800f600:	695b      	ldr	r3, [r3, #20]
 800f602:	1c5a      	adds	r2, r3, #1
 800f604:	69bb      	ldr	r3, [r7, #24]
 800f606:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800f608:	69bb      	ldr	r3, [r7, #24]
 800f60a:	791b      	ldrb	r3, [r3, #4]
 800f60c:	f043 0301 	orr.w	r3, r3, #1
 800f610:	b2da      	uxtb	r2, r3
 800f612:	69bb      	ldr	r3, [r7, #24]
 800f614:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f616:	697b      	ldr	r3, [r7, #20]
 800f618:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f61a:	69bb      	ldr	r3, [r7, #24]
 800f61c:	699b      	ldr	r3, [r3, #24]
 800f61e:	68ba      	ldr	r2, [r7, #8]
 800f620:	429a      	cmp	r2, r3
 800f622:	d3c6      	bcc.n	800f5b2 <remove_chain+0x4a>
 800f624:	e000      	b.n	800f628 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f626:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f628:	2300      	movs	r3, #0
}
 800f62a:	4618      	mov	r0, r3
 800f62c:	3720      	adds	r7, #32
 800f62e:	46bd      	mov	sp, r7
 800f630:	bd80      	pop	{r7, pc}

0800f632 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f632:	b580      	push	{r7, lr}
 800f634:	b088      	sub	sp, #32
 800f636:	af00      	add	r7, sp, #0
 800f638:	6078      	str	r0, [r7, #4]
 800f63a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d10d      	bne.n	800f664 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f648:	693b      	ldr	r3, [r7, #16]
 800f64a:	691b      	ldr	r3, [r3, #16]
 800f64c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f64e:	69bb      	ldr	r3, [r7, #24]
 800f650:	2b00      	cmp	r3, #0
 800f652:	d004      	beq.n	800f65e <create_chain+0x2c>
 800f654:	693b      	ldr	r3, [r7, #16]
 800f656:	699b      	ldr	r3, [r3, #24]
 800f658:	69ba      	ldr	r2, [r7, #24]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d31b      	bcc.n	800f696 <create_chain+0x64>
 800f65e:	2301      	movs	r3, #1
 800f660:	61bb      	str	r3, [r7, #24]
 800f662:	e018      	b.n	800f696 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f664:	6839      	ldr	r1, [r7, #0]
 800f666:	6878      	ldr	r0, [r7, #4]
 800f668:	f7ff fd91 	bl	800f18e <get_fat>
 800f66c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	2b01      	cmp	r3, #1
 800f672:	d801      	bhi.n	800f678 <create_chain+0x46>
 800f674:	2301      	movs	r3, #1
 800f676:	e070      	b.n	800f75a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f67e:	d101      	bne.n	800f684 <create_chain+0x52>
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	e06a      	b.n	800f75a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f684:	693b      	ldr	r3, [r7, #16]
 800f686:	699b      	ldr	r3, [r3, #24]
 800f688:	68fa      	ldr	r2, [r7, #12]
 800f68a:	429a      	cmp	r2, r3
 800f68c:	d201      	bcs.n	800f692 <create_chain+0x60>
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	e063      	b.n	800f75a <create_chain+0x128>
		scl = clst;
 800f692:	683b      	ldr	r3, [r7, #0]
 800f694:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f696:	69bb      	ldr	r3, [r7, #24]
 800f698:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f69a:	69fb      	ldr	r3, [r7, #28]
 800f69c:	3301      	adds	r3, #1
 800f69e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f6a0:	693b      	ldr	r3, [r7, #16]
 800f6a2:	699b      	ldr	r3, [r3, #24]
 800f6a4:	69fa      	ldr	r2, [r7, #28]
 800f6a6:	429a      	cmp	r2, r3
 800f6a8:	d307      	bcc.n	800f6ba <create_chain+0x88>
				ncl = 2;
 800f6aa:	2302      	movs	r3, #2
 800f6ac:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f6ae:	69fa      	ldr	r2, [r7, #28]
 800f6b0:	69bb      	ldr	r3, [r7, #24]
 800f6b2:	429a      	cmp	r2, r3
 800f6b4:	d901      	bls.n	800f6ba <create_chain+0x88>
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	e04f      	b.n	800f75a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f6ba:	69f9      	ldr	r1, [r7, #28]
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	f7ff fd66 	bl	800f18e <get_fat>
 800f6c2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d00e      	beq.n	800f6e8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	2b01      	cmp	r3, #1
 800f6ce:	d003      	beq.n	800f6d8 <create_chain+0xa6>
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6d6:	d101      	bne.n	800f6dc <create_chain+0xaa>
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	e03e      	b.n	800f75a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f6dc:	69fa      	ldr	r2, [r7, #28]
 800f6de:	69bb      	ldr	r3, [r7, #24]
 800f6e0:	429a      	cmp	r2, r3
 800f6e2:	d1da      	bne.n	800f69a <create_chain+0x68>
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	e038      	b.n	800f75a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f6e8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f6ea:	f04f 32ff 	mov.w	r2, #4294967295
 800f6ee:	69f9      	ldr	r1, [r7, #28]
 800f6f0:	6938      	ldr	r0, [r7, #16]
 800f6f2:	f7ff fe1f 	bl	800f334 <put_fat>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f6fa:	7dfb      	ldrb	r3, [r7, #23]
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d109      	bne.n	800f714 <create_chain+0xe2>
 800f700:	683b      	ldr	r3, [r7, #0]
 800f702:	2b00      	cmp	r3, #0
 800f704:	d006      	beq.n	800f714 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f706:	69fa      	ldr	r2, [r7, #28]
 800f708:	6839      	ldr	r1, [r7, #0]
 800f70a:	6938      	ldr	r0, [r7, #16]
 800f70c:	f7ff fe12 	bl	800f334 <put_fat>
 800f710:	4603      	mov	r3, r0
 800f712:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f714:	7dfb      	ldrb	r3, [r7, #23]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d116      	bne.n	800f748 <create_chain+0x116>
		fs->last_clst = ncl;
 800f71a:	693b      	ldr	r3, [r7, #16]
 800f71c:	69fa      	ldr	r2, [r7, #28]
 800f71e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f720:	693b      	ldr	r3, [r7, #16]
 800f722:	695a      	ldr	r2, [r3, #20]
 800f724:	693b      	ldr	r3, [r7, #16]
 800f726:	699b      	ldr	r3, [r3, #24]
 800f728:	3b02      	subs	r3, #2
 800f72a:	429a      	cmp	r2, r3
 800f72c:	d804      	bhi.n	800f738 <create_chain+0x106>
 800f72e:	693b      	ldr	r3, [r7, #16]
 800f730:	695b      	ldr	r3, [r3, #20]
 800f732:	1e5a      	subs	r2, r3, #1
 800f734:	693b      	ldr	r3, [r7, #16]
 800f736:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800f738:	693b      	ldr	r3, [r7, #16]
 800f73a:	791b      	ldrb	r3, [r3, #4]
 800f73c:	f043 0301 	orr.w	r3, r3, #1
 800f740:	b2da      	uxtb	r2, r3
 800f742:	693b      	ldr	r3, [r7, #16]
 800f744:	711a      	strb	r2, [r3, #4]
 800f746:	e007      	b.n	800f758 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f748:	7dfb      	ldrb	r3, [r7, #23]
 800f74a:	2b01      	cmp	r3, #1
 800f74c:	d102      	bne.n	800f754 <create_chain+0x122>
 800f74e:	f04f 33ff 	mov.w	r3, #4294967295
 800f752:	e000      	b.n	800f756 <create_chain+0x124>
 800f754:	2301      	movs	r3, #1
 800f756:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f758:	69fb      	ldr	r3, [r7, #28]
}
 800f75a:	4618      	mov	r0, r3
 800f75c:	3720      	adds	r7, #32
 800f75e:	46bd      	mov	sp, r7
 800f760:	bd80      	pop	{r7, pc}

0800f762 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f762:	b480      	push	{r7}
 800f764:	b087      	sub	sp, #28
 800f766:	af00      	add	r7, sp, #0
 800f768:	6078      	str	r0, [r7, #4]
 800f76a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f776:	3304      	adds	r3, #4
 800f778:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	899b      	ldrh	r3, [r3, #12]
 800f77e:	461a      	mov	r2, r3
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	fbb3 f3f2 	udiv	r3, r3, r2
 800f786:	68fa      	ldr	r2, [r7, #12]
 800f788:	8952      	ldrh	r2, [r2, #10]
 800f78a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f78e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f790:	693b      	ldr	r3, [r7, #16]
 800f792:	1d1a      	adds	r2, r3, #4
 800f794:	613a      	str	r2, [r7, #16]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d101      	bne.n	800f7a4 <clmt_clust+0x42>
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	e010      	b.n	800f7c6 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800f7a4:	697a      	ldr	r2, [r7, #20]
 800f7a6:	68bb      	ldr	r3, [r7, #8]
 800f7a8:	429a      	cmp	r2, r3
 800f7aa:	d307      	bcc.n	800f7bc <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800f7ac:	697a      	ldr	r2, [r7, #20]
 800f7ae:	68bb      	ldr	r3, [r7, #8]
 800f7b0:	1ad3      	subs	r3, r2, r3
 800f7b2:	617b      	str	r3, [r7, #20]
 800f7b4:	693b      	ldr	r3, [r7, #16]
 800f7b6:	3304      	adds	r3, #4
 800f7b8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f7ba:	e7e9      	b.n	800f790 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800f7bc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f7be:	693b      	ldr	r3, [r7, #16]
 800f7c0:	681a      	ldr	r2, [r3, #0]
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	4413      	add	r3, r2
}
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	371c      	adds	r7, #28
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d0:	4770      	bx	lr

0800f7d2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f7d2:	b580      	push	{r7, lr}
 800f7d4:	b086      	sub	sp, #24
 800f7d6:	af00      	add	r7, sp, #0
 800f7d8:	6078      	str	r0, [r7, #4]
 800f7da:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f7e2:	683b      	ldr	r3, [r7, #0]
 800f7e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f7e8:	d204      	bcs.n	800f7f4 <dir_sdi+0x22>
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	f003 031f 	and.w	r3, r3, #31
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d001      	beq.n	800f7f8 <dir_sdi+0x26>
		return FR_INT_ERR;
 800f7f4:	2302      	movs	r3, #2
 800f7f6:	e071      	b.n	800f8dc <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	683a      	ldr	r2, [r7, #0]
 800f7fc:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	689b      	ldr	r3, [r3, #8]
 800f802:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f804:	697b      	ldr	r3, [r7, #20]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d106      	bne.n	800f818 <dir_sdi+0x46>
 800f80a:	693b      	ldr	r3, [r7, #16]
 800f80c:	781b      	ldrb	r3, [r3, #0]
 800f80e:	2b02      	cmp	r3, #2
 800f810:	d902      	bls.n	800f818 <dir_sdi+0x46>
		clst = fs->dirbase;
 800f812:	693b      	ldr	r3, [r7, #16]
 800f814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f816:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f818:	697b      	ldr	r3, [r7, #20]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d10c      	bne.n	800f838 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	095b      	lsrs	r3, r3, #5
 800f822:	693a      	ldr	r2, [r7, #16]
 800f824:	8912      	ldrh	r2, [r2, #8]
 800f826:	4293      	cmp	r3, r2
 800f828:	d301      	bcc.n	800f82e <dir_sdi+0x5c>
 800f82a:	2302      	movs	r3, #2
 800f82c:	e056      	b.n	800f8dc <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800f82e:	693b      	ldr	r3, [r7, #16]
 800f830:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	61da      	str	r2, [r3, #28]
 800f836:	e02d      	b.n	800f894 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f838:	693b      	ldr	r3, [r7, #16]
 800f83a:	895b      	ldrh	r3, [r3, #10]
 800f83c:	461a      	mov	r2, r3
 800f83e:	693b      	ldr	r3, [r7, #16]
 800f840:	899b      	ldrh	r3, [r3, #12]
 800f842:	fb02 f303 	mul.w	r3, r2, r3
 800f846:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f848:	e019      	b.n	800f87e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	6979      	ldr	r1, [r7, #20]
 800f84e:	4618      	mov	r0, r3
 800f850:	f7ff fc9d 	bl	800f18e <get_fat>
 800f854:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f85c:	d101      	bne.n	800f862 <dir_sdi+0x90>
 800f85e:	2301      	movs	r3, #1
 800f860:	e03c      	b.n	800f8dc <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f862:	697b      	ldr	r3, [r7, #20]
 800f864:	2b01      	cmp	r3, #1
 800f866:	d904      	bls.n	800f872 <dir_sdi+0xa0>
 800f868:	693b      	ldr	r3, [r7, #16]
 800f86a:	699b      	ldr	r3, [r3, #24]
 800f86c:	697a      	ldr	r2, [r7, #20]
 800f86e:	429a      	cmp	r2, r3
 800f870:	d301      	bcc.n	800f876 <dir_sdi+0xa4>
 800f872:	2302      	movs	r3, #2
 800f874:	e032      	b.n	800f8dc <dir_sdi+0x10a>
			ofs -= csz;
 800f876:	683a      	ldr	r2, [r7, #0]
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	1ad3      	subs	r3, r2, r3
 800f87c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f87e:	683a      	ldr	r2, [r7, #0]
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	429a      	cmp	r2, r3
 800f884:	d2e1      	bcs.n	800f84a <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800f886:	6979      	ldr	r1, [r7, #20]
 800f888:	6938      	ldr	r0, [r7, #16]
 800f88a:	f7ff fc61 	bl	800f150 <clust2sect>
 800f88e:	4602      	mov	r2, r0
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	697a      	ldr	r2, [r7, #20]
 800f898:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	69db      	ldr	r3, [r3, #28]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d101      	bne.n	800f8a6 <dir_sdi+0xd4>
 800f8a2:	2302      	movs	r3, #2
 800f8a4:	e01a      	b.n	800f8dc <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	69da      	ldr	r2, [r3, #28]
 800f8aa:	693b      	ldr	r3, [r7, #16]
 800f8ac:	899b      	ldrh	r3, [r3, #12]
 800f8ae:	4619      	mov	r1, r3
 800f8b0:	683b      	ldr	r3, [r7, #0]
 800f8b2:	fbb3 f3f1 	udiv	r3, r3, r1
 800f8b6:	441a      	add	r2, r3
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f8bc:	693b      	ldr	r3, [r7, #16]
 800f8be:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f8c2:	693b      	ldr	r3, [r7, #16]
 800f8c4:	899b      	ldrh	r3, [r3, #12]
 800f8c6:	461a      	mov	r2, r3
 800f8c8:	683b      	ldr	r3, [r7, #0]
 800f8ca:	fbb3 f0f2 	udiv	r0, r3, r2
 800f8ce:	fb00 f202 	mul.w	r2, r0, r2
 800f8d2:	1a9b      	subs	r3, r3, r2
 800f8d4:	18ca      	adds	r2, r1, r3
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f8da:	2300      	movs	r3, #0
}
 800f8dc:	4618      	mov	r0, r3
 800f8de:	3718      	adds	r7, #24
 800f8e0:	46bd      	mov	sp, r7
 800f8e2:	bd80      	pop	{r7, pc}

0800f8e4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	b086      	sub	sp, #24
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	6078      	str	r0, [r7, #4]
 800f8ec:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	695b      	ldr	r3, [r3, #20]
 800f8f8:	3320      	adds	r3, #32
 800f8fa:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	69db      	ldr	r3, [r3, #28]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d003      	beq.n	800f90c <dir_next+0x28>
 800f904:	68bb      	ldr	r3, [r7, #8]
 800f906:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f90a:	d301      	bcc.n	800f910 <dir_next+0x2c>
 800f90c:	2304      	movs	r3, #4
 800f90e:	e0bb      	b.n	800fa88 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	899b      	ldrh	r3, [r3, #12]
 800f914:	461a      	mov	r2, r3
 800f916:	68bb      	ldr	r3, [r7, #8]
 800f918:	fbb3 f1f2 	udiv	r1, r3, r2
 800f91c:	fb01 f202 	mul.w	r2, r1, r2
 800f920:	1a9b      	subs	r3, r3, r2
 800f922:	2b00      	cmp	r3, #0
 800f924:	f040 809d 	bne.w	800fa62 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	69db      	ldr	r3, [r3, #28]
 800f92c:	1c5a      	adds	r2, r3, #1
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	699b      	ldr	r3, [r3, #24]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d10b      	bne.n	800f952 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f93a:	68bb      	ldr	r3, [r7, #8]
 800f93c:	095b      	lsrs	r3, r3, #5
 800f93e:	68fa      	ldr	r2, [r7, #12]
 800f940:	8912      	ldrh	r2, [r2, #8]
 800f942:	4293      	cmp	r3, r2
 800f944:	f0c0 808d 	bcc.w	800fa62 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	2200      	movs	r2, #0
 800f94c:	61da      	str	r2, [r3, #28]
 800f94e:	2304      	movs	r3, #4
 800f950:	e09a      	b.n	800fa88 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	899b      	ldrh	r3, [r3, #12]
 800f956:	461a      	mov	r2, r3
 800f958:	68bb      	ldr	r3, [r7, #8]
 800f95a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f95e:	68fa      	ldr	r2, [r7, #12]
 800f960:	8952      	ldrh	r2, [r2, #10]
 800f962:	3a01      	subs	r2, #1
 800f964:	4013      	ands	r3, r2
 800f966:	2b00      	cmp	r3, #0
 800f968:	d17b      	bne.n	800fa62 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f96a:	687a      	ldr	r2, [r7, #4]
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	699b      	ldr	r3, [r3, #24]
 800f970:	4619      	mov	r1, r3
 800f972:	4610      	mov	r0, r2
 800f974:	f7ff fc0b 	bl	800f18e <get_fat>
 800f978:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f97a:	697b      	ldr	r3, [r7, #20]
 800f97c:	2b01      	cmp	r3, #1
 800f97e:	d801      	bhi.n	800f984 <dir_next+0xa0>
 800f980:	2302      	movs	r3, #2
 800f982:	e081      	b.n	800fa88 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f984:	697b      	ldr	r3, [r7, #20]
 800f986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f98a:	d101      	bne.n	800f990 <dir_next+0xac>
 800f98c:	2301      	movs	r3, #1
 800f98e:	e07b      	b.n	800fa88 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	699b      	ldr	r3, [r3, #24]
 800f994:	697a      	ldr	r2, [r7, #20]
 800f996:	429a      	cmp	r2, r3
 800f998:	d359      	bcc.n	800fa4e <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f99a:	683b      	ldr	r3, [r7, #0]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d104      	bne.n	800f9aa <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	61da      	str	r2, [r3, #28]
 800f9a6:	2304      	movs	r3, #4
 800f9a8:	e06e      	b.n	800fa88 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f9aa:	687a      	ldr	r2, [r7, #4]
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	699b      	ldr	r3, [r3, #24]
 800f9b0:	4619      	mov	r1, r3
 800f9b2:	4610      	mov	r0, r2
 800f9b4:	f7ff fe3d 	bl	800f632 <create_chain>
 800f9b8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f9ba:	697b      	ldr	r3, [r7, #20]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d101      	bne.n	800f9c4 <dir_next+0xe0>
 800f9c0:	2307      	movs	r3, #7
 800f9c2:	e061      	b.n	800fa88 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f9c4:	697b      	ldr	r3, [r7, #20]
 800f9c6:	2b01      	cmp	r3, #1
 800f9c8:	d101      	bne.n	800f9ce <dir_next+0xea>
 800f9ca:	2302      	movs	r3, #2
 800f9cc:	e05c      	b.n	800fa88 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f9ce:	697b      	ldr	r3, [r7, #20]
 800f9d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9d4:	d101      	bne.n	800f9da <dir_next+0xf6>
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	e056      	b.n	800fa88 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f9da:	68f8      	ldr	r0, [r7, #12]
 800f9dc:	f7ff fad6 	bl	800ef8c <sync_window>
 800f9e0:	4603      	mov	r3, r0
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d001      	beq.n	800f9ea <dir_next+0x106>
 800f9e6:	2301      	movs	r3, #1
 800f9e8:	e04e      	b.n	800fa88 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	899b      	ldrh	r3, [r3, #12]
 800f9f4:	461a      	mov	r2, r3
 800f9f6:	2100      	movs	r1, #0
 800f9f8:	f7ff f8fe 	bl	800ebf8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	613b      	str	r3, [r7, #16]
 800fa00:	6979      	ldr	r1, [r7, #20]
 800fa02:	68f8      	ldr	r0, [r7, #12]
 800fa04:	f7ff fba4 	bl	800f150 <clust2sect>
 800fa08:	4602      	mov	r2, r0
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	631a      	str	r2, [r3, #48]	@ 0x30
 800fa0e:	e012      	b.n	800fa36 <dir_next+0x152>
						fs->wflag = 1;
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	2201      	movs	r2, #1
 800fa14:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800fa16:	68f8      	ldr	r0, [r7, #12]
 800fa18:	f7ff fab8 	bl	800ef8c <sync_window>
 800fa1c:	4603      	mov	r3, r0
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d001      	beq.n	800fa26 <dir_next+0x142>
 800fa22:	2301      	movs	r3, #1
 800fa24:	e030      	b.n	800fa88 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800fa26:	693b      	ldr	r3, [r7, #16]
 800fa28:	3301      	adds	r3, #1
 800fa2a:	613b      	str	r3, [r7, #16]
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa30:	1c5a      	adds	r2, r3, #1
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	631a      	str	r2, [r3, #48]	@ 0x30
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	895b      	ldrh	r3, [r3, #10]
 800fa3a:	461a      	mov	r2, r3
 800fa3c:	693b      	ldr	r3, [r7, #16]
 800fa3e:	4293      	cmp	r3, r2
 800fa40:	d3e6      	bcc.n	800fa10 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fa46:	693b      	ldr	r3, [r7, #16]
 800fa48:	1ad2      	subs	r2, r2, r3
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	697a      	ldr	r2, [r7, #20]
 800fa52:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800fa54:	6979      	ldr	r1, [r7, #20]
 800fa56:	68f8      	ldr	r0, [r7, #12]
 800fa58:	f7ff fb7a 	bl	800f150 <clust2sect>
 800fa5c:	4602      	mov	r2, r0
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	68ba      	ldr	r2, [r7, #8]
 800fa66:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	899b      	ldrh	r3, [r3, #12]
 800fa72:	461a      	mov	r2, r3
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	fbb3 f0f2 	udiv	r0, r3, r2
 800fa7a:	fb00 f202 	mul.w	r2, r0, r2
 800fa7e:	1a9b      	subs	r3, r3, r2
 800fa80:	18ca      	adds	r2, r1, r3
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800fa86:	2300      	movs	r3, #0
}
 800fa88:	4618      	mov	r0, r3
 800fa8a:	3718      	adds	r7, #24
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	bd80      	pop	{r7, pc}

0800fa90 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800fa90:	b580      	push	{r7, lr}
 800fa92:	b086      	sub	sp, #24
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
 800fa98:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800faa0:	2100      	movs	r1, #0
 800faa2:	6878      	ldr	r0, [r7, #4]
 800faa4:	f7ff fe95 	bl	800f7d2 <dir_sdi>
 800faa8:	4603      	mov	r3, r0
 800faaa:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800faac:	7dfb      	ldrb	r3, [r7, #23]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d12b      	bne.n	800fb0a <dir_alloc+0x7a>
		n = 0;
 800fab2:	2300      	movs	r3, #0
 800fab4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	69db      	ldr	r3, [r3, #28]
 800faba:	4619      	mov	r1, r3
 800fabc:	68f8      	ldr	r0, [r7, #12]
 800fabe:	f7ff faa9 	bl	800f014 <move_window>
 800fac2:	4603      	mov	r3, r0
 800fac4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fac6:	7dfb      	ldrb	r3, [r7, #23]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d11d      	bne.n	800fb08 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	6a1b      	ldr	r3, [r3, #32]
 800fad0:	781b      	ldrb	r3, [r3, #0]
 800fad2:	2be5      	cmp	r3, #229	@ 0xe5
 800fad4:	d004      	beq.n	800fae0 <dir_alloc+0x50>
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	6a1b      	ldr	r3, [r3, #32]
 800fada:	781b      	ldrb	r3, [r3, #0]
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d107      	bne.n	800faf0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800fae0:	693b      	ldr	r3, [r7, #16]
 800fae2:	3301      	adds	r3, #1
 800fae4:	613b      	str	r3, [r7, #16]
 800fae6:	693a      	ldr	r2, [r7, #16]
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	429a      	cmp	r2, r3
 800faec:	d102      	bne.n	800faf4 <dir_alloc+0x64>
 800faee:	e00c      	b.n	800fb0a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800faf0:	2300      	movs	r3, #0
 800faf2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800faf4:	2101      	movs	r1, #1
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f7ff fef4 	bl	800f8e4 <dir_next>
 800fafc:	4603      	mov	r3, r0
 800fafe:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800fb00:	7dfb      	ldrb	r3, [r7, #23]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d0d7      	beq.n	800fab6 <dir_alloc+0x26>
 800fb06:	e000      	b.n	800fb0a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800fb08:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800fb0a:	7dfb      	ldrb	r3, [r7, #23]
 800fb0c:	2b04      	cmp	r3, #4
 800fb0e:	d101      	bne.n	800fb14 <dir_alloc+0x84>
 800fb10:	2307      	movs	r3, #7
 800fb12:	75fb      	strb	r3, [r7, #23]
	return res;
 800fb14:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb16:	4618      	mov	r0, r3
 800fb18:	3718      	adds	r7, #24
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd80      	pop	{r7, pc}

0800fb1e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800fb1e:	b580      	push	{r7, lr}
 800fb20:	b084      	sub	sp, #16
 800fb22:	af00      	add	r7, sp, #0
 800fb24:	6078      	str	r0, [r7, #4]
 800fb26:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800fb28:	683b      	ldr	r3, [r7, #0]
 800fb2a:	331a      	adds	r3, #26
 800fb2c:	4618      	mov	r0, r3
 800fb2e:	f7fe ffbf 	bl	800eab0 <ld_word>
 800fb32:	4603      	mov	r3, r0
 800fb34:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	781b      	ldrb	r3, [r3, #0]
 800fb3a:	2b03      	cmp	r3, #3
 800fb3c:	d109      	bne.n	800fb52 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800fb3e:	683b      	ldr	r3, [r7, #0]
 800fb40:	3314      	adds	r3, #20
 800fb42:	4618      	mov	r0, r3
 800fb44:	f7fe ffb4 	bl	800eab0 <ld_word>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	041b      	lsls	r3, r3, #16
 800fb4c:	68fa      	ldr	r2, [r7, #12]
 800fb4e:	4313      	orrs	r3, r2
 800fb50:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800fb52:	68fb      	ldr	r3, [r7, #12]
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	3710      	adds	r7, #16
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	bd80      	pop	{r7, pc}

0800fb5c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b084      	sub	sp, #16
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	60f8      	str	r0, [r7, #12]
 800fb64:	60b9      	str	r1, [r7, #8]
 800fb66:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800fb68:	68bb      	ldr	r3, [r7, #8]
 800fb6a:	331a      	adds	r3, #26
 800fb6c:	687a      	ldr	r2, [r7, #4]
 800fb6e:	b292      	uxth	r2, r2
 800fb70:	4611      	mov	r1, r2
 800fb72:	4618      	mov	r0, r3
 800fb74:	f7fe ffd8 	bl	800eb28 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	781b      	ldrb	r3, [r3, #0]
 800fb7c:	2b03      	cmp	r3, #3
 800fb7e:	d109      	bne.n	800fb94 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800fb80:	68bb      	ldr	r3, [r7, #8]
 800fb82:	f103 0214 	add.w	r2, r3, #20
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	0c1b      	lsrs	r3, r3, #16
 800fb8a:	b29b      	uxth	r3, r3
 800fb8c:	4619      	mov	r1, r3
 800fb8e:	4610      	mov	r0, r2
 800fb90:	f7fe ffca 	bl	800eb28 <st_word>
	}
}
 800fb94:	bf00      	nop
 800fb96:	3710      	adds	r7, #16
 800fb98:	46bd      	mov	sp, r7
 800fb9a:	bd80      	pop	{r7, pc}

0800fb9c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b086      	sub	sp, #24
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fbaa:	2100      	movs	r1, #0
 800fbac:	6878      	ldr	r0, [r7, #4]
 800fbae:	f7ff fe10 	bl	800f7d2 <dir_sdi>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800fbb6:	7dfb      	ldrb	r3, [r7, #23]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d001      	beq.n	800fbc0 <dir_find+0x24>
 800fbbc:	7dfb      	ldrb	r3, [r7, #23]
 800fbbe:	e03e      	b.n	800fc3e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	69db      	ldr	r3, [r3, #28]
 800fbc4:	4619      	mov	r1, r3
 800fbc6:	6938      	ldr	r0, [r7, #16]
 800fbc8:	f7ff fa24 	bl	800f014 <move_window>
 800fbcc:	4603      	mov	r3, r0
 800fbce:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fbd0:	7dfb      	ldrb	r3, [r7, #23]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d12f      	bne.n	800fc36 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	6a1b      	ldr	r3, [r3, #32]
 800fbda:	781b      	ldrb	r3, [r3, #0]
 800fbdc:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800fbde:	7bfb      	ldrb	r3, [r7, #15]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d102      	bne.n	800fbea <dir_find+0x4e>
 800fbe4:	2304      	movs	r3, #4
 800fbe6:	75fb      	strb	r3, [r7, #23]
 800fbe8:	e028      	b.n	800fc3c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	6a1b      	ldr	r3, [r3, #32]
 800fbee:	330b      	adds	r3, #11
 800fbf0:	781b      	ldrb	r3, [r3, #0]
 800fbf2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fbf6:	b2da      	uxtb	r2, r3
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	6a1b      	ldr	r3, [r3, #32]
 800fc00:	330b      	adds	r3, #11
 800fc02:	781b      	ldrb	r3, [r3, #0]
 800fc04:	f003 0308 	and.w	r3, r3, #8
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d10a      	bne.n	800fc22 <dir_find+0x86>
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	6a18      	ldr	r0, [r3, #32]
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	3324      	adds	r3, #36	@ 0x24
 800fc14:	220b      	movs	r2, #11
 800fc16:	4619      	mov	r1, r3
 800fc18:	f7ff f809 	bl	800ec2e <mem_cmp>
 800fc1c:	4603      	mov	r3, r0
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d00b      	beq.n	800fc3a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800fc22:	2100      	movs	r1, #0
 800fc24:	6878      	ldr	r0, [r7, #4]
 800fc26:	f7ff fe5d 	bl	800f8e4 <dir_next>
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fc2e:	7dfb      	ldrb	r3, [r7, #23]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d0c5      	beq.n	800fbc0 <dir_find+0x24>
 800fc34:	e002      	b.n	800fc3c <dir_find+0xa0>
		if (res != FR_OK) break;
 800fc36:	bf00      	nop
 800fc38:	e000      	b.n	800fc3c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fc3a:	bf00      	nop

	return res;
 800fc3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	3718      	adds	r7, #24
 800fc42:	46bd      	mov	sp, r7
 800fc44:	bd80      	pop	{r7, pc}

0800fc46 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800fc46:	b580      	push	{r7, lr}
 800fc48:	b084      	sub	sp, #16
 800fc4a:	af00      	add	r7, sp, #0
 800fc4c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800fc54:	2101      	movs	r1, #1
 800fc56:	6878      	ldr	r0, [r7, #4]
 800fc58:	f7ff ff1a 	bl	800fa90 <dir_alloc>
 800fc5c:	4603      	mov	r3, r0
 800fc5e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800fc60:	7bfb      	ldrb	r3, [r7, #15]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d11c      	bne.n	800fca0 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	69db      	ldr	r3, [r3, #28]
 800fc6a:	4619      	mov	r1, r3
 800fc6c:	68b8      	ldr	r0, [r7, #8]
 800fc6e:	f7ff f9d1 	bl	800f014 <move_window>
 800fc72:	4603      	mov	r3, r0
 800fc74:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fc76:	7bfb      	ldrb	r3, [r7, #15]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d111      	bne.n	800fca0 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	6a1b      	ldr	r3, [r3, #32]
 800fc80:	2220      	movs	r2, #32
 800fc82:	2100      	movs	r1, #0
 800fc84:	4618      	mov	r0, r3
 800fc86:	f7fe ffb7 	bl	800ebf8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	6a18      	ldr	r0, [r3, #32]
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	3324      	adds	r3, #36	@ 0x24
 800fc92:	220b      	movs	r2, #11
 800fc94:	4619      	mov	r1, r3
 800fc96:	f7fe ff8e 	bl	800ebb6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800fc9a:	68bb      	ldr	r3, [r7, #8]
 800fc9c:	2201      	movs	r2, #1
 800fc9e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800fca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fca2:	4618      	mov	r0, r3
 800fca4:	3710      	adds	r7, #16
 800fca6:	46bd      	mov	sp, r7
 800fca8:	bd80      	pop	{r7, pc}
	...

0800fcac <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fcac:	b580      	push	{r7, lr}
 800fcae:	b088      	sub	sp, #32
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	6078      	str	r0, [r7, #4]
 800fcb4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800fcb6:	683b      	ldr	r3, [r7, #0]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	60fb      	str	r3, [r7, #12]
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	3324      	adds	r3, #36	@ 0x24
 800fcc0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800fcc2:	220b      	movs	r2, #11
 800fcc4:	2120      	movs	r1, #32
 800fcc6:	68b8      	ldr	r0, [r7, #8]
 800fcc8:	f7fe ff96 	bl	800ebf8 <mem_set>
	si = i = 0; ni = 8;
 800fccc:	2300      	movs	r3, #0
 800fcce:	613b      	str	r3, [r7, #16]
 800fcd0:	693b      	ldr	r3, [r7, #16]
 800fcd2:	61fb      	str	r3, [r7, #28]
 800fcd4:	2308      	movs	r3, #8
 800fcd6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800fcd8:	69fb      	ldr	r3, [r7, #28]
 800fcda:	1c5a      	adds	r2, r3, #1
 800fcdc:	61fa      	str	r2, [r7, #28]
 800fcde:	68fa      	ldr	r2, [r7, #12]
 800fce0:	4413      	add	r3, r2
 800fce2:	781b      	ldrb	r3, [r3, #0]
 800fce4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fce6:	7efb      	ldrb	r3, [r7, #27]
 800fce8:	2b20      	cmp	r3, #32
 800fcea:	d94e      	bls.n	800fd8a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800fcec:	7efb      	ldrb	r3, [r7, #27]
 800fcee:	2b2f      	cmp	r3, #47	@ 0x2f
 800fcf0:	d006      	beq.n	800fd00 <create_name+0x54>
 800fcf2:	7efb      	ldrb	r3, [r7, #27]
 800fcf4:	2b5c      	cmp	r3, #92	@ 0x5c
 800fcf6:	d110      	bne.n	800fd1a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800fcf8:	e002      	b.n	800fd00 <create_name+0x54>
 800fcfa:	69fb      	ldr	r3, [r7, #28]
 800fcfc:	3301      	adds	r3, #1
 800fcfe:	61fb      	str	r3, [r7, #28]
 800fd00:	68fa      	ldr	r2, [r7, #12]
 800fd02:	69fb      	ldr	r3, [r7, #28]
 800fd04:	4413      	add	r3, r2
 800fd06:	781b      	ldrb	r3, [r3, #0]
 800fd08:	2b2f      	cmp	r3, #47	@ 0x2f
 800fd0a:	d0f6      	beq.n	800fcfa <create_name+0x4e>
 800fd0c:	68fa      	ldr	r2, [r7, #12]
 800fd0e:	69fb      	ldr	r3, [r7, #28]
 800fd10:	4413      	add	r3, r2
 800fd12:	781b      	ldrb	r3, [r3, #0]
 800fd14:	2b5c      	cmp	r3, #92	@ 0x5c
 800fd16:	d0f0      	beq.n	800fcfa <create_name+0x4e>
			break;
 800fd18:	e038      	b.n	800fd8c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800fd1a:	7efb      	ldrb	r3, [r7, #27]
 800fd1c:	2b2e      	cmp	r3, #46	@ 0x2e
 800fd1e:	d003      	beq.n	800fd28 <create_name+0x7c>
 800fd20:	693a      	ldr	r2, [r7, #16]
 800fd22:	697b      	ldr	r3, [r7, #20]
 800fd24:	429a      	cmp	r2, r3
 800fd26:	d30c      	bcc.n	800fd42 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800fd28:	697b      	ldr	r3, [r7, #20]
 800fd2a:	2b0b      	cmp	r3, #11
 800fd2c:	d002      	beq.n	800fd34 <create_name+0x88>
 800fd2e:	7efb      	ldrb	r3, [r7, #27]
 800fd30:	2b2e      	cmp	r3, #46	@ 0x2e
 800fd32:	d001      	beq.n	800fd38 <create_name+0x8c>
 800fd34:	2306      	movs	r3, #6
 800fd36:	e044      	b.n	800fdc2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800fd38:	2308      	movs	r3, #8
 800fd3a:	613b      	str	r3, [r7, #16]
 800fd3c:	230b      	movs	r3, #11
 800fd3e:	617b      	str	r3, [r7, #20]
			continue;
 800fd40:	e022      	b.n	800fd88 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800fd42:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	da04      	bge.n	800fd54 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800fd4a:	7efb      	ldrb	r3, [r7, #27]
 800fd4c:	3b80      	subs	r3, #128	@ 0x80
 800fd4e:	4a1f      	ldr	r2, [pc, #124]	@ (800fdcc <create_name+0x120>)
 800fd50:	5cd3      	ldrb	r3, [r2, r3]
 800fd52:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800fd54:	7efb      	ldrb	r3, [r7, #27]
 800fd56:	4619      	mov	r1, r3
 800fd58:	481d      	ldr	r0, [pc, #116]	@ (800fdd0 <create_name+0x124>)
 800fd5a:	f7fe ff8f 	bl	800ec7c <chk_chr>
 800fd5e:	4603      	mov	r3, r0
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d001      	beq.n	800fd68 <create_name+0xbc>
 800fd64:	2306      	movs	r3, #6
 800fd66:	e02c      	b.n	800fdc2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800fd68:	7efb      	ldrb	r3, [r7, #27]
 800fd6a:	2b60      	cmp	r3, #96	@ 0x60
 800fd6c:	d905      	bls.n	800fd7a <create_name+0xce>
 800fd6e:	7efb      	ldrb	r3, [r7, #27]
 800fd70:	2b7a      	cmp	r3, #122	@ 0x7a
 800fd72:	d802      	bhi.n	800fd7a <create_name+0xce>
 800fd74:	7efb      	ldrb	r3, [r7, #27]
 800fd76:	3b20      	subs	r3, #32
 800fd78:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800fd7a:	693b      	ldr	r3, [r7, #16]
 800fd7c:	1c5a      	adds	r2, r3, #1
 800fd7e:	613a      	str	r2, [r7, #16]
 800fd80:	68ba      	ldr	r2, [r7, #8]
 800fd82:	4413      	add	r3, r2
 800fd84:	7efa      	ldrb	r2, [r7, #27]
 800fd86:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800fd88:	e7a6      	b.n	800fcd8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fd8a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800fd8c:	68fa      	ldr	r2, [r7, #12]
 800fd8e:	69fb      	ldr	r3, [r7, #28]
 800fd90:	441a      	add	r2, r3
 800fd92:	683b      	ldr	r3, [r7, #0]
 800fd94:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800fd96:	693b      	ldr	r3, [r7, #16]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d101      	bne.n	800fda0 <create_name+0xf4>
 800fd9c:	2306      	movs	r3, #6
 800fd9e:	e010      	b.n	800fdc2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	2be5      	cmp	r3, #229	@ 0xe5
 800fda6:	d102      	bne.n	800fdae <create_name+0x102>
 800fda8:	68bb      	ldr	r3, [r7, #8]
 800fdaa:	2205      	movs	r2, #5
 800fdac:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800fdae:	7efb      	ldrb	r3, [r7, #27]
 800fdb0:	2b20      	cmp	r3, #32
 800fdb2:	d801      	bhi.n	800fdb8 <create_name+0x10c>
 800fdb4:	2204      	movs	r2, #4
 800fdb6:	e000      	b.n	800fdba <create_name+0x10e>
 800fdb8:	2200      	movs	r2, #0
 800fdba:	68bb      	ldr	r3, [r7, #8]
 800fdbc:	330b      	adds	r3, #11
 800fdbe:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800fdc0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	3720      	adds	r7, #32
 800fdc6:	46bd      	mov	sp, r7
 800fdc8:	bd80      	pop	{r7, pc}
 800fdca:	bf00      	nop
 800fdcc:	08013240 	.word	0x08013240
 800fdd0:	080130f4 	.word	0x080130f4

0800fdd4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b086      	sub	sp, #24
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	6078      	str	r0, [r7, #4]
 800fddc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800fde2:	693b      	ldr	r3, [r7, #16]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800fde8:	e002      	b.n	800fdf0 <follow_path+0x1c>
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	3301      	adds	r3, #1
 800fdee:	603b      	str	r3, [r7, #0]
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	781b      	ldrb	r3, [r3, #0]
 800fdf4:	2b2f      	cmp	r3, #47	@ 0x2f
 800fdf6:	d0f8      	beq.n	800fdea <follow_path+0x16>
 800fdf8:	683b      	ldr	r3, [r7, #0]
 800fdfa:	781b      	ldrb	r3, [r3, #0]
 800fdfc:	2b5c      	cmp	r3, #92	@ 0x5c
 800fdfe:	d0f4      	beq.n	800fdea <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800fe00:	693b      	ldr	r3, [r7, #16]
 800fe02:	2200      	movs	r2, #0
 800fe04:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800fe06:	683b      	ldr	r3, [r7, #0]
 800fe08:	781b      	ldrb	r3, [r3, #0]
 800fe0a:	2b1f      	cmp	r3, #31
 800fe0c:	d80a      	bhi.n	800fe24 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	2280      	movs	r2, #128	@ 0x80
 800fe12:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800fe16:	2100      	movs	r1, #0
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	f7ff fcda 	bl	800f7d2 <dir_sdi>
 800fe1e:	4603      	mov	r3, r0
 800fe20:	75fb      	strb	r3, [r7, #23]
 800fe22:	e048      	b.n	800feb6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fe24:	463b      	mov	r3, r7
 800fe26:	4619      	mov	r1, r3
 800fe28:	6878      	ldr	r0, [r7, #4]
 800fe2a:	f7ff ff3f 	bl	800fcac <create_name>
 800fe2e:	4603      	mov	r3, r0
 800fe30:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fe32:	7dfb      	ldrb	r3, [r7, #23]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d139      	bne.n	800feac <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800fe38:	6878      	ldr	r0, [r7, #4]
 800fe3a:	f7ff feaf 	bl	800fb9c <dir_find>
 800fe3e:	4603      	mov	r3, r0
 800fe40:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800fe48:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800fe4a:	7dfb      	ldrb	r3, [r7, #23]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d00a      	beq.n	800fe66 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fe50:	7dfb      	ldrb	r3, [r7, #23]
 800fe52:	2b04      	cmp	r3, #4
 800fe54:	d12c      	bne.n	800feb0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800fe56:	7afb      	ldrb	r3, [r7, #11]
 800fe58:	f003 0304 	and.w	r3, r3, #4
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d127      	bne.n	800feb0 <follow_path+0xdc>
 800fe60:	2305      	movs	r3, #5
 800fe62:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800fe64:	e024      	b.n	800feb0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fe66:	7afb      	ldrb	r3, [r7, #11]
 800fe68:	f003 0304 	and.w	r3, r3, #4
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d121      	bne.n	800feb4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800fe70:	693b      	ldr	r3, [r7, #16]
 800fe72:	799b      	ldrb	r3, [r3, #6]
 800fe74:	f003 0310 	and.w	r3, r3, #16
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d102      	bne.n	800fe82 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800fe7c:	2305      	movs	r3, #5
 800fe7e:	75fb      	strb	r3, [r7, #23]
 800fe80:	e019      	b.n	800feb6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	695b      	ldr	r3, [r3, #20]
 800fe8c:	68fa      	ldr	r2, [r7, #12]
 800fe8e:	8992      	ldrh	r2, [r2, #12]
 800fe90:	fbb3 f0f2 	udiv	r0, r3, r2
 800fe94:	fb00 f202 	mul.w	r2, r0, r2
 800fe98:	1a9b      	subs	r3, r3, r2
 800fe9a:	440b      	add	r3, r1
 800fe9c:	4619      	mov	r1, r3
 800fe9e:	68f8      	ldr	r0, [r7, #12]
 800fea0:	f7ff fe3d 	bl	800fb1e <ld_clust>
 800fea4:	4602      	mov	r2, r0
 800fea6:	693b      	ldr	r3, [r7, #16]
 800fea8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800feaa:	e7bb      	b.n	800fe24 <follow_path+0x50>
			if (res != FR_OK) break;
 800feac:	bf00      	nop
 800feae:	e002      	b.n	800feb6 <follow_path+0xe2>
				break;
 800feb0:	bf00      	nop
 800feb2:	e000      	b.n	800feb6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800feb4:	bf00      	nop
			}
		}
	}

	return res;
 800feb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800feb8:	4618      	mov	r0, r3
 800feba:	3718      	adds	r7, #24
 800febc:	46bd      	mov	sp, r7
 800febe:	bd80      	pop	{r7, pc}

0800fec0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fec0:	b480      	push	{r7}
 800fec2:	b087      	sub	sp, #28
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fec8:	f04f 33ff 	mov.w	r3, #4294967295
 800fecc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d031      	beq.n	800ff3a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	617b      	str	r3, [r7, #20]
 800fedc:	e002      	b.n	800fee4 <get_ldnumber+0x24>
 800fede:	697b      	ldr	r3, [r7, #20]
 800fee0:	3301      	adds	r3, #1
 800fee2:	617b      	str	r3, [r7, #20]
 800fee4:	697b      	ldr	r3, [r7, #20]
 800fee6:	781b      	ldrb	r3, [r3, #0]
 800fee8:	2b20      	cmp	r3, #32
 800feea:	d903      	bls.n	800fef4 <get_ldnumber+0x34>
 800feec:	697b      	ldr	r3, [r7, #20]
 800feee:	781b      	ldrb	r3, [r3, #0]
 800fef0:	2b3a      	cmp	r3, #58	@ 0x3a
 800fef2:	d1f4      	bne.n	800fede <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800fef4:	697b      	ldr	r3, [r7, #20]
 800fef6:	781b      	ldrb	r3, [r3, #0]
 800fef8:	2b3a      	cmp	r3, #58	@ 0x3a
 800fefa:	d11c      	bne.n	800ff36 <get_ldnumber+0x76>
			tp = *path;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	1c5a      	adds	r2, r3, #1
 800ff06:	60fa      	str	r2, [r7, #12]
 800ff08:	781b      	ldrb	r3, [r3, #0]
 800ff0a:	3b30      	subs	r3, #48	@ 0x30
 800ff0c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ff0e:	68bb      	ldr	r3, [r7, #8]
 800ff10:	2b09      	cmp	r3, #9
 800ff12:	d80e      	bhi.n	800ff32 <get_ldnumber+0x72>
 800ff14:	68fa      	ldr	r2, [r7, #12]
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	429a      	cmp	r2, r3
 800ff1a:	d10a      	bne.n	800ff32 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ff1c:	68bb      	ldr	r3, [r7, #8]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d107      	bne.n	800ff32 <get_ldnumber+0x72>
					vol = (int)i;
 800ff22:	68bb      	ldr	r3, [r7, #8]
 800ff24:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ff26:	697b      	ldr	r3, [r7, #20]
 800ff28:	3301      	adds	r3, #1
 800ff2a:	617b      	str	r3, [r7, #20]
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	697a      	ldr	r2, [r7, #20]
 800ff30:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ff32:	693b      	ldr	r3, [r7, #16]
 800ff34:	e002      	b.n	800ff3c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ff36:	2300      	movs	r3, #0
 800ff38:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ff3a:	693b      	ldr	r3, [r7, #16]
}
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	371c      	adds	r7, #28
 800ff40:	46bd      	mov	sp, r7
 800ff42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff46:	4770      	bx	lr

0800ff48 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b082      	sub	sp, #8
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
 800ff50:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	2200      	movs	r2, #0
 800ff56:	70da      	strb	r2, [r3, #3]
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ff5e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ff60:	6839      	ldr	r1, [r7, #0]
 800ff62:	6878      	ldr	r0, [r7, #4]
 800ff64:	f7ff f856 	bl	800f014 <move_window>
 800ff68:	4603      	mov	r3, r0
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d001      	beq.n	800ff72 <check_fs+0x2a>
 800ff6e:	2304      	movs	r3, #4
 800ff70:	e038      	b.n	800ffe4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	3334      	adds	r3, #52	@ 0x34
 800ff76:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	f7fe fd98 	bl	800eab0 <ld_word>
 800ff80:	4603      	mov	r3, r0
 800ff82:	461a      	mov	r2, r3
 800ff84:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ff88:	429a      	cmp	r2, r3
 800ff8a:	d001      	beq.n	800ff90 <check_fs+0x48>
 800ff8c:	2303      	movs	r3, #3
 800ff8e:	e029      	b.n	800ffe4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ff96:	2be9      	cmp	r3, #233	@ 0xe9
 800ff98:	d009      	beq.n	800ffae <check_fs+0x66>
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ffa0:	2beb      	cmp	r3, #235	@ 0xeb
 800ffa2:	d11e      	bne.n	800ffe2 <check_fs+0x9a>
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800ffaa:	2b90      	cmp	r3, #144	@ 0x90
 800ffac:	d119      	bne.n	800ffe2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	3334      	adds	r3, #52	@ 0x34
 800ffb2:	3336      	adds	r3, #54	@ 0x36
 800ffb4:	4618      	mov	r0, r3
 800ffb6:	f7fe fd94 	bl	800eae2 <ld_dword>
 800ffba:	4603      	mov	r3, r0
 800ffbc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800ffc0:	4a0a      	ldr	r2, [pc, #40]	@ (800ffec <check_fs+0xa4>)
 800ffc2:	4293      	cmp	r3, r2
 800ffc4:	d101      	bne.n	800ffca <check_fs+0x82>
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	e00c      	b.n	800ffe4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	3334      	adds	r3, #52	@ 0x34
 800ffce:	3352      	adds	r3, #82	@ 0x52
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	f7fe fd86 	bl	800eae2 <ld_dword>
 800ffd6:	4603      	mov	r3, r0
 800ffd8:	4a05      	ldr	r2, [pc, #20]	@ (800fff0 <check_fs+0xa8>)
 800ffda:	4293      	cmp	r3, r2
 800ffdc:	d101      	bne.n	800ffe2 <check_fs+0x9a>
 800ffde:	2300      	movs	r3, #0
 800ffe0:	e000      	b.n	800ffe4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ffe2:	2302      	movs	r3, #2
}
 800ffe4:	4618      	mov	r0, r3
 800ffe6:	3708      	adds	r7, #8
 800ffe8:	46bd      	mov	sp, r7
 800ffea:	bd80      	pop	{r7, pc}
 800ffec:	00544146 	.word	0x00544146
 800fff0:	33544146 	.word	0x33544146

0800fff4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b096      	sub	sp, #88	@ 0x58
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	60f8      	str	r0, [r7, #12]
 800fffc:	60b9      	str	r1, [r7, #8]
 800fffe:	4613      	mov	r3, r2
 8010000:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8010002:	68bb      	ldr	r3, [r7, #8]
 8010004:	2200      	movs	r2, #0
 8010006:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010008:	68f8      	ldr	r0, [r7, #12]
 801000a:	f7ff ff59 	bl	800fec0 <get_ldnumber>
 801000e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010012:	2b00      	cmp	r3, #0
 8010014:	da01      	bge.n	801001a <find_volume+0x26>
 8010016:	230b      	movs	r3, #11
 8010018:	e262      	b.n	80104e0 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801001a:	4a9f      	ldr	r2, [pc, #636]	@ (8010298 <find_volume+0x2a4>)
 801001c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801001e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010022:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010026:	2b00      	cmp	r3, #0
 8010028:	d101      	bne.n	801002e <find_volume+0x3a>
 801002a:	230c      	movs	r3, #12
 801002c:	e258      	b.n	80104e0 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801002e:	68bb      	ldr	r3, [r7, #8]
 8010030:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010032:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010034:	79fb      	ldrb	r3, [r7, #7]
 8010036:	f023 0301 	bic.w	r3, r3, #1
 801003a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801003c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801003e:	781b      	ldrb	r3, [r3, #0]
 8010040:	2b00      	cmp	r3, #0
 8010042:	d01a      	beq.n	801007a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8010044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010046:	785b      	ldrb	r3, [r3, #1]
 8010048:	4618      	mov	r0, r3
 801004a:	f7fe fc91 	bl	800e970 <disk_status>
 801004e:	4603      	mov	r3, r0
 8010050:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010054:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010058:	f003 0301 	and.w	r3, r3, #1
 801005c:	2b00      	cmp	r3, #0
 801005e:	d10c      	bne.n	801007a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010060:	79fb      	ldrb	r3, [r7, #7]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d007      	beq.n	8010076 <find_volume+0x82>
 8010066:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801006a:	f003 0304 	and.w	r3, r3, #4
 801006e:	2b00      	cmp	r3, #0
 8010070:	d001      	beq.n	8010076 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8010072:	230a      	movs	r3, #10
 8010074:	e234      	b.n	80104e0 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 8010076:	2300      	movs	r3, #0
 8010078:	e232      	b.n	80104e0 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801007a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801007c:	2200      	movs	r2, #0
 801007e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010082:	b2da      	uxtb	r2, r3
 8010084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010086:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801008a:	785b      	ldrb	r3, [r3, #1]
 801008c:	4618      	mov	r0, r3
 801008e:	f7fe fc89 	bl	800e9a4 <disk_initialize>
 8010092:	4603      	mov	r3, r0
 8010094:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8010098:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801009c:	f003 0301 	and.w	r3, r3, #1
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d001      	beq.n	80100a8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80100a4:	2303      	movs	r3, #3
 80100a6:	e21b      	b.n	80104e0 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80100a8:	79fb      	ldrb	r3, [r7, #7]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d007      	beq.n	80100be <find_volume+0xca>
 80100ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80100b2:	f003 0304 	and.w	r3, r3, #4
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d001      	beq.n	80100be <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80100ba:	230a      	movs	r3, #10
 80100bc:	e210      	b.n	80104e0 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80100be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100c0:	7858      	ldrb	r0, [r3, #1]
 80100c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100c4:	330c      	adds	r3, #12
 80100c6:	461a      	mov	r2, r3
 80100c8:	2102      	movs	r1, #2
 80100ca:	f7fe fcd3 	bl	800ea74 <disk_ioctl>
 80100ce:	4603      	mov	r3, r0
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d001      	beq.n	80100d8 <find_volume+0xe4>
 80100d4:	2301      	movs	r3, #1
 80100d6:	e203      	b.n	80104e0 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80100d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100da:	899b      	ldrh	r3, [r3, #12]
 80100dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80100e0:	d80d      	bhi.n	80100fe <find_volume+0x10a>
 80100e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100e4:	899b      	ldrh	r3, [r3, #12]
 80100e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80100ea:	d308      	bcc.n	80100fe <find_volume+0x10a>
 80100ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100ee:	899b      	ldrh	r3, [r3, #12]
 80100f0:	461a      	mov	r2, r3
 80100f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100f4:	899b      	ldrh	r3, [r3, #12]
 80100f6:	3b01      	subs	r3, #1
 80100f8:	4013      	ands	r3, r2
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d001      	beq.n	8010102 <find_volume+0x10e>
 80100fe:	2301      	movs	r3, #1
 8010100:	e1ee      	b.n	80104e0 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8010102:	2300      	movs	r3, #0
 8010104:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010106:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010108:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801010a:	f7ff ff1d 	bl	800ff48 <check_fs>
 801010e:	4603      	mov	r3, r0
 8010110:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010114:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010118:	2b02      	cmp	r3, #2
 801011a:	d149      	bne.n	80101b0 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801011c:	2300      	movs	r3, #0
 801011e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010120:	e01e      	b.n	8010160 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8010122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010124:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8010128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801012a:	011b      	lsls	r3, r3, #4
 801012c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8010130:	4413      	add	r3, r2
 8010132:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010136:	3304      	adds	r3, #4
 8010138:	781b      	ldrb	r3, [r3, #0]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d006      	beq.n	801014c <find_volume+0x158>
 801013e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010140:	3308      	adds	r3, #8
 8010142:	4618      	mov	r0, r3
 8010144:	f7fe fccd 	bl	800eae2 <ld_dword>
 8010148:	4602      	mov	r2, r0
 801014a:	e000      	b.n	801014e <find_volume+0x15a>
 801014c:	2200      	movs	r2, #0
 801014e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010150:	009b      	lsls	r3, r3, #2
 8010152:	3358      	adds	r3, #88	@ 0x58
 8010154:	443b      	add	r3, r7
 8010156:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801015a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801015c:	3301      	adds	r3, #1
 801015e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010162:	2b03      	cmp	r3, #3
 8010164:	d9dd      	bls.n	8010122 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010166:	2300      	movs	r3, #0
 8010168:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 801016a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801016c:	2b00      	cmp	r3, #0
 801016e:	d002      	beq.n	8010176 <find_volume+0x182>
 8010170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010172:	3b01      	subs	r3, #1
 8010174:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010178:	009b      	lsls	r3, r3, #2
 801017a:	3358      	adds	r3, #88	@ 0x58
 801017c:	443b      	add	r3, r7
 801017e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010182:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010186:	2b00      	cmp	r3, #0
 8010188:	d005      	beq.n	8010196 <find_volume+0x1a2>
 801018a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801018c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801018e:	f7ff fedb 	bl	800ff48 <check_fs>
 8010192:	4603      	mov	r3, r0
 8010194:	e000      	b.n	8010198 <find_volume+0x1a4>
 8010196:	2303      	movs	r3, #3
 8010198:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801019c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80101a0:	2b01      	cmp	r3, #1
 80101a2:	d905      	bls.n	80101b0 <find_volume+0x1bc>
 80101a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80101a6:	3301      	adds	r3, #1
 80101a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80101aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80101ac:	2b03      	cmp	r3, #3
 80101ae:	d9e2      	bls.n	8010176 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80101b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80101b4:	2b04      	cmp	r3, #4
 80101b6:	d101      	bne.n	80101bc <find_volume+0x1c8>
 80101b8:	2301      	movs	r3, #1
 80101ba:	e191      	b.n	80104e0 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80101bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80101c0:	2b01      	cmp	r3, #1
 80101c2:	d901      	bls.n	80101c8 <find_volume+0x1d4>
 80101c4:	230d      	movs	r3, #13
 80101c6:	e18b      	b.n	80104e0 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80101c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ca:	3334      	adds	r3, #52	@ 0x34
 80101cc:	330b      	adds	r3, #11
 80101ce:	4618      	mov	r0, r3
 80101d0:	f7fe fc6e 	bl	800eab0 <ld_word>
 80101d4:	4603      	mov	r3, r0
 80101d6:	461a      	mov	r2, r3
 80101d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101da:	899b      	ldrh	r3, [r3, #12]
 80101dc:	429a      	cmp	r2, r3
 80101de:	d001      	beq.n	80101e4 <find_volume+0x1f0>
 80101e0:	230d      	movs	r3, #13
 80101e2:	e17d      	b.n	80104e0 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80101e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101e6:	3334      	adds	r3, #52	@ 0x34
 80101e8:	3316      	adds	r3, #22
 80101ea:	4618      	mov	r0, r3
 80101ec:	f7fe fc60 	bl	800eab0 <ld_word>
 80101f0:	4603      	mov	r3, r0
 80101f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80101f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d106      	bne.n	8010208 <find_volume+0x214>
 80101fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101fc:	3334      	adds	r3, #52	@ 0x34
 80101fe:	3324      	adds	r3, #36	@ 0x24
 8010200:	4618      	mov	r0, r3
 8010202:	f7fe fc6e 	bl	800eae2 <ld_dword>
 8010206:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8010208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801020a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801020c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801020e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010210:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8010214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010216:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801021a:	789b      	ldrb	r3, [r3, #2]
 801021c:	2b01      	cmp	r3, #1
 801021e:	d005      	beq.n	801022c <find_volume+0x238>
 8010220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010222:	789b      	ldrb	r3, [r3, #2]
 8010224:	2b02      	cmp	r3, #2
 8010226:	d001      	beq.n	801022c <find_volume+0x238>
 8010228:	230d      	movs	r3, #13
 801022a:	e159      	b.n	80104e0 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801022c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801022e:	789b      	ldrb	r3, [r3, #2]
 8010230:	461a      	mov	r2, r3
 8010232:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010234:	fb02 f303 	mul.w	r3, r2, r3
 8010238:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801023a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801023c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010240:	461a      	mov	r2, r3
 8010242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010244:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010248:	895b      	ldrh	r3, [r3, #10]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d008      	beq.n	8010260 <find_volume+0x26c>
 801024e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010250:	895b      	ldrh	r3, [r3, #10]
 8010252:	461a      	mov	r2, r3
 8010254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010256:	895b      	ldrh	r3, [r3, #10]
 8010258:	3b01      	subs	r3, #1
 801025a:	4013      	ands	r3, r2
 801025c:	2b00      	cmp	r3, #0
 801025e:	d001      	beq.n	8010264 <find_volume+0x270>
 8010260:	230d      	movs	r3, #13
 8010262:	e13d      	b.n	80104e0 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010266:	3334      	adds	r3, #52	@ 0x34
 8010268:	3311      	adds	r3, #17
 801026a:	4618      	mov	r0, r3
 801026c:	f7fe fc20 	bl	800eab0 <ld_word>
 8010270:	4603      	mov	r3, r0
 8010272:	461a      	mov	r2, r3
 8010274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010276:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801027a:	891b      	ldrh	r3, [r3, #8]
 801027c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801027e:	8992      	ldrh	r2, [r2, #12]
 8010280:	0952      	lsrs	r2, r2, #5
 8010282:	b292      	uxth	r2, r2
 8010284:	fbb3 f1f2 	udiv	r1, r3, r2
 8010288:	fb01 f202 	mul.w	r2, r1, r2
 801028c:	1a9b      	subs	r3, r3, r2
 801028e:	b29b      	uxth	r3, r3
 8010290:	2b00      	cmp	r3, #0
 8010292:	d003      	beq.n	801029c <find_volume+0x2a8>
 8010294:	230d      	movs	r3, #13
 8010296:	e123      	b.n	80104e0 <find_volume+0x4ec>
 8010298:	200004e4 	.word	0x200004e4

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801029c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801029e:	3334      	adds	r3, #52	@ 0x34
 80102a0:	3313      	adds	r3, #19
 80102a2:	4618      	mov	r0, r3
 80102a4:	f7fe fc04 	bl	800eab0 <ld_word>
 80102a8:	4603      	mov	r3, r0
 80102aa:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80102ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d106      	bne.n	80102c0 <find_volume+0x2cc>
 80102b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102b4:	3334      	adds	r3, #52	@ 0x34
 80102b6:	3320      	adds	r3, #32
 80102b8:	4618      	mov	r0, r3
 80102ba:	f7fe fc12 	bl	800eae2 <ld_dword>
 80102be:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80102c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102c2:	3334      	adds	r3, #52	@ 0x34
 80102c4:	330e      	adds	r3, #14
 80102c6:	4618      	mov	r0, r3
 80102c8:	f7fe fbf2 	bl	800eab0 <ld_word>
 80102cc:	4603      	mov	r3, r0
 80102ce:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80102d0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d101      	bne.n	80102da <find_volume+0x2e6>
 80102d6:	230d      	movs	r3, #13
 80102d8:	e102      	b.n	80104e0 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80102da:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80102dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102de:	4413      	add	r3, r2
 80102e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80102e2:	8911      	ldrh	r1, [r2, #8]
 80102e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80102e6:	8992      	ldrh	r2, [r2, #12]
 80102e8:	0952      	lsrs	r2, r2, #5
 80102ea:	b292      	uxth	r2, r2
 80102ec:	fbb1 f2f2 	udiv	r2, r1, r2
 80102f0:	b292      	uxth	r2, r2
 80102f2:	4413      	add	r3, r2
 80102f4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80102f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80102f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102fa:	429a      	cmp	r2, r3
 80102fc:	d201      	bcs.n	8010302 <find_volume+0x30e>
 80102fe:	230d      	movs	r3, #13
 8010300:	e0ee      	b.n	80104e0 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010302:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010306:	1ad3      	subs	r3, r2, r3
 8010308:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801030a:	8952      	ldrh	r2, [r2, #10]
 801030c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010310:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010314:	2b00      	cmp	r3, #0
 8010316:	d101      	bne.n	801031c <find_volume+0x328>
 8010318:	230d      	movs	r3, #13
 801031a:	e0e1      	b.n	80104e0 <find_volume+0x4ec>
		fmt = FS_FAT32;
 801031c:	2303      	movs	r3, #3
 801031e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010324:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8010328:	4293      	cmp	r3, r2
 801032a:	d802      	bhi.n	8010332 <find_volume+0x33e>
 801032c:	2302      	movs	r3, #2
 801032e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010334:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8010338:	4293      	cmp	r3, r2
 801033a:	d802      	bhi.n	8010342 <find_volume+0x34e>
 801033c:	2301      	movs	r3, #1
 801033e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010344:	1c9a      	adds	r2, r3, #2
 8010346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010348:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801034a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801034c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801034e:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010350:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010354:	441a      	add	r2, r3
 8010356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010358:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801035a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801035c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801035e:	441a      	add	r2, r3
 8010360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010362:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8010364:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010368:	2b03      	cmp	r3, #3
 801036a:	d11e      	bne.n	80103aa <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801036c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801036e:	3334      	adds	r3, #52	@ 0x34
 8010370:	332a      	adds	r3, #42	@ 0x2a
 8010372:	4618      	mov	r0, r3
 8010374:	f7fe fb9c 	bl	800eab0 <ld_word>
 8010378:	4603      	mov	r3, r0
 801037a:	2b00      	cmp	r3, #0
 801037c:	d001      	beq.n	8010382 <find_volume+0x38e>
 801037e:	230d      	movs	r3, #13
 8010380:	e0ae      	b.n	80104e0 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010384:	891b      	ldrh	r3, [r3, #8]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d001      	beq.n	801038e <find_volume+0x39a>
 801038a:	230d      	movs	r3, #13
 801038c:	e0a8      	b.n	80104e0 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801038e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010390:	3334      	adds	r3, #52	@ 0x34
 8010392:	332c      	adds	r3, #44	@ 0x2c
 8010394:	4618      	mov	r0, r3
 8010396:	f7fe fba4 	bl	800eae2 <ld_dword>
 801039a:	4602      	mov	r2, r0
 801039c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801039e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80103a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103a2:	699b      	ldr	r3, [r3, #24]
 80103a4:	009b      	lsls	r3, r3, #2
 80103a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80103a8:	e01f      	b.n	80103ea <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80103aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103ac:	891b      	ldrh	r3, [r3, #8]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d101      	bne.n	80103b6 <find_volume+0x3c2>
 80103b2:	230d      	movs	r3, #13
 80103b4:	e094      	b.n	80104e0 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80103b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80103ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80103bc:	441a      	add	r2, r3
 80103be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103c0:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80103c2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80103c6:	2b02      	cmp	r3, #2
 80103c8:	d103      	bne.n	80103d2 <find_volume+0x3de>
 80103ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103cc:	699b      	ldr	r3, [r3, #24]
 80103ce:	005b      	lsls	r3, r3, #1
 80103d0:	e00a      	b.n	80103e8 <find_volume+0x3f4>
 80103d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103d4:	699a      	ldr	r2, [r3, #24]
 80103d6:	4613      	mov	r3, r2
 80103d8:	005b      	lsls	r3, r3, #1
 80103da:	4413      	add	r3, r2
 80103dc:	085a      	lsrs	r2, r3, #1
 80103de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103e0:	699b      	ldr	r3, [r3, #24]
 80103e2:	f003 0301 	and.w	r3, r3, #1
 80103e6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80103e8:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80103ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103ec:	69da      	ldr	r2, [r3, #28]
 80103ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103f0:	899b      	ldrh	r3, [r3, #12]
 80103f2:	4619      	mov	r1, r3
 80103f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80103f6:	440b      	add	r3, r1
 80103f8:	3b01      	subs	r3, #1
 80103fa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80103fc:	8989      	ldrh	r1, [r1, #12]
 80103fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8010402:	429a      	cmp	r2, r3
 8010404:	d201      	bcs.n	801040a <find_volume+0x416>
 8010406:	230d      	movs	r3, #13
 8010408:	e06a      	b.n	80104e0 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801040a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801040c:	f04f 32ff 	mov.w	r2, #4294967295
 8010410:	615a      	str	r2, [r3, #20]
 8010412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010414:	695a      	ldr	r2, [r3, #20]
 8010416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010418:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 801041a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801041c:	2280      	movs	r2, #128	@ 0x80
 801041e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010420:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010424:	2b03      	cmp	r3, #3
 8010426:	d149      	bne.n	80104bc <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801042a:	3334      	adds	r3, #52	@ 0x34
 801042c:	3330      	adds	r3, #48	@ 0x30
 801042e:	4618      	mov	r0, r3
 8010430:	f7fe fb3e 	bl	800eab0 <ld_word>
 8010434:	4603      	mov	r3, r0
 8010436:	2b01      	cmp	r3, #1
 8010438:	d140      	bne.n	80104bc <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 801043a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801043c:	3301      	adds	r3, #1
 801043e:	4619      	mov	r1, r3
 8010440:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010442:	f7fe fde7 	bl	800f014 <move_window>
 8010446:	4603      	mov	r3, r0
 8010448:	2b00      	cmp	r3, #0
 801044a:	d137      	bne.n	80104bc <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 801044c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801044e:	2200      	movs	r2, #0
 8010450:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010454:	3334      	adds	r3, #52	@ 0x34
 8010456:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801045a:	4618      	mov	r0, r3
 801045c:	f7fe fb28 	bl	800eab0 <ld_word>
 8010460:	4603      	mov	r3, r0
 8010462:	461a      	mov	r2, r3
 8010464:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8010468:	429a      	cmp	r2, r3
 801046a:	d127      	bne.n	80104bc <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801046c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801046e:	3334      	adds	r3, #52	@ 0x34
 8010470:	4618      	mov	r0, r3
 8010472:	f7fe fb36 	bl	800eae2 <ld_dword>
 8010476:	4603      	mov	r3, r0
 8010478:	4a1b      	ldr	r2, [pc, #108]	@ (80104e8 <find_volume+0x4f4>)
 801047a:	4293      	cmp	r3, r2
 801047c:	d11e      	bne.n	80104bc <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801047e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010480:	3334      	adds	r3, #52	@ 0x34
 8010482:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8010486:	4618      	mov	r0, r3
 8010488:	f7fe fb2b 	bl	800eae2 <ld_dword>
 801048c:	4603      	mov	r3, r0
 801048e:	4a17      	ldr	r2, [pc, #92]	@ (80104ec <find_volume+0x4f8>)
 8010490:	4293      	cmp	r3, r2
 8010492:	d113      	bne.n	80104bc <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010496:	3334      	adds	r3, #52	@ 0x34
 8010498:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801049c:	4618      	mov	r0, r3
 801049e:	f7fe fb20 	bl	800eae2 <ld_dword>
 80104a2:	4602      	mov	r2, r0
 80104a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104a6:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80104a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104aa:	3334      	adds	r3, #52	@ 0x34
 80104ac:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80104b0:	4618      	mov	r0, r3
 80104b2:	f7fe fb16 	bl	800eae2 <ld_dword>
 80104b6:	4602      	mov	r2, r0
 80104b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104ba:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80104bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104be:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80104c2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80104c4:	4b0a      	ldr	r3, [pc, #40]	@ (80104f0 <find_volume+0x4fc>)
 80104c6:	881b      	ldrh	r3, [r3, #0]
 80104c8:	3301      	adds	r3, #1
 80104ca:	b29a      	uxth	r2, r3
 80104cc:	4b08      	ldr	r3, [pc, #32]	@ (80104f0 <find_volume+0x4fc>)
 80104ce:	801a      	strh	r2, [r3, #0]
 80104d0:	4b07      	ldr	r3, [pc, #28]	@ (80104f0 <find_volume+0x4fc>)
 80104d2:	881a      	ldrh	r2, [r3, #0]
 80104d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104d6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80104d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80104da:	f7fe fd33 	bl	800ef44 <clear_lock>
#endif
	return FR_OK;
 80104de:	2300      	movs	r3, #0
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	3758      	adds	r7, #88	@ 0x58
 80104e4:	46bd      	mov	sp, r7
 80104e6:	bd80      	pop	{r7, pc}
 80104e8:	41615252 	.word	0x41615252
 80104ec:	61417272 	.word	0x61417272
 80104f0:	200004e8 	.word	0x200004e8

080104f4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b084      	sub	sp, #16
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
 80104fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80104fe:	2309      	movs	r3, #9
 8010500:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d01c      	beq.n	8010542 <validate+0x4e>
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d018      	beq.n	8010542 <validate+0x4e>
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	781b      	ldrb	r3, [r3, #0]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d013      	beq.n	8010542 <validate+0x4e>
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	889a      	ldrh	r2, [r3, #4]
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	88db      	ldrh	r3, [r3, #6]
 8010524:	429a      	cmp	r2, r3
 8010526:	d10c      	bne.n	8010542 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	785b      	ldrb	r3, [r3, #1]
 801052e:	4618      	mov	r0, r3
 8010530:	f7fe fa1e 	bl	800e970 <disk_status>
 8010534:	4603      	mov	r3, r0
 8010536:	f003 0301 	and.w	r3, r3, #1
 801053a:	2b00      	cmp	r3, #0
 801053c:	d101      	bne.n	8010542 <validate+0x4e>
			res = FR_OK;
 801053e:	2300      	movs	r3, #0
 8010540:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010542:	7bfb      	ldrb	r3, [r7, #15]
 8010544:	2b00      	cmp	r3, #0
 8010546:	d102      	bne.n	801054e <validate+0x5a>
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	e000      	b.n	8010550 <validate+0x5c>
 801054e:	2300      	movs	r3, #0
 8010550:	683a      	ldr	r2, [r7, #0]
 8010552:	6013      	str	r3, [r2, #0]
	return res;
 8010554:	7bfb      	ldrb	r3, [r7, #15]
}
 8010556:	4618      	mov	r0, r3
 8010558:	3710      	adds	r7, #16
 801055a:	46bd      	mov	sp, r7
 801055c:	bd80      	pop	{r7, pc}
	...

08010560 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b088      	sub	sp, #32
 8010564:	af00      	add	r7, sp, #0
 8010566:	60f8      	str	r0, [r7, #12]
 8010568:	60b9      	str	r1, [r7, #8]
 801056a:	4613      	mov	r3, r2
 801056c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801056e:	68bb      	ldr	r3, [r7, #8]
 8010570:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010572:	f107 0310 	add.w	r3, r7, #16
 8010576:	4618      	mov	r0, r3
 8010578:	f7ff fca2 	bl	800fec0 <get_ldnumber>
 801057c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801057e:	69fb      	ldr	r3, [r7, #28]
 8010580:	2b00      	cmp	r3, #0
 8010582:	da01      	bge.n	8010588 <f_mount+0x28>
 8010584:	230b      	movs	r3, #11
 8010586:	e02b      	b.n	80105e0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010588:	4a17      	ldr	r2, [pc, #92]	@ (80105e8 <f_mount+0x88>)
 801058a:	69fb      	ldr	r3, [r7, #28]
 801058c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010590:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010592:	69bb      	ldr	r3, [r7, #24]
 8010594:	2b00      	cmp	r3, #0
 8010596:	d005      	beq.n	80105a4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010598:	69b8      	ldr	r0, [r7, #24]
 801059a:	f7fe fcd3 	bl	800ef44 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801059e:	69bb      	ldr	r3, [r7, #24]
 80105a0:	2200      	movs	r2, #0
 80105a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d002      	beq.n	80105b0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	2200      	movs	r2, #0
 80105ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80105b0:	68fa      	ldr	r2, [r7, #12]
 80105b2:	490d      	ldr	r1, [pc, #52]	@ (80105e8 <f_mount+0x88>)
 80105b4:	69fb      	ldr	r3, [r7, #28]
 80105b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d002      	beq.n	80105c6 <f_mount+0x66>
 80105c0:	79fb      	ldrb	r3, [r7, #7]
 80105c2:	2b01      	cmp	r3, #1
 80105c4:	d001      	beq.n	80105ca <f_mount+0x6a>
 80105c6:	2300      	movs	r3, #0
 80105c8:	e00a      	b.n	80105e0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80105ca:	f107 010c 	add.w	r1, r7, #12
 80105ce:	f107 0308 	add.w	r3, r7, #8
 80105d2:	2200      	movs	r2, #0
 80105d4:	4618      	mov	r0, r3
 80105d6:	f7ff fd0d 	bl	800fff4 <find_volume>
 80105da:	4603      	mov	r3, r0
 80105dc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80105de:	7dfb      	ldrb	r3, [r7, #23]
}
 80105e0:	4618      	mov	r0, r3
 80105e2:	3720      	adds	r7, #32
 80105e4:	46bd      	mov	sp, r7
 80105e6:	bd80      	pop	{r7, pc}
 80105e8:	200004e4 	.word	0x200004e4

080105ec <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80105ec:	b580      	push	{r7, lr}
 80105ee:	b098      	sub	sp, #96	@ 0x60
 80105f0:	af00      	add	r7, sp, #0
 80105f2:	60f8      	str	r0, [r7, #12]
 80105f4:	60b9      	str	r1, [r7, #8]
 80105f6:	4613      	mov	r3, r2
 80105f8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d101      	bne.n	8010604 <f_open+0x18>
 8010600:	2309      	movs	r3, #9
 8010602:	e1b7      	b.n	8010974 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010604:	79fb      	ldrb	r3, [r7, #7]
 8010606:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801060a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801060c:	79fa      	ldrb	r2, [r7, #7]
 801060e:	f107 0110 	add.w	r1, r7, #16
 8010612:	f107 0308 	add.w	r3, r7, #8
 8010616:	4618      	mov	r0, r3
 8010618:	f7ff fcec 	bl	800fff4 <find_volume>
 801061c:	4603      	mov	r3, r0
 801061e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8010622:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010626:	2b00      	cmp	r3, #0
 8010628:	f040 819b 	bne.w	8010962 <f_open+0x376>
		dj.obj.fs = fs;
 801062c:	693b      	ldr	r3, [r7, #16]
 801062e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010630:	68ba      	ldr	r2, [r7, #8]
 8010632:	f107 0314 	add.w	r3, r7, #20
 8010636:	4611      	mov	r1, r2
 8010638:	4618      	mov	r0, r3
 801063a:	f7ff fbcb 	bl	800fdd4 <follow_path>
 801063e:	4603      	mov	r3, r0
 8010640:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010644:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010648:	2b00      	cmp	r3, #0
 801064a:	d118      	bne.n	801067e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801064c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010650:	b25b      	sxtb	r3, r3
 8010652:	2b00      	cmp	r3, #0
 8010654:	da03      	bge.n	801065e <f_open+0x72>
				res = FR_INVALID_NAME;
 8010656:	2306      	movs	r3, #6
 8010658:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 801065c:	e00f      	b.n	801067e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801065e:	79fb      	ldrb	r3, [r7, #7]
 8010660:	2b01      	cmp	r3, #1
 8010662:	bf8c      	ite	hi
 8010664:	2301      	movhi	r3, #1
 8010666:	2300      	movls	r3, #0
 8010668:	b2db      	uxtb	r3, r3
 801066a:	461a      	mov	r2, r3
 801066c:	f107 0314 	add.w	r3, r7, #20
 8010670:	4611      	mov	r1, r2
 8010672:	4618      	mov	r0, r3
 8010674:	f7fe fb1e 	bl	800ecb4 <chk_lock>
 8010678:	4603      	mov	r3, r0
 801067a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801067e:	79fb      	ldrb	r3, [r7, #7]
 8010680:	f003 031c 	and.w	r3, r3, #28
 8010684:	2b00      	cmp	r3, #0
 8010686:	d07f      	beq.n	8010788 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8010688:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801068c:	2b00      	cmp	r3, #0
 801068e:	d017      	beq.n	80106c0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010690:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010694:	2b04      	cmp	r3, #4
 8010696:	d10e      	bne.n	80106b6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010698:	f7fe fb68 	bl	800ed6c <enq_lock>
 801069c:	4603      	mov	r3, r0
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d006      	beq.n	80106b0 <f_open+0xc4>
 80106a2:	f107 0314 	add.w	r3, r7, #20
 80106a6:	4618      	mov	r0, r3
 80106a8:	f7ff facd 	bl	800fc46 <dir_register>
 80106ac:	4603      	mov	r3, r0
 80106ae:	e000      	b.n	80106b2 <f_open+0xc6>
 80106b0:	2312      	movs	r3, #18
 80106b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80106b6:	79fb      	ldrb	r3, [r7, #7]
 80106b8:	f043 0308 	orr.w	r3, r3, #8
 80106bc:	71fb      	strb	r3, [r7, #7]
 80106be:	e010      	b.n	80106e2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80106c0:	7ebb      	ldrb	r3, [r7, #26]
 80106c2:	f003 0311 	and.w	r3, r3, #17
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d003      	beq.n	80106d2 <f_open+0xe6>
					res = FR_DENIED;
 80106ca:	2307      	movs	r3, #7
 80106cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80106d0:	e007      	b.n	80106e2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80106d2:	79fb      	ldrb	r3, [r7, #7]
 80106d4:	f003 0304 	and.w	r3, r3, #4
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d002      	beq.n	80106e2 <f_open+0xf6>
 80106dc:	2308      	movs	r3, #8
 80106de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80106e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d168      	bne.n	80107bc <f_open+0x1d0>
 80106ea:	79fb      	ldrb	r3, [r7, #7]
 80106ec:	f003 0308 	and.w	r3, r3, #8
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d063      	beq.n	80107bc <f_open+0x1d0>
				dw = GET_FATTIME();
 80106f4:	f7fa fbda 	bl	800aeac <get_fattime>
 80106f8:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80106fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106fc:	330e      	adds	r3, #14
 80106fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010700:	4618      	mov	r0, r3
 8010702:	f7fe fa2c 	bl	800eb5e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010708:	3316      	adds	r3, #22
 801070a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801070c:	4618      	mov	r0, r3
 801070e:	f7fe fa26 	bl	800eb5e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010714:	330b      	adds	r3, #11
 8010716:	2220      	movs	r2, #32
 8010718:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801071a:	693b      	ldr	r3, [r7, #16]
 801071c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801071e:	4611      	mov	r1, r2
 8010720:	4618      	mov	r0, r3
 8010722:	f7ff f9fc 	bl	800fb1e <ld_clust>
 8010726:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010728:	693b      	ldr	r3, [r7, #16]
 801072a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801072c:	2200      	movs	r2, #0
 801072e:	4618      	mov	r0, r3
 8010730:	f7ff fa14 	bl	800fb5c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010736:	331c      	adds	r3, #28
 8010738:	2100      	movs	r1, #0
 801073a:	4618      	mov	r0, r3
 801073c:	f7fe fa0f 	bl	800eb5e <st_dword>
					fs->wflag = 1;
 8010740:	693b      	ldr	r3, [r7, #16]
 8010742:	2201      	movs	r2, #1
 8010744:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010746:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010748:	2b00      	cmp	r3, #0
 801074a:	d037      	beq.n	80107bc <f_open+0x1d0>
						dw = fs->winsect;
 801074c:	693b      	ldr	r3, [r7, #16]
 801074e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010750:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8010752:	f107 0314 	add.w	r3, r7, #20
 8010756:	2200      	movs	r2, #0
 8010758:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801075a:	4618      	mov	r0, r3
 801075c:	f7fe ff04 	bl	800f568 <remove_chain>
 8010760:	4603      	mov	r3, r0
 8010762:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8010766:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801076a:	2b00      	cmp	r3, #0
 801076c:	d126      	bne.n	80107bc <f_open+0x1d0>
							res = move_window(fs, dw);
 801076e:	693b      	ldr	r3, [r7, #16]
 8010770:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010772:	4618      	mov	r0, r3
 8010774:	f7fe fc4e 	bl	800f014 <move_window>
 8010778:	4603      	mov	r3, r0
 801077a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010782:	3a01      	subs	r2, #1
 8010784:	611a      	str	r2, [r3, #16]
 8010786:	e019      	b.n	80107bc <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8010788:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801078c:	2b00      	cmp	r3, #0
 801078e:	d115      	bne.n	80107bc <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010790:	7ebb      	ldrb	r3, [r7, #26]
 8010792:	f003 0310 	and.w	r3, r3, #16
 8010796:	2b00      	cmp	r3, #0
 8010798:	d003      	beq.n	80107a2 <f_open+0x1b6>
					res = FR_NO_FILE;
 801079a:	2304      	movs	r3, #4
 801079c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80107a0:	e00c      	b.n	80107bc <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80107a2:	79fb      	ldrb	r3, [r7, #7]
 80107a4:	f003 0302 	and.w	r3, r3, #2
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d007      	beq.n	80107bc <f_open+0x1d0>
 80107ac:	7ebb      	ldrb	r3, [r7, #26]
 80107ae:	f003 0301 	and.w	r3, r3, #1
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d002      	beq.n	80107bc <f_open+0x1d0>
						res = FR_DENIED;
 80107b6:	2307      	movs	r3, #7
 80107b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80107bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d126      	bne.n	8010812 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80107c4:	79fb      	ldrb	r3, [r7, #7]
 80107c6:	f003 0308 	and.w	r3, r3, #8
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d003      	beq.n	80107d6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80107ce:	79fb      	ldrb	r3, [r7, #7]
 80107d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80107d4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80107d6:	693b      	ldr	r3, [r7, #16]
 80107d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80107de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80107e4:	79fb      	ldrb	r3, [r7, #7]
 80107e6:	2b01      	cmp	r3, #1
 80107e8:	bf8c      	ite	hi
 80107ea:	2301      	movhi	r3, #1
 80107ec:	2300      	movls	r3, #0
 80107ee:	b2db      	uxtb	r3, r3
 80107f0:	461a      	mov	r2, r3
 80107f2:	f107 0314 	add.w	r3, r7, #20
 80107f6:	4611      	mov	r1, r2
 80107f8:	4618      	mov	r0, r3
 80107fa:	f7fe fad9 	bl	800edb0 <inc_lock>
 80107fe:	4602      	mov	r2, r0
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	691b      	ldr	r3, [r3, #16]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d102      	bne.n	8010812 <f_open+0x226>
 801080c:	2302      	movs	r3, #2
 801080e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010812:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010816:	2b00      	cmp	r3, #0
 8010818:	f040 80a3 	bne.w	8010962 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801081c:	693b      	ldr	r3, [r7, #16]
 801081e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010820:	4611      	mov	r1, r2
 8010822:	4618      	mov	r0, r3
 8010824:	f7ff f97b 	bl	800fb1e <ld_clust>
 8010828:	4602      	mov	r2, r0
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801082e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010830:	331c      	adds	r3, #28
 8010832:	4618      	mov	r0, r3
 8010834:	f7fe f955 	bl	800eae2 <ld_dword>
 8010838:	4602      	mov	r2, r0
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	2200      	movs	r2, #0
 8010842:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8010844:	693a      	ldr	r2, [r7, #16]
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801084a:	693b      	ldr	r3, [r7, #16]
 801084c:	88da      	ldrh	r2, [r3, #6]
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	79fa      	ldrb	r2, [r7, #7]
 8010856:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	2200      	movs	r2, #0
 801085c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	2200      	movs	r2, #0
 8010862:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8010864:	68fb      	ldr	r3, [r7, #12]
 8010866:	2200      	movs	r2, #0
 8010868:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	3330      	adds	r3, #48	@ 0x30
 801086e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010872:	2100      	movs	r1, #0
 8010874:	4618      	mov	r0, r3
 8010876:	f7fe f9bf 	bl	800ebf8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801087a:	79fb      	ldrb	r3, [r7, #7]
 801087c:	f003 0320 	and.w	r3, r3, #32
 8010880:	2b00      	cmp	r3, #0
 8010882:	d06e      	beq.n	8010962 <f_open+0x376>
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	68db      	ldr	r3, [r3, #12]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d06a      	beq.n	8010962 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	68da      	ldr	r2, [r3, #12]
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8010894:	693b      	ldr	r3, [r7, #16]
 8010896:	895b      	ldrh	r3, [r3, #10]
 8010898:	461a      	mov	r2, r3
 801089a:	693b      	ldr	r3, [r7, #16]
 801089c:	899b      	ldrh	r3, [r3, #12]
 801089e:	fb02 f303 	mul.w	r3, r2, r3
 80108a2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	689b      	ldr	r3, [r3, #8]
 80108a8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	68db      	ldr	r3, [r3, #12]
 80108ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80108b0:	e016      	b.n	80108e0 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80108b6:	4618      	mov	r0, r3
 80108b8:	f7fe fc69 	bl	800f18e <get_fat>
 80108bc:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80108be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80108c0:	2b01      	cmp	r3, #1
 80108c2:	d802      	bhi.n	80108ca <f_open+0x2de>
 80108c4:	2302      	movs	r3, #2
 80108c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80108ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80108cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108d0:	d102      	bne.n	80108d8 <f_open+0x2ec>
 80108d2:	2301      	movs	r3, #1
 80108d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80108d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80108da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80108dc:	1ad3      	subs	r3, r2, r3
 80108de:	657b      	str	r3, [r7, #84]	@ 0x54
 80108e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d103      	bne.n	80108f0 <f_open+0x304>
 80108e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80108ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80108ec:	429a      	cmp	r2, r3
 80108ee:	d8e0      	bhi.n	80108b2 <f_open+0x2c6>
				}
				fp->clust = clst;
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80108f4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80108f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d131      	bne.n	8010962 <f_open+0x376>
 80108fe:	693b      	ldr	r3, [r7, #16]
 8010900:	899b      	ldrh	r3, [r3, #12]
 8010902:	461a      	mov	r2, r3
 8010904:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010906:	fbb3 f1f2 	udiv	r1, r3, r2
 801090a:	fb01 f202 	mul.w	r2, r1, r2
 801090e:	1a9b      	subs	r3, r3, r2
 8010910:	2b00      	cmp	r3, #0
 8010912:	d026      	beq.n	8010962 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010914:	693b      	ldr	r3, [r7, #16]
 8010916:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010918:	4618      	mov	r0, r3
 801091a:	f7fe fc19 	bl	800f150 <clust2sect>
 801091e:	6478      	str	r0, [r7, #68]	@ 0x44
 8010920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010922:	2b00      	cmp	r3, #0
 8010924:	d103      	bne.n	801092e <f_open+0x342>
						res = FR_INT_ERR;
 8010926:	2302      	movs	r3, #2
 8010928:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 801092c:	e019      	b.n	8010962 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801092e:	693b      	ldr	r3, [r7, #16]
 8010930:	899b      	ldrh	r3, [r3, #12]
 8010932:	461a      	mov	r2, r3
 8010934:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010936:	fbb3 f2f2 	udiv	r2, r3, r2
 801093a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801093c:	441a      	add	r2, r3
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8010942:	693b      	ldr	r3, [r7, #16]
 8010944:	7858      	ldrb	r0, [r3, #1]
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	6a1a      	ldr	r2, [r3, #32]
 8010950:	2301      	movs	r3, #1
 8010952:	f7fe f84f 	bl	800e9f4 <disk_read>
 8010956:	4603      	mov	r3, r0
 8010958:	2b00      	cmp	r3, #0
 801095a:	d002      	beq.n	8010962 <f_open+0x376>
 801095c:	2301      	movs	r3, #1
 801095e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8010962:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010966:	2b00      	cmp	r3, #0
 8010968:	d002      	beq.n	8010970 <f_open+0x384>
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	2200      	movs	r2, #0
 801096e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010970:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8010974:	4618      	mov	r0, r3
 8010976:	3760      	adds	r7, #96	@ 0x60
 8010978:	46bd      	mov	sp, r7
 801097a:	bd80      	pop	{r7, pc}

0801097c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 801097c:	b580      	push	{r7, lr}
 801097e:	b08e      	sub	sp, #56	@ 0x38
 8010980:	af00      	add	r7, sp, #0
 8010982:	60f8      	str	r0, [r7, #12]
 8010984:	60b9      	str	r1, [r7, #8]
 8010986:	607a      	str	r2, [r7, #4]
 8010988:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801098a:	68bb      	ldr	r3, [r7, #8]
 801098c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 801098e:	683b      	ldr	r3, [r7, #0]
 8010990:	2200      	movs	r2, #0
 8010992:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	f107 0214 	add.w	r2, r7, #20
 801099a:	4611      	mov	r1, r2
 801099c:	4618      	mov	r0, r3
 801099e:	f7ff fda9 	bl	80104f4 <validate>
 80109a2:	4603      	mov	r3, r0
 80109a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80109a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d107      	bne.n	80109c0 <f_read+0x44>
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	7d5b      	ldrb	r3, [r3, #21]
 80109b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80109b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d002      	beq.n	80109c6 <f_read+0x4a>
 80109c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80109c4:	e135      	b.n	8010c32 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	7d1b      	ldrb	r3, [r3, #20]
 80109ca:	f003 0301 	and.w	r3, r3, #1
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d101      	bne.n	80109d6 <f_read+0x5a>
 80109d2:	2307      	movs	r3, #7
 80109d4:	e12d      	b.n	8010c32 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	68da      	ldr	r2, [r3, #12]
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	699b      	ldr	r3, [r3, #24]
 80109de:	1ad3      	subs	r3, r2, r3
 80109e0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80109e2:	687a      	ldr	r2, [r7, #4]
 80109e4:	6a3b      	ldr	r3, [r7, #32]
 80109e6:	429a      	cmp	r2, r3
 80109e8:	f240 811e 	bls.w	8010c28 <f_read+0x2ac>
 80109ec:	6a3b      	ldr	r3, [r7, #32]
 80109ee:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80109f0:	e11a      	b.n	8010c28 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	699b      	ldr	r3, [r3, #24]
 80109f6:	697a      	ldr	r2, [r7, #20]
 80109f8:	8992      	ldrh	r2, [r2, #12]
 80109fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80109fe:	fb01 f202 	mul.w	r2, r1, r2
 8010a02:	1a9b      	subs	r3, r3, r2
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	f040 80d5 	bne.w	8010bb4 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	699b      	ldr	r3, [r3, #24]
 8010a0e:	697a      	ldr	r2, [r7, #20]
 8010a10:	8992      	ldrh	r2, [r2, #12]
 8010a12:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a16:	697a      	ldr	r2, [r7, #20]
 8010a18:	8952      	ldrh	r2, [r2, #10]
 8010a1a:	3a01      	subs	r2, #1
 8010a1c:	4013      	ands	r3, r2
 8010a1e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8010a20:	69fb      	ldr	r3, [r7, #28]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d12f      	bne.n	8010a86 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	699b      	ldr	r3, [r3, #24]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d103      	bne.n	8010a36 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	689b      	ldr	r3, [r3, #8]
 8010a32:	633b      	str	r3, [r7, #48]	@ 0x30
 8010a34:	e013      	b.n	8010a5e <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d007      	beq.n	8010a4e <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	699b      	ldr	r3, [r3, #24]
 8010a42:	4619      	mov	r1, r3
 8010a44:	68f8      	ldr	r0, [r7, #12]
 8010a46:	f7fe fe8c 	bl	800f762 <clmt_clust>
 8010a4a:	6338      	str	r0, [r7, #48]	@ 0x30
 8010a4c:	e007      	b.n	8010a5e <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8010a4e:	68fa      	ldr	r2, [r7, #12]
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	69db      	ldr	r3, [r3, #28]
 8010a54:	4619      	mov	r1, r3
 8010a56:	4610      	mov	r0, r2
 8010a58:	f7fe fb99 	bl	800f18e <get_fat>
 8010a5c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8010a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a60:	2b01      	cmp	r3, #1
 8010a62:	d804      	bhi.n	8010a6e <f_read+0xf2>
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	2202      	movs	r2, #2
 8010a68:	755a      	strb	r2, [r3, #21]
 8010a6a:	2302      	movs	r3, #2
 8010a6c:	e0e1      	b.n	8010c32 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a74:	d104      	bne.n	8010a80 <f_read+0x104>
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	2201      	movs	r2, #1
 8010a7a:	755a      	strb	r2, [r3, #21]
 8010a7c:	2301      	movs	r3, #1
 8010a7e:	e0d8      	b.n	8010c32 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a84:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010a86:	697a      	ldr	r2, [r7, #20]
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	69db      	ldr	r3, [r3, #28]
 8010a8c:	4619      	mov	r1, r3
 8010a8e:	4610      	mov	r0, r2
 8010a90:	f7fe fb5e 	bl	800f150 <clust2sect>
 8010a94:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010a96:	69bb      	ldr	r3, [r7, #24]
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d104      	bne.n	8010aa6 <f_read+0x12a>
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	2202      	movs	r2, #2
 8010aa0:	755a      	strb	r2, [r3, #21]
 8010aa2:	2302      	movs	r3, #2
 8010aa4:	e0c5      	b.n	8010c32 <f_read+0x2b6>
			sect += csect;
 8010aa6:	69ba      	ldr	r2, [r7, #24]
 8010aa8:	69fb      	ldr	r3, [r7, #28]
 8010aaa:	4413      	add	r3, r2
 8010aac:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8010aae:	697b      	ldr	r3, [r7, #20]
 8010ab0:	899b      	ldrh	r3, [r3, #12]
 8010ab2:	461a      	mov	r2, r3
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	fbb3 f3f2 	udiv	r3, r3, r2
 8010aba:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d041      	beq.n	8010b46 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010ac2:	69fa      	ldr	r2, [r7, #28]
 8010ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ac6:	4413      	add	r3, r2
 8010ac8:	697a      	ldr	r2, [r7, #20]
 8010aca:	8952      	ldrh	r2, [r2, #10]
 8010acc:	4293      	cmp	r3, r2
 8010ace:	d905      	bls.n	8010adc <f_read+0x160>
					cc = fs->csize - csect;
 8010ad0:	697b      	ldr	r3, [r7, #20]
 8010ad2:	895b      	ldrh	r3, [r3, #10]
 8010ad4:	461a      	mov	r2, r3
 8010ad6:	69fb      	ldr	r3, [r7, #28]
 8010ad8:	1ad3      	subs	r3, r2, r3
 8010ada:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010adc:	697b      	ldr	r3, [r7, #20]
 8010ade:	7858      	ldrb	r0, [r3, #1]
 8010ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ae2:	69ba      	ldr	r2, [r7, #24]
 8010ae4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010ae6:	f7fd ff85 	bl	800e9f4 <disk_read>
 8010aea:	4603      	mov	r3, r0
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d004      	beq.n	8010afa <f_read+0x17e>
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	2201      	movs	r2, #1
 8010af4:	755a      	strb	r2, [r3, #21]
 8010af6:	2301      	movs	r3, #1
 8010af8:	e09b      	b.n	8010c32 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	7d1b      	ldrb	r3, [r3, #20]
 8010afe:	b25b      	sxtb	r3, r3
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	da18      	bge.n	8010b36 <f_read+0x1ba>
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	6a1a      	ldr	r2, [r3, #32]
 8010b08:	69bb      	ldr	r3, [r7, #24]
 8010b0a:	1ad3      	subs	r3, r2, r3
 8010b0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010b0e:	429a      	cmp	r2, r3
 8010b10:	d911      	bls.n	8010b36 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	6a1a      	ldr	r2, [r3, #32]
 8010b16:	69bb      	ldr	r3, [r7, #24]
 8010b18:	1ad3      	subs	r3, r2, r3
 8010b1a:	697a      	ldr	r2, [r7, #20]
 8010b1c:	8992      	ldrh	r2, [r2, #12]
 8010b1e:	fb02 f303 	mul.w	r3, r2, r3
 8010b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010b24:	18d0      	adds	r0, r2, r3
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010b2c:	697b      	ldr	r3, [r7, #20]
 8010b2e:	899b      	ldrh	r3, [r3, #12]
 8010b30:	461a      	mov	r2, r3
 8010b32:	f7fe f840 	bl	800ebb6 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8010b36:	697b      	ldr	r3, [r7, #20]
 8010b38:	899b      	ldrh	r3, [r3, #12]
 8010b3a:	461a      	mov	r2, r3
 8010b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b3e:	fb02 f303 	mul.w	r3, r2, r3
 8010b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8010b44:	e05c      	b.n	8010c00 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	6a1b      	ldr	r3, [r3, #32]
 8010b4a:	69ba      	ldr	r2, [r7, #24]
 8010b4c:	429a      	cmp	r2, r3
 8010b4e:	d02e      	beq.n	8010bae <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	7d1b      	ldrb	r3, [r3, #20]
 8010b54:	b25b      	sxtb	r3, r3
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	da18      	bge.n	8010b8c <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010b5a:	697b      	ldr	r3, [r7, #20]
 8010b5c:	7858      	ldrb	r0, [r3, #1]
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	6a1a      	ldr	r2, [r3, #32]
 8010b68:	2301      	movs	r3, #1
 8010b6a:	f7fd ff63 	bl	800ea34 <disk_write>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d004      	beq.n	8010b7e <f_read+0x202>
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	2201      	movs	r2, #1
 8010b78:	755a      	strb	r2, [r3, #21]
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	e059      	b.n	8010c32 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	7d1b      	ldrb	r3, [r3, #20]
 8010b82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010b86:	b2da      	uxtb	r2, r3
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010b8c:	697b      	ldr	r3, [r7, #20]
 8010b8e:	7858      	ldrb	r0, [r3, #1]
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010b96:	2301      	movs	r3, #1
 8010b98:	69ba      	ldr	r2, [r7, #24]
 8010b9a:	f7fd ff2b 	bl	800e9f4 <disk_read>
 8010b9e:	4603      	mov	r3, r0
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d004      	beq.n	8010bae <f_read+0x232>
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	2201      	movs	r2, #1
 8010ba8:	755a      	strb	r2, [r3, #21]
 8010baa:	2301      	movs	r3, #1
 8010bac:	e041      	b.n	8010c32 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	69ba      	ldr	r2, [r7, #24]
 8010bb2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010bb4:	697b      	ldr	r3, [r7, #20]
 8010bb6:	899b      	ldrh	r3, [r3, #12]
 8010bb8:	4618      	mov	r0, r3
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	699b      	ldr	r3, [r3, #24]
 8010bbe:	697a      	ldr	r2, [r7, #20]
 8010bc0:	8992      	ldrh	r2, [r2, #12]
 8010bc2:	fbb3 f1f2 	udiv	r1, r3, r2
 8010bc6:	fb01 f202 	mul.w	r2, r1, r2
 8010bca:	1a9b      	subs	r3, r3, r2
 8010bcc:	1ac3      	subs	r3, r0, r3
 8010bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8010bd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	429a      	cmp	r2, r3
 8010bd6:	d901      	bls.n	8010bdc <f_read+0x260>
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	699b      	ldr	r3, [r3, #24]
 8010be6:	697a      	ldr	r2, [r7, #20]
 8010be8:	8992      	ldrh	r2, [r2, #12]
 8010bea:	fbb3 f0f2 	udiv	r0, r3, r2
 8010bee:	fb00 f202 	mul.w	r2, r0, r2
 8010bf2:	1a9b      	subs	r3, r3, r2
 8010bf4:	440b      	add	r3, r1
 8010bf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010bf8:	4619      	mov	r1, r3
 8010bfa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010bfc:	f7fd ffdb 	bl	800ebb6 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c04:	4413      	add	r3, r2
 8010c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	699a      	ldr	r2, [r3, #24]
 8010c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c0e:	441a      	add	r2, r3
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	619a      	str	r2, [r3, #24]
 8010c14:	683b      	ldr	r3, [r7, #0]
 8010c16:	681a      	ldr	r2, [r3, #0]
 8010c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c1a:	441a      	add	r2, r3
 8010c1c:	683b      	ldr	r3, [r7, #0]
 8010c1e:	601a      	str	r2, [r3, #0]
 8010c20:	687a      	ldr	r2, [r7, #4]
 8010c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c24:	1ad3      	subs	r3, r2, r3
 8010c26:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	f47f aee1 	bne.w	80109f2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8010c30:	2300      	movs	r3, #0
}
 8010c32:	4618      	mov	r0, r3
 8010c34:	3738      	adds	r7, #56	@ 0x38
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}

08010c3a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010c3a:	b580      	push	{r7, lr}
 8010c3c:	b08c      	sub	sp, #48	@ 0x30
 8010c3e:	af00      	add	r7, sp, #0
 8010c40:	60f8      	str	r0, [r7, #12]
 8010c42:	60b9      	str	r1, [r7, #8]
 8010c44:	607a      	str	r2, [r7, #4]
 8010c46:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010c48:	68bb      	ldr	r3, [r7, #8]
 8010c4a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010c4c:	683b      	ldr	r3, [r7, #0]
 8010c4e:	2200      	movs	r2, #0
 8010c50:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	f107 0210 	add.w	r2, r7, #16
 8010c58:	4611      	mov	r1, r2
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f7ff fc4a 	bl	80104f4 <validate>
 8010c60:	4603      	mov	r3, r0
 8010c62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010c66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d107      	bne.n	8010c7e <f_write+0x44>
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	7d5b      	ldrb	r3, [r3, #21]
 8010c72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010c76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d002      	beq.n	8010c84 <f_write+0x4a>
 8010c7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c82:	e16a      	b.n	8010f5a <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	7d1b      	ldrb	r3, [r3, #20]
 8010c88:	f003 0302 	and.w	r3, r3, #2
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d101      	bne.n	8010c94 <f_write+0x5a>
 8010c90:	2307      	movs	r3, #7
 8010c92:	e162      	b.n	8010f5a <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	699a      	ldr	r2, [r3, #24]
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	441a      	add	r2, r3
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	699b      	ldr	r3, [r3, #24]
 8010ca0:	429a      	cmp	r2, r3
 8010ca2:	f080 814c 	bcs.w	8010f3e <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	699b      	ldr	r3, [r3, #24]
 8010caa:	43db      	mvns	r3, r3
 8010cac:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010cae:	e146      	b.n	8010f3e <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	699b      	ldr	r3, [r3, #24]
 8010cb4:	693a      	ldr	r2, [r7, #16]
 8010cb6:	8992      	ldrh	r2, [r2, #12]
 8010cb8:	fbb3 f1f2 	udiv	r1, r3, r2
 8010cbc:	fb01 f202 	mul.w	r2, r1, r2
 8010cc0:	1a9b      	subs	r3, r3, r2
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	f040 80f1 	bne.w	8010eaa <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	699b      	ldr	r3, [r3, #24]
 8010ccc:	693a      	ldr	r2, [r7, #16]
 8010cce:	8992      	ldrh	r2, [r2, #12]
 8010cd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8010cd4:	693a      	ldr	r2, [r7, #16]
 8010cd6:	8952      	ldrh	r2, [r2, #10]
 8010cd8:	3a01      	subs	r2, #1
 8010cda:	4013      	ands	r3, r2
 8010cdc:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010cde:	69bb      	ldr	r3, [r7, #24]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d143      	bne.n	8010d6c <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	699b      	ldr	r3, [r3, #24]
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d10c      	bne.n	8010d06 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	689b      	ldr	r3, [r3, #8]
 8010cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d11a      	bne.n	8010d2e <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	2100      	movs	r1, #0
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f7fe fc98 	bl	800f632 <create_chain>
 8010d02:	62b8      	str	r0, [r7, #40]	@ 0x28
 8010d04:	e013      	b.n	8010d2e <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d007      	beq.n	8010d1e <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	699b      	ldr	r3, [r3, #24]
 8010d12:	4619      	mov	r1, r3
 8010d14:	68f8      	ldr	r0, [r7, #12]
 8010d16:	f7fe fd24 	bl	800f762 <clmt_clust>
 8010d1a:	62b8      	str	r0, [r7, #40]	@ 0x28
 8010d1c:	e007      	b.n	8010d2e <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010d1e:	68fa      	ldr	r2, [r7, #12]
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	69db      	ldr	r3, [r3, #28]
 8010d24:	4619      	mov	r1, r3
 8010d26:	4610      	mov	r0, r2
 8010d28:	f7fe fc83 	bl	800f632 <create_chain>
 8010d2c:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	f000 8109 	beq.w	8010f48 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d38:	2b01      	cmp	r3, #1
 8010d3a:	d104      	bne.n	8010d46 <f_write+0x10c>
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	2202      	movs	r2, #2
 8010d40:	755a      	strb	r2, [r3, #21]
 8010d42:	2302      	movs	r3, #2
 8010d44:	e109      	b.n	8010f5a <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d4c:	d104      	bne.n	8010d58 <f_write+0x11e>
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	2201      	movs	r2, #1
 8010d52:	755a      	strb	r2, [r3, #21]
 8010d54:	2301      	movs	r3, #1
 8010d56:	e100      	b.n	8010f5a <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d5c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	689b      	ldr	r3, [r3, #8]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d102      	bne.n	8010d6c <f_write+0x132>
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d6a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010d6c:	68fb      	ldr	r3, [r7, #12]
 8010d6e:	7d1b      	ldrb	r3, [r3, #20]
 8010d70:	b25b      	sxtb	r3, r3
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	da18      	bge.n	8010da8 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010d76:	693b      	ldr	r3, [r7, #16]
 8010d78:	7858      	ldrb	r0, [r3, #1]
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	6a1a      	ldr	r2, [r3, #32]
 8010d84:	2301      	movs	r3, #1
 8010d86:	f7fd fe55 	bl	800ea34 <disk_write>
 8010d8a:	4603      	mov	r3, r0
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d004      	beq.n	8010d9a <f_write+0x160>
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	2201      	movs	r2, #1
 8010d94:	755a      	strb	r2, [r3, #21]
 8010d96:	2301      	movs	r3, #1
 8010d98:	e0df      	b.n	8010f5a <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	7d1b      	ldrb	r3, [r3, #20]
 8010d9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010da2:	b2da      	uxtb	r2, r3
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010da8:	693a      	ldr	r2, [r7, #16]
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	69db      	ldr	r3, [r3, #28]
 8010dae:	4619      	mov	r1, r3
 8010db0:	4610      	mov	r0, r2
 8010db2:	f7fe f9cd 	bl	800f150 <clust2sect>
 8010db6:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010db8:	697b      	ldr	r3, [r7, #20]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d104      	bne.n	8010dc8 <f_write+0x18e>
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	2202      	movs	r2, #2
 8010dc2:	755a      	strb	r2, [r3, #21]
 8010dc4:	2302      	movs	r3, #2
 8010dc6:	e0c8      	b.n	8010f5a <f_write+0x320>
			sect += csect;
 8010dc8:	697a      	ldr	r2, [r7, #20]
 8010dca:	69bb      	ldr	r3, [r7, #24]
 8010dcc:	4413      	add	r3, r2
 8010dce:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010dd0:	693b      	ldr	r3, [r7, #16]
 8010dd2:	899b      	ldrh	r3, [r3, #12]
 8010dd4:	461a      	mov	r2, r3
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ddc:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010dde:	6a3b      	ldr	r3, [r7, #32]
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d043      	beq.n	8010e6c <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010de4:	69ba      	ldr	r2, [r7, #24]
 8010de6:	6a3b      	ldr	r3, [r7, #32]
 8010de8:	4413      	add	r3, r2
 8010dea:	693a      	ldr	r2, [r7, #16]
 8010dec:	8952      	ldrh	r2, [r2, #10]
 8010dee:	4293      	cmp	r3, r2
 8010df0:	d905      	bls.n	8010dfe <f_write+0x1c4>
					cc = fs->csize - csect;
 8010df2:	693b      	ldr	r3, [r7, #16]
 8010df4:	895b      	ldrh	r3, [r3, #10]
 8010df6:	461a      	mov	r2, r3
 8010df8:	69bb      	ldr	r3, [r7, #24]
 8010dfa:	1ad3      	subs	r3, r2, r3
 8010dfc:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010dfe:	693b      	ldr	r3, [r7, #16]
 8010e00:	7858      	ldrb	r0, [r3, #1]
 8010e02:	6a3b      	ldr	r3, [r7, #32]
 8010e04:	697a      	ldr	r2, [r7, #20]
 8010e06:	69f9      	ldr	r1, [r7, #28]
 8010e08:	f7fd fe14 	bl	800ea34 <disk_write>
 8010e0c:	4603      	mov	r3, r0
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d004      	beq.n	8010e1c <f_write+0x1e2>
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	2201      	movs	r2, #1
 8010e16:	755a      	strb	r2, [r3, #21]
 8010e18:	2301      	movs	r3, #1
 8010e1a:	e09e      	b.n	8010f5a <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	6a1a      	ldr	r2, [r3, #32]
 8010e20:	697b      	ldr	r3, [r7, #20]
 8010e22:	1ad3      	subs	r3, r2, r3
 8010e24:	6a3a      	ldr	r2, [r7, #32]
 8010e26:	429a      	cmp	r2, r3
 8010e28:	d918      	bls.n	8010e5c <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	6a1a      	ldr	r2, [r3, #32]
 8010e34:	697b      	ldr	r3, [r7, #20]
 8010e36:	1ad3      	subs	r3, r2, r3
 8010e38:	693a      	ldr	r2, [r7, #16]
 8010e3a:	8992      	ldrh	r2, [r2, #12]
 8010e3c:	fb02 f303 	mul.w	r3, r2, r3
 8010e40:	69fa      	ldr	r2, [r7, #28]
 8010e42:	18d1      	adds	r1, r2, r3
 8010e44:	693b      	ldr	r3, [r7, #16]
 8010e46:	899b      	ldrh	r3, [r3, #12]
 8010e48:	461a      	mov	r2, r3
 8010e4a:	f7fd feb4 	bl	800ebb6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	7d1b      	ldrb	r3, [r3, #20]
 8010e52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010e56:	b2da      	uxtb	r2, r3
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010e5c:	693b      	ldr	r3, [r7, #16]
 8010e5e:	899b      	ldrh	r3, [r3, #12]
 8010e60:	461a      	mov	r2, r3
 8010e62:	6a3b      	ldr	r3, [r7, #32]
 8010e64:	fb02 f303 	mul.w	r3, r2, r3
 8010e68:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8010e6a:	e04b      	b.n	8010f04 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	6a1b      	ldr	r3, [r3, #32]
 8010e70:	697a      	ldr	r2, [r7, #20]
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d016      	beq.n	8010ea4 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	699a      	ldr	r2, [r3, #24]
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010e7e:	429a      	cmp	r2, r3
 8010e80:	d210      	bcs.n	8010ea4 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010e82:	693b      	ldr	r3, [r7, #16]
 8010e84:	7858      	ldrb	r0, [r3, #1]
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010e8c:	2301      	movs	r3, #1
 8010e8e:	697a      	ldr	r2, [r7, #20]
 8010e90:	f7fd fdb0 	bl	800e9f4 <disk_read>
 8010e94:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d004      	beq.n	8010ea4 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	2201      	movs	r2, #1
 8010e9e:	755a      	strb	r2, [r3, #21]
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	e05a      	b.n	8010f5a <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	697a      	ldr	r2, [r7, #20]
 8010ea8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010eaa:	693b      	ldr	r3, [r7, #16]
 8010eac:	899b      	ldrh	r3, [r3, #12]
 8010eae:	4618      	mov	r0, r3
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	699b      	ldr	r3, [r3, #24]
 8010eb4:	693a      	ldr	r2, [r7, #16]
 8010eb6:	8992      	ldrh	r2, [r2, #12]
 8010eb8:	fbb3 f1f2 	udiv	r1, r3, r2
 8010ebc:	fb01 f202 	mul.w	r2, r1, r2
 8010ec0:	1a9b      	subs	r3, r3, r2
 8010ec2:	1ac3      	subs	r3, r0, r3
 8010ec4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d901      	bls.n	8010ed2 <f_write+0x298>
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010ed2:	68fb      	ldr	r3, [r7, #12]
 8010ed4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	699b      	ldr	r3, [r3, #24]
 8010edc:	693a      	ldr	r2, [r7, #16]
 8010ede:	8992      	ldrh	r2, [r2, #12]
 8010ee0:	fbb3 f0f2 	udiv	r0, r3, r2
 8010ee4:	fb00 f202 	mul.w	r2, r0, r2
 8010ee8:	1a9b      	subs	r3, r3, r2
 8010eea:	440b      	add	r3, r1
 8010eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010eee:	69f9      	ldr	r1, [r7, #28]
 8010ef0:	4618      	mov	r0, r3
 8010ef2:	f7fd fe60 	bl	800ebb6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	7d1b      	ldrb	r3, [r3, #20]
 8010efa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010efe:	b2da      	uxtb	r2, r3
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010f04:	69fa      	ldr	r2, [r7, #28]
 8010f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f08:	4413      	add	r3, r2
 8010f0a:	61fb      	str	r3, [r7, #28]
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	699a      	ldr	r2, [r3, #24]
 8010f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f12:	441a      	add	r2, r3
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	619a      	str	r2, [r3, #24]
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	68da      	ldr	r2, [r3, #12]
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	699b      	ldr	r3, [r3, #24]
 8010f20:	429a      	cmp	r2, r3
 8010f22:	bf38      	it	cc
 8010f24:	461a      	movcc	r2, r3
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	60da      	str	r2, [r3, #12]
 8010f2a:	683b      	ldr	r3, [r7, #0]
 8010f2c:	681a      	ldr	r2, [r3, #0]
 8010f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f30:	441a      	add	r2, r3
 8010f32:	683b      	ldr	r3, [r7, #0]
 8010f34:	601a      	str	r2, [r3, #0]
 8010f36:	687a      	ldr	r2, [r7, #4]
 8010f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f3a:	1ad3      	subs	r3, r2, r3
 8010f3c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	f47f aeb5 	bne.w	8010cb0 <f_write+0x76>
 8010f46:	e000      	b.n	8010f4a <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010f48:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	7d1b      	ldrb	r3, [r3, #20]
 8010f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f52:	b2da      	uxtb	r2, r3
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010f58:	2300      	movs	r3, #0
}
 8010f5a:	4618      	mov	r0, r3
 8010f5c:	3730      	adds	r7, #48	@ 0x30
 8010f5e:	46bd      	mov	sp, r7
 8010f60:	bd80      	pop	{r7, pc}

08010f62 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010f62:	b580      	push	{r7, lr}
 8010f64:	b086      	sub	sp, #24
 8010f66:	af00      	add	r7, sp, #0
 8010f68:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	f107 0208 	add.w	r2, r7, #8
 8010f70:	4611      	mov	r1, r2
 8010f72:	4618      	mov	r0, r3
 8010f74:	f7ff fabe 	bl	80104f4 <validate>
 8010f78:	4603      	mov	r3, r0
 8010f7a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010f7c:	7dfb      	ldrb	r3, [r7, #23]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d168      	bne.n	8011054 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	7d1b      	ldrb	r3, [r3, #20]
 8010f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d062      	beq.n	8011054 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	7d1b      	ldrb	r3, [r3, #20]
 8010f92:	b25b      	sxtb	r3, r3
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	da15      	bge.n	8010fc4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010f98:	68bb      	ldr	r3, [r7, #8]
 8010f9a:	7858      	ldrb	r0, [r3, #1]
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	6a1a      	ldr	r2, [r3, #32]
 8010fa6:	2301      	movs	r3, #1
 8010fa8:	f7fd fd44 	bl	800ea34 <disk_write>
 8010fac:	4603      	mov	r3, r0
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d001      	beq.n	8010fb6 <f_sync+0x54>
 8010fb2:	2301      	movs	r3, #1
 8010fb4:	e04f      	b.n	8011056 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	7d1b      	ldrb	r3, [r3, #20]
 8010fba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010fbe:	b2da      	uxtb	r2, r3
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010fc4:	f7f9 ff72 	bl	800aeac <get_fattime>
 8010fc8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010fca:	68ba      	ldr	r2, [r7, #8]
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fd0:	4619      	mov	r1, r3
 8010fd2:	4610      	mov	r0, r2
 8010fd4:	f7fe f81e 	bl	800f014 <move_window>
 8010fd8:	4603      	mov	r3, r0
 8010fda:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010fdc:	7dfb      	ldrb	r3, [r7, #23]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d138      	bne.n	8011054 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fe6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	330b      	adds	r3, #11
 8010fec:	781a      	ldrb	r2, [r3, #0]
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	330b      	adds	r3, #11
 8010ff2:	f042 0220 	orr.w	r2, r2, #32
 8010ff6:	b2d2      	uxtb	r2, r2
 8010ff8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	6818      	ldr	r0, [r3, #0]
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	689b      	ldr	r3, [r3, #8]
 8011002:	461a      	mov	r2, r3
 8011004:	68f9      	ldr	r1, [r7, #12]
 8011006:	f7fe fda9 	bl	800fb5c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	f103 021c 	add.w	r2, r3, #28
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	68db      	ldr	r3, [r3, #12]
 8011014:	4619      	mov	r1, r3
 8011016:	4610      	mov	r0, r2
 8011018:	f7fd fda1 	bl	800eb5e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	3316      	adds	r3, #22
 8011020:	6939      	ldr	r1, [r7, #16]
 8011022:	4618      	mov	r0, r3
 8011024:	f7fd fd9b 	bl	800eb5e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	3312      	adds	r3, #18
 801102c:	2100      	movs	r1, #0
 801102e:	4618      	mov	r0, r3
 8011030:	f7fd fd7a 	bl	800eb28 <st_word>
					fs->wflag = 1;
 8011034:	68bb      	ldr	r3, [r7, #8]
 8011036:	2201      	movs	r2, #1
 8011038:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801103a:	68bb      	ldr	r3, [r7, #8]
 801103c:	4618      	mov	r0, r3
 801103e:	f7fe f817 	bl	800f070 <sync_fs>
 8011042:	4603      	mov	r3, r0
 8011044:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	7d1b      	ldrb	r3, [r3, #20]
 801104a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801104e:	b2da      	uxtb	r2, r3
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011054:	7dfb      	ldrb	r3, [r7, #23]
}
 8011056:	4618      	mov	r0, r3
 8011058:	3718      	adds	r7, #24
 801105a:	46bd      	mov	sp, r7
 801105c:	bd80      	pop	{r7, pc}

0801105e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801105e:	b580      	push	{r7, lr}
 8011060:	b084      	sub	sp, #16
 8011062:	af00      	add	r7, sp, #0
 8011064:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011066:	6878      	ldr	r0, [r7, #4]
 8011068:	f7ff ff7b 	bl	8010f62 <f_sync>
 801106c:	4603      	mov	r3, r0
 801106e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011070:	7bfb      	ldrb	r3, [r7, #15]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d118      	bne.n	80110a8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	f107 0208 	add.w	r2, r7, #8
 801107c:	4611      	mov	r1, r2
 801107e:	4618      	mov	r0, r3
 8011080:	f7ff fa38 	bl	80104f4 <validate>
 8011084:	4603      	mov	r3, r0
 8011086:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011088:	7bfb      	ldrb	r3, [r7, #15]
 801108a:	2b00      	cmp	r3, #0
 801108c:	d10c      	bne.n	80110a8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	691b      	ldr	r3, [r3, #16]
 8011092:	4618      	mov	r0, r3
 8011094:	f7fd ff1a 	bl	800eecc <dec_lock>
 8011098:	4603      	mov	r3, r0
 801109a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801109c:	7bfb      	ldrb	r3, [r7, #15]
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d102      	bne.n	80110a8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	2200      	movs	r2, #0
 80110a6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80110a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80110aa:	4618      	mov	r0, r3
 80110ac:	3710      	adds	r7, #16
 80110ae:	46bd      	mov	sp, r7
 80110b0:	bd80      	pop	{r7, pc}

080110b2 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80110b2:	b580      	push	{r7, lr}
 80110b4:	b092      	sub	sp, #72	@ 0x48
 80110b6:	af00      	add	r7, sp, #0
 80110b8:	60f8      	str	r0, [r7, #12]
 80110ba:	60b9      	str	r1, [r7, #8]
 80110bc:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80110be:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80110c2:	f107 030c 	add.w	r3, r7, #12
 80110c6:	2200      	movs	r2, #0
 80110c8:	4618      	mov	r0, r3
 80110ca:	f7fe ff93 	bl	800fff4 <find_volume>
 80110ce:	4603      	mov	r3, r0
 80110d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 80110d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80110d8:	2b00      	cmp	r3, #0
 80110da:	f040 8099 	bne.w	8011210 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80110de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80110e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110e6:	695a      	ldr	r2, [r3, #20]
 80110e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110ea:	699b      	ldr	r3, [r3, #24]
 80110ec:	3b02      	subs	r3, #2
 80110ee:	429a      	cmp	r2, r3
 80110f0:	d804      	bhi.n	80110fc <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80110f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110f4:	695a      	ldr	r2, [r3, #20]
 80110f6:	68bb      	ldr	r3, [r7, #8]
 80110f8:	601a      	str	r2, [r3, #0]
 80110fa:	e089      	b.n	8011210 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80110fc:	2300      	movs	r3, #0
 80110fe:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8011100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011102:	781b      	ldrb	r3, [r3, #0]
 8011104:	2b01      	cmp	r3, #1
 8011106:	d128      	bne.n	801115a <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8011108:	2302      	movs	r3, #2
 801110a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801110c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801110e:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8011110:	f107 0314 	add.w	r3, r7, #20
 8011114:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011116:	4618      	mov	r0, r3
 8011118:	f7fe f839 	bl	800f18e <get_fat>
 801111c:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 801111e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011124:	d103      	bne.n	801112e <f_getfree+0x7c>
 8011126:	2301      	movs	r3, #1
 8011128:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 801112c:	e063      	b.n	80111f6 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 801112e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011130:	2b01      	cmp	r3, #1
 8011132:	d103      	bne.n	801113c <f_getfree+0x8a>
 8011134:	2302      	movs	r3, #2
 8011136:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 801113a:	e05c      	b.n	80111f6 <f_getfree+0x144>
					if (stat == 0) nfree++;
 801113c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801113e:	2b00      	cmp	r3, #0
 8011140:	d102      	bne.n	8011148 <f_getfree+0x96>
 8011142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011144:	3301      	adds	r3, #1
 8011146:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8011148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801114a:	3301      	adds	r3, #1
 801114c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801114e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011150:	699b      	ldr	r3, [r3, #24]
 8011152:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011154:	429a      	cmp	r2, r3
 8011156:	d3db      	bcc.n	8011110 <f_getfree+0x5e>
 8011158:	e04d      	b.n	80111f6 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 801115a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801115c:	699b      	ldr	r3, [r3, #24]
 801115e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011164:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8011166:	2300      	movs	r3, #0
 8011168:	637b      	str	r3, [r7, #52]	@ 0x34
 801116a:	2300      	movs	r3, #0
 801116c:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 801116e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011170:	2b00      	cmp	r3, #0
 8011172:	d113      	bne.n	801119c <f_getfree+0xea>
							res = move_window(fs, sect++);
 8011174:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011178:	1c5a      	adds	r2, r3, #1
 801117a:	63ba      	str	r2, [r7, #56]	@ 0x38
 801117c:	4619      	mov	r1, r3
 801117e:	f7fd ff49 	bl	800f014 <move_window>
 8011182:	4603      	mov	r3, r0
 8011184:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8011188:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801118c:	2b00      	cmp	r3, #0
 801118e:	d131      	bne.n	80111f4 <f_getfree+0x142>
							p = fs->win;
 8011190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011192:	3334      	adds	r3, #52	@ 0x34
 8011194:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8011196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011198:	899b      	ldrh	r3, [r3, #12]
 801119a:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 801119c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801119e:	781b      	ldrb	r3, [r3, #0]
 80111a0:	2b02      	cmp	r3, #2
 80111a2:	d10f      	bne.n	80111c4 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80111a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80111a6:	f7fd fc83 	bl	800eab0 <ld_word>
 80111aa:	4603      	mov	r3, r0
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d102      	bne.n	80111b6 <f_getfree+0x104>
 80111b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111b2:	3301      	adds	r3, #1
 80111b4:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 80111b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111b8:	3302      	adds	r3, #2
 80111ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80111bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111be:	3b02      	subs	r3, #2
 80111c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80111c2:	e010      	b.n	80111e6 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80111c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80111c6:	f7fd fc8c 	bl	800eae2 <ld_dword>
 80111ca:	4603      	mov	r3, r0
 80111cc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d102      	bne.n	80111da <f_getfree+0x128>
 80111d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80111d6:	3301      	adds	r3, #1
 80111d8:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 80111da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111dc:	3304      	adds	r3, #4
 80111de:	633b      	str	r3, [r7, #48]	@ 0x30
 80111e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111e2:	3b04      	subs	r3, #4
 80111e4:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 80111e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111e8:	3b01      	subs	r3, #1
 80111ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80111ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d1bd      	bne.n	801116e <f_getfree+0xbc>
 80111f2:	e000      	b.n	80111f6 <f_getfree+0x144>
							if (res != FR_OK) break;
 80111f4:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80111f6:	68bb      	ldr	r3, [r7, #8]
 80111f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80111fa:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80111fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011200:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8011202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011204:	791a      	ldrb	r2, [r3, #4]
 8011206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011208:	f042 0201 	orr.w	r2, r2, #1
 801120c:	b2d2      	uxtb	r2, r2
 801120e:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8011210:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8011214:	4618      	mov	r0, r3
 8011216:	3748      	adds	r7, #72	@ 0x48
 8011218:	46bd      	mov	sp, r7
 801121a:	bd80      	pop	{r7, pc}

0801121c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801121c:	b480      	push	{r7}
 801121e:	b087      	sub	sp, #28
 8011220:	af00      	add	r7, sp, #0
 8011222:	60f8      	str	r0, [r7, #12]
 8011224:	60b9      	str	r1, [r7, #8]
 8011226:	4613      	mov	r3, r2
 8011228:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801122a:	2301      	movs	r3, #1
 801122c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801122e:	2300      	movs	r3, #0
 8011230:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011232:	4b1f      	ldr	r3, [pc, #124]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 8011234:	7a5b      	ldrb	r3, [r3, #9]
 8011236:	b2db      	uxtb	r3, r3
 8011238:	2b00      	cmp	r3, #0
 801123a:	d131      	bne.n	80112a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801123c:	4b1c      	ldr	r3, [pc, #112]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 801123e:	7a5b      	ldrb	r3, [r3, #9]
 8011240:	b2db      	uxtb	r3, r3
 8011242:	461a      	mov	r2, r3
 8011244:	4b1a      	ldr	r3, [pc, #104]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 8011246:	2100      	movs	r1, #0
 8011248:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801124a:	4b19      	ldr	r3, [pc, #100]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 801124c:	7a5b      	ldrb	r3, [r3, #9]
 801124e:	b2db      	uxtb	r3, r3
 8011250:	4a17      	ldr	r2, [pc, #92]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 8011252:	009b      	lsls	r3, r3, #2
 8011254:	4413      	add	r3, r2
 8011256:	68fa      	ldr	r2, [r7, #12]
 8011258:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801125a:	4b15      	ldr	r3, [pc, #84]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 801125c:	7a5b      	ldrb	r3, [r3, #9]
 801125e:	b2db      	uxtb	r3, r3
 8011260:	461a      	mov	r2, r3
 8011262:	4b13      	ldr	r3, [pc, #76]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 8011264:	4413      	add	r3, r2
 8011266:	79fa      	ldrb	r2, [r7, #7]
 8011268:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801126a:	4b11      	ldr	r3, [pc, #68]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 801126c:	7a5b      	ldrb	r3, [r3, #9]
 801126e:	b2db      	uxtb	r3, r3
 8011270:	1c5a      	adds	r2, r3, #1
 8011272:	b2d1      	uxtb	r1, r2
 8011274:	4a0e      	ldr	r2, [pc, #56]	@ (80112b0 <FATFS_LinkDriverEx+0x94>)
 8011276:	7251      	strb	r1, [r2, #9]
 8011278:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801127a:	7dbb      	ldrb	r3, [r7, #22]
 801127c:	3330      	adds	r3, #48	@ 0x30
 801127e:	b2da      	uxtb	r2, r3
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011284:	68bb      	ldr	r3, [r7, #8]
 8011286:	3301      	adds	r3, #1
 8011288:	223a      	movs	r2, #58	@ 0x3a
 801128a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	3302      	adds	r3, #2
 8011290:	222f      	movs	r2, #47	@ 0x2f
 8011292:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011294:	68bb      	ldr	r3, [r7, #8]
 8011296:	3303      	adds	r3, #3
 8011298:	2200      	movs	r2, #0
 801129a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801129c:	2300      	movs	r3, #0
 801129e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80112a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	371c      	adds	r7, #28
 80112a6:	46bd      	mov	sp, r7
 80112a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ac:	4770      	bx	lr
 80112ae:	bf00      	nop
 80112b0:	2000050c 	.word	0x2000050c

080112b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b082      	sub	sp, #8
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	6078      	str	r0, [r7, #4]
 80112bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80112be:	2200      	movs	r2, #0
 80112c0:	6839      	ldr	r1, [r7, #0]
 80112c2:	6878      	ldr	r0, [r7, #4]
 80112c4:	f7ff ffaa 	bl	801121c <FATFS_LinkDriverEx>
 80112c8:	4603      	mov	r3, r0
}
 80112ca:	4618      	mov	r0, r3
 80112cc:	3708      	adds	r7, #8
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bd80      	pop	{r7, pc}
	...

080112d4 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 80112d4:	b480      	push	{r7}
 80112d6:	b085      	sub	sp, #20
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
 80112dc:	460b      	mov	r3, r1
 80112de:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 80112e0:	2300      	movs	r3, #0
 80112e2:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 80112e4:	2301      	movs	r3, #1
 80112e6:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 80112e8:	4b15      	ldr	r3, [pc, #84]	@ (8011340 <FATFS_UnLinkDriverEx+0x6c>)
 80112ea:	7a5b      	ldrb	r3, [r3, #9]
 80112ec:	b2db      	uxtb	r3, r3
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d01e      	beq.n	8011330 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	781b      	ldrb	r3, [r3, #0]
 80112f6:	3b30      	subs	r3, #48	@ 0x30
 80112f8:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 80112fa:	7bbb      	ldrb	r3, [r7, #14]
 80112fc:	4a10      	ldr	r2, [pc, #64]	@ (8011340 <FATFS_UnLinkDriverEx+0x6c>)
 80112fe:	009b      	lsls	r3, r3, #2
 8011300:	4413      	add	r3, r2
 8011302:	685b      	ldr	r3, [r3, #4]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d013      	beq.n	8011330 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8011308:	7bbb      	ldrb	r3, [r7, #14]
 801130a:	4a0d      	ldr	r2, [pc, #52]	@ (8011340 <FATFS_UnLinkDriverEx+0x6c>)
 801130c:	009b      	lsls	r3, r3, #2
 801130e:	4413      	add	r3, r2
 8011310:	2200      	movs	r2, #0
 8011312:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8011314:	7bbb      	ldrb	r3, [r7, #14]
 8011316:	4a0a      	ldr	r2, [pc, #40]	@ (8011340 <FATFS_UnLinkDriverEx+0x6c>)
 8011318:	4413      	add	r3, r2
 801131a:	2200      	movs	r2, #0
 801131c:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 801131e:	4b08      	ldr	r3, [pc, #32]	@ (8011340 <FATFS_UnLinkDriverEx+0x6c>)
 8011320:	7a5b      	ldrb	r3, [r3, #9]
 8011322:	b2db      	uxtb	r3, r3
 8011324:	3b01      	subs	r3, #1
 8011326:	b2da      	uxtb	r2, r3
 8011328:	4b05      	ldr	r3, [pc, #20]	@ (8011340 <FATFS_UnLinkDriverEx+0x6c>)
 801132a:	725a      	strb	r2, [r3, #9]
      ret = 0;
 801132c:	2300      	movs	r3, #0
 801132e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8011330:	7bfb      	ldrb	r3, [r7, #15]
}
 8011332:	4618      	mov	r0, r3
 8011334:	3714      	adds	r7, #20
 8011336:	46bd      	mov	sp, r7
 8011338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133c:	4770      	bx	lr
 801133e:	bf00      	nop
 8011340:	2000050c 	.word	0x2000050c

08011344 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b082      	sub	sp, #8
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 801134c:	2100      	movs	r1, #0
 801134e:	6878      	ldr	r0, [r7, #4]
 8011350:	f7ff ffc0 	bl	80112d4 <FATFS_UnLinkDriverEx>
 8011354:	4603      	mov	r3, r0
}
 8011356:	4618      	mov	r0, r3
 8011358:	3708      	adds	r7, #8
 801135a:	46bd      	mov	sp, r7
 801135c:	bd80      	pop	{r7, pc}
	...

08011360 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8011360:	b580      	push	{r7, lr}
 8011362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8011364:	2201      	movs	r2, #1
 8011366:	490e      	ldr	r1, [pc, #56]	@ (80113a0 <MX_USB_HOST_Init+0x40>)
 8011368:	480e      	ldr	r0, [pc, #56]	@ (80113a4 <MX_USB_HOST_Init+0x44>)
 801136a:	f7fb fc31 	bl	800cbd0 <USBH_Init>
 801136e:	4603      	mov	r3, r0
 8011370:	2b00      	cmp	r3, #0
 8011372:	d001      	beq.n	8011378 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8011374:	f7ef fea6 	bl	80010c4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 8011378:	490b      	ldr	r1, [pc, #44]	@ (80113a8 <MX_USB_HOST_Init+0x48>)
 801137a:	480a      	ldr	r0, [pc, #40]	@ (80113a4 <MX_USB_HOST_Init+0x44>)
 801137c:	f7fb fce2 	bl	800cd44 <USBH_RegisterClass>
 8011380:	4603      	mov	r3, r0
 8011382:	2b00      	cmp	r3, #0
 8011384:	d001      	beq.n	801138a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8011386:	f7ef fe9d 	bl	80010c4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801138a:	4806      	ldr	r0, [pc, #24]	@ (80113a4 <MX_USB_HOST_Init+0x44>)
 801138c:	f7fb fdc8 	bl	800cf20 <USBH_Start>
 8011390:	4603      	mov	r3, r0
 8011392:	2b00      	cmp	r3, #0
 8011394:	d001      	beq.n	801139a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8011396:	f7ef fe95 	bl	80010c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801139a:	bf00      	nop
 801139c:	bd80      	pop	{r7, pc}
 801139e:	bf00      	nop
 80113a0:	080113c1 	.word	0x080113c1
 80113a4:	20000518 	.word	0x20000518
 80113a8:	20000020 	.word	0x20000020

080113ac <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80113ac:	b580      	push	{r7, lr}
 80113ae:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80113b0:	4802      	ldr	r0, [pc, #8]	@ (80113bc <MX_USB_HOST_Process+0x10>)
 80113b2:	f7fb fdc5 	bl	800cf40 <USBH_Process>
}
 80113b6:	bf00      	nop
 80113b8:	bd80      	pop	{r7, pc}
 80113ba:	bf00      	nop
 80113bc:	20000518 	.word	0x20000518

080113c0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80113c0:	b480      	push	{r7}
 80113c2:	b083      	sub	sp, #12
 80113c4:	af00      	add	r7, sp, #0
 80113c6:	6078      	str	r0, [r7, #4]
 80113c8:	460b      	mov	r3, r1
 80113ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  //The USBH_UserProcess callback handles theUSB host core events (for example disconnection, connection, class active).
  //this is called only ONCE during THE Transition from one state to another
  switch(id)
 80113cc:	78fb      	ldrb	r3, [r7, #3]
 80113ce:	3b01      	subs	r3, #1
 80113d0:	2b04      	cmp	r3, #4
 80113d2:	d819      	bhi.n	8011408 <USBH_UserProcess+0x48>
 80113d4:	a201      	add	r2, pc, #4	@ (adr r2, 80113dc <USBH_UserProcess+0x1c>)
 80113d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113da:	bf00      	nop
 80113dc:	08011409 	.word	0x08011409
 80113e0:	080113f9 	.word	0x080113f9
 80113e4:	08011409 	.word	0x08011409
 80113e8:	08011401 	.word	0x08011401
 80113ec:	080113f1 	.word	0x080113f1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80113f0:	4b09      	ldr	r3, [pc, #36]	@ (8011418 <USBH_UserProcess+0x58>)
 80113f2:	2203      	movs	r2, #3
 80113f4:	701a      	strb	r2, [r3, #0]
  break;
 80113f6:	e008      	b.n	801140a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80113f8:	4b07      	ldr	r3, [pc, #28]	@ (8011418 <USBH_UserProcess+0x58>)
 80113fa:	2202      	movs	r2, #2
 80113fc:	701a      	strb	r2, [r3, #0]
  break;
 80113fe:	e004      	b.n	801140a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8011400:	4b05      	ldr	r3, [pc, #20]	@ (8011418 <USBH_UserProcess+0x58>)
 8011402:	2201      	movs	r2, #1
 8011404:	701a      	strb	r2, [r3, #0]
  break;
 8011406:	e000      	b.n	801140a <USBH_UserProcess+0x4a>

  default:
  break;
 8011408:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801140a:	bf00      	nop
 801140c:	370c      	adds	r7, #12
 801140e:	46bd      	mov	sp, r7
 8011410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011414:	4770      	bx	lr
 8011416:	bf00      	nop
 8011418:	200008f0 	.word	0x200008f0

0801141c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b082      	sub	sp, #8
 8011420:	af00      	add	r7, sp, #0
 8011422:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 801142a:	4618      	mov	r0, r3
 801142c:	f7fc fab3 	bl	800d996 <USBH_LL_IncTimer>
}
 8011430:	bf00      	nop
 8011432:	3708      	adds	r7, #8
 8011434:	46bd      	mov	sp, r7
 8011436:	bd80      	pop	{r7, pc}

08011438 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8011438:	b580      	push	{r7, lr}
 801143a:	b082      	sub	sp, #8
 801143c:	af00      	add	r7, sp, #0
 801143e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 8011446:	4618      	mov	r0, r3
 8011448:	f7fc fadd 	bl	800da06 <USBH_LL_Connect>
}
 801144c:	bf00      	nop
 801144e:	3708      	adds	r7, #8
 8011450:	46bd      	mov	sp, r7
 8011452:	bd80      	pop	{r7, pc}

08011454 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8011454:	b580      	push	{r7, lr}
 8011456:	b082      	sub	sp, #8
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 8011462:	4618      	mov	r0, r3
 8011464:	f7fc fae6 	bl	800da34 <USBH_LL_Disconnect>
}
 8011468:	bf00      	nop
 801146a:	3708      	adds	r7, #8
 801146c:	46bd      	mov	sp, r7
 801146e:	bd80      	pop	{r7, pc}

08011470 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8011470:	b480      	push	{r7}
 8011472:	b083      	sub	sp, #12
 8011474:	af00      	add	r7, sp, #0
 8011476:	6078      	str	r0, [r7, #4]
 8011478:	460b      	mov	r3, r1
 801147a:	70fb      	strb	r3, [r7, #3]
 801147c:	4613      	mov	r3, r2
 801147e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8011480:	bf00      	nop
 8011482:	370c      	adds	r7, #12
 8011484:	46bd      	mov	sp, r7
 8011486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801148a:	4770      	bx	lr

0801148c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801148c:	b580      	push	{r7, lr}
 801148e:	b082      	sub	sp, #8
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 801149a:	4618      	mov	r0, r3
 801149c:	f7fc faa5 	bl	800d9ea <USBH_LL_PortEnabled>
}
 80114a0:	bf00      	nop
 80114a2:	3708      	adds	r7, #8
 80114a4:	46bd      	mov	sp, r7
 80114a6:	bd80      	pop	{r7, pc}

080114a8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80114a8:	b580      	push	{r7, lr}
 80114aa:	b082      	sub	sp, #8
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80114b6:	2b01      	cmp	r3, #1
 80114b8:	d129      	bne.n	801150e <USBH_LL_Init+0x66>
  /* Link the driver to the stack. */
  //hhcd_USB_OTG_FS.pData = phost; //hhcd_USB_DRD_FS
  //phost->pData = &hhcd_USB_OTG_FS;//hhcd_USB_DRD_FS
  hhcd_USB_DRD_FS.pData = phost; //nff
 80114ba:	4a17      	ldr	r2, [pc, #92]	@ (8011518 <USBH_LL_Init+0x70>)
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	f8c2 3360 	str.w	r3, [r2, #864]	@ 0x360
  phost->pData = &hhcd_USB_DRD_FS;//nff
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	4a14      	ldr	r2, [pc, #80]	@ (8011518 <USBH_LL_Init+0x70>)
 80114c6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  //hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hhcd_USB_DRD_FS.Instance = USB_DRD_FS; //nff
 80114ca:	4b13      	ldr	r3, [pc, #76]	@ (8011518 <USBH_LL_Init+0x70>)
 80114cc:	4a13      	ldr	r2, [pc, #76]	@ (801151c <USBH_LL_Init+0x74>)
 80114ce:	601a      	str	r2, [r3, #0]
  //hhcd_USB_OTG_FS.Init.Host_channels = 8;
  hhcd_USB_DRD_FS.Init.Host_channels = 8; //nff
 80114d0:	4b11      	ldr	r3, [pc, #68]	@ (8011518 <USBH_LL_Init+0x70>)
 80114d2:	2208      	movs	r2, #8
 80114d4:	715a      	strb	r2, [r3, #5]
  //hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
  hhcd_USB_DRD_FS.Init.speed = HCD_SPEED_FULL; //nff
 80114d6:	4b10      	ldr	r3, [pc, #64]	@ (8011518 <USBH_LL_Init+0x70>)
 80114d8:	2201      	movs	r2, #1
 80114da:	71da      	strb	r2, [r3, #7]
  //hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hhcd_USB_DRD_FS.Init.dma_enable = DISABLE; //nff
 80114dc:	4b0e      	ldr	r3, [pc, #56]	@ (8011518 <USBH_LL_Init+0x70>)
 80114de:	2200      	movs	r2, #0
 80114e0:	719a      	strb	r2, [r3, #6]
  //hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
  hhcd_USB_DRD_FS.Init.phy_itface = HCD_PHY_EMBEDDED; //nff
 80114e2:	4b0d      	ldr	r3, [pc, #52]	@ (8011518 <USBH_LL_Init+0x70>)
 80114e4:	2202      	movs	r2, #2
 80114e6:	725a      	strb	r2, [r3, #9]
  //hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hhcd_USB_DRD_FS.Init.Sof_enable = DISABLE; //nff
 80114e8:	4b0b      	ldr	r3, [pc, #44]	@ (8011518 <USBH_LL_Init+0x70>)
 80114ea:	2200      	movs	r2, #0
 80114ec:	729a      	strb	r2, [r3, #10]
  //if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
  if (HAL_HCD_Init(&hhcd_USB_DRD_FS) != HAL_OK) //nff
 80114ee:	480a      	ldr	r0, [pc, #40]	@ (8011518 <USBH_LL_Init+0x70>)
 80114f0:	f7f0 fefa 	bl	80022e8 <HAL_HCD_Init>
 80114f4:	4603      	mov	r3, r0
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d001      	beq.n	80114fe <USBH_LL_Init+0x56>
  {
    Error_Handler( );
 80114fa:	f7ef fde3 	bl	80010c4 <Error_Handler>
  }

  //USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_DRD_FS)); //nff
 80114fe:	4806      	ldr	r0, [pc, #24]	@ (8011518 <USBH_LL_Init+0x70>)
 8011500:	f7f1 fe20 	bl	8003144 <HAL_HCD_GetCurrentFrame>
 8011504:	4603      	mov	r3, r0
 8011506:	4619      	mov	r1, r3
 8011508:	6878      	ldr	r0, [r7, #4]
 801150a:	f7fc fa35 	bl	800d978 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 801150e:	2300      	movs	r3, #0
}
 8011510:	4618      	mov	r0, r3
 8011512:	3708      	adds	r7, #8
 8011514:	46bd      	mov	sp, r7
 8011516:	bd80      	pop	{r7, pc}
 8011518:	200000c8 	.word	0x200000c8
 801151c:	40016000 	.word	0x40016000

08011520 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b084      	sub	sp, #16
 8011524:	af00      	add	r7, sp, #0
 8011526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011528:	2300      	movs	r3, #0
 801152a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801152c:	2300      	movs	r3, #0
 801152e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011536:	4618      	mov	r0, r3
 8011538:	f7f1 fd59 	bl	8002fee <HAL_HCD_Start>
 801153c:	4603      	mov	r3, r0
 801153e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8011540:	7bfb      	ldrb	r3, [r7, #15]
 8011542:	4618      	mov	r0, r3
 8011544:	f000 f980 	bl	8011848 <USBH_Get_USB_Status>
 8011548:	4603      	mov	r3, r0
 801154a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801154c:	7bbb      	ldrb	r3, [r7, #14]
}
 801154e:	4618      	mov	r0, r3
 8011550:	3710      	adds	r7, #16
 8011552:	46bd      	mov	sp, r7
 8011554:	bd80      	pop	{r7, pc}

08011556 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8011556:	b580      	push	{r7, lr}
 8011558:	b084      	sub	sp, #16
 801155a:	af00      	add	r7, sp, #0
 801155c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801155e:	2300      	movs	r3, #0
 8011560:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011562:	2300      	movs	r3, #0
 8011564:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801156c:	4618      	mov	r0, r3
 801156e:	f7f1 fd72 	bl	8003056 <HAL_HCD_Stop>
 8011572:	4603      	mov	r3, r0
 8011574:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8011576:	7bfb      	ldrb	r3, [r7, #15]
 8011578:	4618      	mov	r0, r3
 801157a:	f000 f965 	bl	8011848 <USBH_Get_USB_Status>
 801157e:	4603      	mov	r3, r0
 8011580:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011582:	7bbb      	ldrb	r3, [r7, #14]
}
 8011584:	4618      	mov	r0, r3
 8011586:	3710      	adds	r7, #16
 8011588:	46bd      	mov	sp, r7
 801158a:	bd80      	pop	{r7, pc}

0801158c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b084      	sub	sp, #16
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8011594:	2301      	movs	r3, #1
 8011596:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801159e:	4618      	mov	r0, r3
 80115a0:	f7f1 fdde 	bl	8003160 <HAL_HCD_GetCurrentSpeed>
 80115a4:	4603      	mov	r3, r0
 80115a6:	2b02      	cmp	r3, #2
 80115a8:	d00c      	beq.n	80115c4 <USBH_LL_GetSpeed+0x38>
 80115aa:	2b02      	cmp	r3, #2
 80115ac:	d80d      	bhi.n	80115ca <USBH_LL_GetSpeed+0x3e>
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d002      	beq.n	80115b8 <USBH_LL_GetSpeed+0x2c>
 80115b2:	2b01      	cmp	r3, #1
 80115b4:	d003      	beq.n	80115be <USBH_LL_GetSpeed+0x32>
 80115b6:	e008      	b.n	80115ca <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80115b8:	2300      	movs	r3, #0
 80115ba:	73fb      	strb	r3, [r7, #15]
    break;
 80115bc:	e008      	b.n	80115d0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80115be:	2301      	movs	r3, #1
 80115c0:	73fb      	strb	r3, [r7, #15]
    break;
 80115c2:	e005      	b.n	80115d0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80115c4:	2302      	movs	r3, #2
 80115c6:	73fb      	strb	r3, [r7, #15]
    break;
 80115c8:	e002      	b.n	80115d0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80115ca:	2301      	movs	r3, #1
 80115cc:	73fb      	strb	r3, [r7, #15]
    break;
 80115ce:	bf00      	nop
  }
  return  speed;
 80115d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80115d2:	4618      	mov	r0, r3
 80115d4:	3710      	adds	r7, #16
 80115d6:	46bd      	mov	sp, r7
 80115d8:	bd80      	pop	{r7, pc}

080115da <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80115da:	b580      	push	{r7, lr}
 80115dc:	b084      	sub	sp, #16
 80115de:	af00      	add	r7, sp, #0
 80115e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115e2:	2300      	movs	r3, #0
 80115e4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80115e6:	2300      	movs	r3, #0
 80115e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80115f0:	4618      	mov	r0, r3
 80115f2:	f7f1 fd57 	bl	80030a4 <HAL_HCD_ResetPort>
 80115f6:	4603      	mov	r3, r0
 80115f8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80115fa:	7bfb      	ldrb	r3, [r7, #15]
 80115fc:	4618      	mov	r0, r3
 80115fe:	f000 f923 	bl	8011848 <USBH_Get_USB_Status>
 8011602:	4603      	mov	r3, r0
 8011604:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011606:	7bbb      	ldrb	r3, [r7, #14]
}
 8011608:	4618      	mov	r0, r3
 801160a:	3710      	adds	r7, #16
 801160c:	46bd      	mov	sp, r7
 801160e:	bd80      	pop	{r7, pc}

08011610 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011610:	b580      	push	{r7, lr}
 8011612:	b082      	sub	sp, #8
 8011614:	af00      	add	r7, sp, #0
 8011616:	6078      	str	r0, [r7, #4]
 8011618:	460b      	mov	r3, r1
 801161a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011622:	78fa      	ldrb	r2, [r7, #3]
 8011624:	4611      	mov	r1, r2
 8011626:	4618      	mov	r0, r3
 8011628:	f7f1 fd77 	bl	800311a <HAL_HCD_HC_GetXferCount>
 801162c:	4603      	mov	r3, r0
}
 801162e:	4618      	mov	r0, r3
 8011630:	3708      	adds	r7, #8
 8011632:	46bd      	mov	sp, r7
 8011634:	bd80      	pop	{r7, pc}

08011636 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8011636:	b590      	push	{r4, r7, lr}
 8011638:	b089      	sub	sp, #36	@ 0x24
 801163a:	af04      	add	r7, sp, #16
 801163c:	6078      	str	r0, [r7, #4]
 801163e:	4608      	mov	r0, r1
 8011640:	4611      	mov	r1, r2
 8011642:	461a      	mov	r2, r3
 8011644:	4603      	mov	r3, r0
 8011646:	70fb      	strb	r3, [r7, #3]
 8011648:	460b      	mov	r3, r1
 801164a:	70bb      	strb	r3, [r7, #2]
 801164c:	4613      	mov	r3, r2
 801164e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011650:	2300      	movs	r3, #0
 8011652:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011654:	2300      	movs	r3, #0
 8011656:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 801165e:	787c      	ldrb	r4, [r7, #1]
 8011660:	78ba      	ldrb	r2, [r7, #2]
 8011662:	78f9      	ldrb	r1, [r7, #3]
 8011664:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011666:	9302      	str	r3, [sp, #8]
 8011668:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801166c:	9301      	str	r3, [sp, #4]
 801166e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011672:	9300      	str	r3, [sp, #0]
 8011674:	4623      	mov	r3, r4
 8011676:	f7f0 fe87 	bl	8002388 <HAL_HCD_HC_Init>
 801167a:	4603      	mov	r3, r0
 801167c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 801167e:	7bfb      	ldrb	r3, [r7, #15]
 8011680:	4618      	mov	r0, r3
 8011682:	f000 f8e1 	bl	8011848 <USBH_Get_USB_Status>
 8011686:	4603      	mov	r3, r0
 8011688:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801168a:	7bbb      	ldrb	r3, [r7, #14]
}
 801168c:	4618      	mov	r0, r3
 801168e:	3714      	adds	r7, #20
 8011690:	46bd      	mov	sp, r7
 8011692:	bd90      	pop	{r4, r7, pc}

08011694 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011694:	b480      	push	{r7}
 8011696:	b083      	sub	sp, #12
 8011698:	af00      	add	r7, sp, #0
 801169a:	6078      	str	r0, [r7, #4]
 801169c:	460b      	mov	r3, r1
 801169e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 80116a0:	2300      	movs	r3, #0
}
 80116a2:	4618      	mov	r0, r3
 80116a4:	370c      	adds	r7, #12
 80116a6:	46bd      	mov	sp, r7
 80116a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ac:	4770      	bx	lr

080116ae <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80116ae:	b590      	push	{r4, r7, lr}
 80116b0:	b089      	sub	sp, #36	@ 0x24
 80116b2:	af04      	add	r7, sp, #16
 80116b4:	6078      	str	r0, [r7, #4]
 80116b6:	4608      	mov	r0, r1
 80116b8:	4611      	mov	r1, r2
 80116ba:	461a      	mov	r2, r3
 80116bc:	4603      	mov	r3, r0
 80116be:	70fb      	strb	r3, [r7, #3]
 80116c0:	460b      	mov	r3, r1
 80116c2:	70bb      	strb	r3, [r7, #2]
 80116c4:	4613      	mov	r3, r2
 80116c6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80116c8:	2300      	movs	r3, #0
 80116ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80116cc:	2300      	movs	r3, #0
 80116ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80116d6:	787c      	ldrb	r4, [r7, #1]
 80116d8:	78ba      	ldrb	r2, [r7, #2]
 80116da:	78f9      	ldrb	r1, [r7, #3]
 80116dc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80116e0:	9303      	str	r3, [sp, #12]
 80116e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80116e4:	9302      	str	r3, [sp, #8]
 80116e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e8:	9301      	str	r3, [sp, #4]
 80116ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80116ee:	9300      	str	r3, [sp, #0]
 80116f0:	4623      	mov	r3, r4
 80116f2:	f7f1 fa35 	bl	8002b60 <HAL_HCD_HC_SubmitRequest>
 80116f6:	4603      	mov	r3, r0
 80116f8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80116fa:	7bfb      	ldrb	r3, [r7, #15]
 80116fc:	4618      	mov	r0, r3
 80116fe:	f000 f8a3 	bl	8011848 <USBH_Get_USB_Status>
 8011702:	4603      	mov	r3, r0
 8011704:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011706:	7bbb      	ldrb	r3, [r7, #14]
}
 8011708:	4618      	mov	r0, r3
 801170a:	3714      	adds	r7, #20
 801170c:	46bd      	mov	sp, r7
 801170e:	bd90      	pop	{r4, r7, pc}

08011710 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011710:	b580      	push	{r7, lr}
 8011712:	b082      	sub	sp, #8
 8011714:	af00      	add	r7, sp, #0
 8011716:	6078      	str	r0, [r7, #4]
 8011718:	460b      	mov	r3, r1
 801171a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011722:	78fa      	ldrb	r2, [r7, #3]
 8011724:	4611      	mov	r1, r2
 8011726:	4618      	mov	r0, r3
 8011728:	f7f1 fce2 	bl	80030f0 <HAL_HCD_HC_GetURBState>
 801172c:	4603      	mov	r3, r0
}
 801172e:	4618      	mov	r0, r3
 8011730:	3708      	adds	r7, #8
 8011732:	46bd      	mov	sp, r7
 8011734:	bd80      	pop	{r7, pc}

08011736 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8011736:	b580      	push	{r7, lr}
 8011738:	b082      	sub	sp, #8
 801173a:	af00      	add	r7, sp, #0
 801173c:	6078      	str	r0, [r7, #4]
 801173e:	460b      	mov	r3, r1
 8011740:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8011748:	2b01      	cmp	r3, #1
 801174a:	d103      	bne.n	8011754 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801174c:	78fb      	ldrb	r3, [r7, #3]
 801174e:	4618      	mov	r0, r3
 8011750:	f000 f8a6 	bl	80118a0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8011754:	20c8      	movs	r0, #200	@ 0xc8
 8011756:	f7f0 f8fd 	bl	8001954 <HAL_Delay>
  return USBH_OK;
 801175a:	2300      	movs	r3, #0
}
 801175c:	4618      	mov	r0, r3
 801175e:	3708      	adds	r7, #8
 8011760:	46bd      	mov	sp, r7
 8011762:	bd80      	pop	{r7, pc}

08011764 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8011764:	b480      	push	{r7}
 8011766:	b085      	sub	sp, #20
 8011768:	af00      	add	r7, sp, #0
 801176a:	6078      	str	r0, [r7, #4]
 801176c:	460b      	mov	r3, r1
 801176e:	70fb      	strb	r3, [r7, #3]
 8011770:	4613      	mov	r3, r2
 8011772:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801177a:	60fb      	str	r3, [r7, #12]

  //if(pHandle->hc[pipe].ep_is_in)
  if(pHandle->hc[pipe].ch_dir) //nff
 801177c:	78fa      	ldrb	r2, [r7, #3]
 801177e:	68f9      	ldr	r1, [r7, #12]
 8011780:	4613      	mov	r3, r2
 8011782:	005b      	lsls	r3, r3, #1
 8011784:	4413      	add	r3, r2
 8011786:	011b      	lsls	r3, r3, #4
 8011788:	440b      	add	r3, r1
 801178a:	3317      	adds	r3, #23
 801178c:	781b      	ldrb	r3, [r3, #0]
 801178e:	2b00      	cmp	r3, #0
 8011790:	d00a      	beq.n	80117a8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8011792:	78fa      	ldrb	r2, [r7, #3]
 8011794:	68f9      	ldr	r1, [r7, #12]
 8011796:	4613      	mov	r3, r2
 8011798:	005b      	lsls	r3, r3, #1
 801179a:	4413      	add	r3, r2
 801179c:	011b      	lsls	r3, r3, #4
 801179e:	440b      	add	r3, r1
 80117a0:	3330      	adds	r3, #48	@ 0x30
 80117a2:	78ba      	ldrb	r2, [r7, #2]
 80117a4:	701a      	strb	r2, [r3, #0]
 80117a6:	e009      	b.n	80117bc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80117a8:	78fa      	ldrb	r2, [r7, #3]
 80117aa:	68f9      	ldr	r1, [r7, #12]
 80117ac:	4613      	mov	r3, r2
 80117ae:	005b      	lsls	r3, r3, #1
 80117b0:	4413      	add	r3, r2
 80117b2:	011b      	lsls	r3, r3, #4
 80117b4:	440b      	add	r3, r1
 80117b6:	3331      	adds	r3, #49	@ 0x31
 80117b8:	78ba      	ldrb	r2, [r7, #2]
 80117ba:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80117bc:	2300      	movs	r3, #0
}
 80117be:	4618      	mov	r0, r3
 80117c0:	3714      	adds	r7, #20
 80117c2:	46bd      	mov	sp, r7
 80117c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c8:	4770      	bx	lr

080117ca <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80117ca:	b480      	push	{r7}
 80117cc:	b085      	sub	sp, #20
 80117ce:	af00      	add	r7, sp, #0
 80117d0:	6078      	str	r0, [r7, #4]
 80117d2:	460b      	mov	r3, r1
 80117d4:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 80117d6:	2300      	movs	r3, #0
 80117d8:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80117e0:	60bb      	str	r3, [r7, #8]

  //if(pHandle->hc[pipe].ep_is_in)
  if(pHandle->hc[pipe].ch_dir) //nff
 80117e2:	78fa      	ldrb	r2, [r7, #3]
 80117e4:	68b9      	ldr	r1, [r7, #8]
 80117e6:	4613      	mov	r3, r2
 80117e8:	005b      	lsls	r3, r3, #1
 80117ea:	4413      	add	r3, r2
 80117ec:	011b      	lsls	r3, r3, #4
 80117ee:	440b      	add	r3, r1
 80117f0:	3317      	adds	r3, #23
 80117f2:	781b      	ldrb	r3, [r3, #0]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d00a      	beq.n	801180e <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 80117f8:	78fa      	ldrb	r2, [r7, #3]
 80117fa:	68b9      	ldr	r1, [r7, #8]
 80117fc:	4613      	mov	r3, r2
 80117fe:	005b      	lsls	r3, r3, #1
 8011800:	4413      	add	r3, r2
 8011802:	011b      	lsls	r3, r3, #4
 8011804:	440b      	add	r3, r1
 8011806:	3330      	adds	r3, #48	@ 0x30
 8011808:	781b      	ldrb	r3, [r3, #0]
 801180a:	73fb      	strb	r3, [r7, #15]
 801180c:	e009      	b.n	8011822 <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 801180e:	78fa      	ldrb	r2, [r7, #3]
 8011810:	68b9      	ldr	r1, [r7, #8]
 8011812:	4613      	mov	r3, r2
 8011814:	005b      	lsls	r3, r3, #1
 8011816:	4413      	add	r3, r2
 8011818:	011b      	lsls	r3, r3, #4
 801181a:	440b      	add	r3, r1
 801181c:	3331      	adds	r3, #49	@ 0x31
 801181e:	781b      	ldrb	r3, [r3, #0]
 8011820:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8011822:	7bfb      	ldrb	r3, [r7, #15]
}
 8011824:	4618      	mov	r0, r3
 8011826:	3714      	adds	r7, #20
 8011828:	46bd      	mov	sp, r7
 801182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801182e:	4770      	bx	lr

08011830 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8011830:	b580      	push	{r7, lr}
 8011832:	b082      	sub	sp, #8
 8011834:	af00      	add	r7, sp, #0
 8011836:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8011838:	6878      	ldr	r0, [r7, #4]
 801183a:	f7f0 f88b 	bl	8001954 <HAL_Delay>
}
 801183e:	bf00      	nop
 8011840:	3708      	adds	r7, #8
 8011842:	46bd      	mov	sp, r7
 8011844:	bd80      	pop	{r7, pc}
	...

08011848 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011848:	b480      	push	{r7}
 801184a:	b085      	sub	sp, #20
 801184c:	af00      	add	r7, sp, #0
 801184e:	4603      	mov	r3, r0
 8011850:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011852:	2300      	movs	r3, #0
 8011854:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011856:	79fb      	ldrb	r3, [r7, #7]
 8011858:	2b03      	cmp	r3, #3
 801185a:	d817      	bhi.n	801188c <USBH_Get_USB_Status+0x44>
 801185c:	a201      	add	r2, pc, #4	@ (adr r2, 8011864 <USBH_Get_USB_Status+0x1c>)
 801185e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011862:	bf00      	nop
 8011864:	08011875 	.word	0x08011875
 8011868:	0801187b 	.word	0x0801187b
 801186c:	08011881 	.word	0x08011881
 8011870:	08011887 	.word	0x08011887
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8011874:	2300      	movs	r3, #0
 8011876:	73fb      	strb	r3, [r7, #15]
    break;
 8011878:	e00b      	b.n	8011892 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801187a:	2302      	movs	r3, #2
 801187c:	73fb      	strb	r3, [r7, #15]
    break;
 801187e:	e008      	b.n	8011892 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8011880:	2301      	movs	r3, #1
 8011882:	73fb      	strb	r3, [r7, #15]
    break;
 8011884:	e005      	b.n	8011892 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8011886:	2302      	movs	r3, #2
 8011888:	73fb      	strb	r3, [r7, #15]
    break;
 801188a:	e002      	b.n	8011892 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 801188c:	2302      	movs	r3, #2
 801188e:	73fb      	strb	r3, [r7, #15]
    break;
 8011890:	bf00      	nop
  }
  return usb_status;
 8011892:	7bfb      	ldrb	r3, [r7, #15]
}
 8011894:	4618      	mov	r0, r3
 8011896:	3714      	adds	r7, #20
 8011898:	46bd      	mov	sp, r7
 801189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801189e:	4770      	bx	lr

080118a0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b084      	sub	sp, #16
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	4603      	mov	r3, r0
 80118a8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80118aa:	79fb      	ldrb	r3, [r7, #7]
 80118ac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80118ae:	79fb      	ldrb	r3, [r7, #7]
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d102      	bne.n	80118ba <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80118b4:	2300      	movs	r3, #0
 80118b6:	73fb      	strb	r3, [r7, #15]
 80118b8:	e001      	b.n	80118be <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80118ba:	2301      	movs	r3, #1
 80118bc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_6,(GPIO_PinState)data);
 80118be:	7bfb      	ldrb	r3, [r7, #15]
 80118c0:	461a      	mov	r2, r3
 80118c2:	2140      	movs	r1, #64	@ 0x40
 80118c4:	4803      	ldr	r0, [pc, #12]	@ (80118d4 <MX_DriverVbusFS+0x34>)
 80118c6:	f7f0 fc65 	bl	8002194 <HAL_GPIO_WritePin>
}
 80118ca:	bf00      	nop
 80118cc:	3710      	adds	r7, #16
 80118ce:	46bd      	mov	sp, r7
 80118d0:	bd80      	pop	{r7, pc}
 80118d2:	bf00      	nop
 80118d4:	42021800 	.word	0x42021800

080118d8 <malloc>:
 80118d8:	4b02      	ldr	r3, [pc, #8]	@ (80118e4 <malloc+0xc>)
 80118da:	4601      	mov	r1, r0
 80118dc:	6818      	ldr	r0, [r3, #0]
 80118de:	f000 b82d 	b.w	801193c <_malloc_r>
 80118e2:	bf00      	nop
 80118e4:	2000004c 	.word	0x2000004c

080118e8 <free>:
 80118e8:	4b02      	ldr	r3, [pc, #8]	@ (80118f4 <free+0xc>)
 80118ea:	4601      	mov	r1, r0
 80118ec:	6818      	ldr	r0, [r3, #0]
 80118ee:	f000 bb5b 	b.w	8011fa8 <_free_r>
 80118f2:	bf00      	nop
 80118f4:	2000004c 	.word	0x2000004c

080118f8 <sbrk_aligned>:
 80118f8:	b570      	push	{r4, r5, r6, lr}
 80118fa:	4e0f      	ldr	r6, [pc, #60]	@ (8011938 <sbrk_aligned+0x40>)
 80118fc:	460c      	mov	r4, r1
 80118fe:	4605      	mov	r5, r0
 8011900:	6831      	ldr	r1, [r6, #0]
 8011902:	b911      	cbnz	r1, 801190a <sbrk_aligned+0x12>
 8011904:	f000 faf4 	bl	8011ef0 <_sbrk_r>
 8011908:	6030      	str	r0, [r6, #0]
 801190a:	4621      	mov	r1, r4
 801190c:	4628      	mov	r0, r5
 801190e:	f000 faef 	bl	8011ef0 <_sbrk_r>
 8011912:	1c43      	adds	r3, r0, #1
 8011914:	d103      	bne.n	801191e <sbrk_aligned+0x26>
 8011916:	f04f 34ff 	mov.w	r4, #4294967295
 801191a:	4620      	mov	r0, r4
 801191c:	bd70      	pop	{r4, r5, r6, pc}
 801191e:	1cc4      	adds	r4, r0, #3
 8011920:	f024 0403 	bic.w	r4, r4, #3
 8011924:	42a0      	cmp	r0, r4
 8011926:	d0f8      	beq.n	801191a <sbrk_aligned+0x22>
 8011928:	1a21      	subs	r1, r4, r0
 801192a:	4628      	mov	r0, r5
 801192c:	f000 fae0 	bl	8011ef0 <_sbrk_r>
 8011930:	3001      	adds	r0, #1
 8011932:	d1f2      	bne.n	801191a <sbrk_aligned+0x22>
 8011934:	e7ef      	b.n	8011916 <sbrk_aligned+0x1e>
 8011936:	bf00      	nop
 8011938:	200008f4 	.word	0x200008f4

0801193c <_malloc_r>:
 801193c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011940:	1ccd      	adds	r5, r1, #3
 8011942:	4606      	mov	r6, r0
 8011944:	f025 0503 	bic.w	r5, r5, #3
 8011948:	3508      	adds	r5, #8
 801194a:	2d0c      	cmp	r5, #12
 801194c:	bf38      	it	cc
 801194e:	250c      	movcc	r5, #12
 8011950:	2d00      	cmp	r5, #0
 8011952:	db01      	blt.n	8011958 <_malloc_r+0x1c>
 8011954:	42a9      	cmp	r1, r5
 8011956:	d904      	bls.n	8011962 <_malloc_r+0x26>
 8011958:	230c      	movs	r3, #12
 801195a:	6033      	str	r3, [r6, #0]
 801195c:	2000      	movs	r0, #0
 801195e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011962:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011a38 <_malloc_r+0xfc>
 8011966:	f000 f869 	bl	8011a3c <__malloc_lock>
 801196a:	f8d8 3000 	ldr.w	r3, [r8]
 801196e:	461c      	mov	r4, r3
 8011970:	bb44      	cbnz	r4, 80119c4 <_malloc_r+0x88>
 8011972:	4629      	mov	r1, r5
 8011974:	4630      	mov	r0, r6
 8011976:	f7ff ffbf 	bl	80118f8 <sbrk_aligned>
 801197a:	1c43      	adds	r3, r0, #1
 801197c:	4604      	mov	r4, r0
 801197e:	d158      	bne.n	8011a32 <_malloc_r+0xf6>
 8011980:	f8d8 4000 	ldr.w	r4, [r8]
 8011984:	4627      	mov	r7, r4
 8011986:	2f00      	cmp	r7, #0
 8011988:	d143      	bne.n	8011a12 <_malloc_r+0xd6>
 801198a:	2c00      	cmp	r4, #0
 801198c:	d04b      	beq.n	8011a26 <_malloc_r+0xea>
 801198e:	6823      	ldr	r3, [r4, #0]
 8011990:	4639      	mov	r1, r7
 8011992:	4630      	mov	r0, r6
 8011994:	eb04 0903 	add.w	r9, r4, r3
 8011998:	f000 faaa 	bl	8011ef0 <_sbrk_r>
 801199c:	4581      	cmp	r9, r0
 801199e:	d142      	bne.n	8011a26 <_malloc_r+0xea>
 80119a0:	6821      	ldr	r1, [r4, #0]
 80119a2:	4630      	mov	r0, r6
 80119a4:	1a6d      	subs	r5, r5, r1
 80119a6:	4629      	mov	r1, r5
 80119a8:	f7ff ffa6 	bl	80118f8 <sbrk_aligned>
 80119ac:	3001      	adds	r0, #1
 80119ae:	d03a      	beq.n	8011a26 <_malloc_r+0xea>
 80119b0:	6823      	ldr	r3, [r4, #0]
 80119b2:	442b      	add	r3, r5
 80119b4:	6023      	str	r3, [r4, #0]
 80119b6:	f8d8 3000 	ldr.w	r3, [r8]
 80119ba:	685a      	ldr	r2, [r3, #4]
 80119bc:	bb62      	cbnz	r2, 8011a18 <_malloc_r+0xdc>
 80119be:	f8c8 7000 	str.w	r7, [r8]
 80119c2:	e00f      	b.n	80119e4 <_malloc_r+0xa8>
 80119c4:	6822      	ldr	r2, [r4, #0]
 80119c6:	1b52      	subs	r2, r2, r5
 80119c8:	d420      	bmi.n	8011a0c <_malloc_r+0xd0>
 80119ca:	2a0b      	cmp	r2, #11
 80119cc:	d917      	bls.n	80119fe <_malloc_r+0xc2>
 80119ce:	1961      	adds	r1, r4, r5
 80119d0:	42a3      	cmp	r3, r4
 80119d2:	6025      	str	r5, [r4, #0]
 80119d4:	bf18      	it	ne
 80119d6:	6059      	strne	r1, [r3, #4]
 80119d8:	6863      	ldr	r3, [r4, #4]
 80119da:	bf08      	it	eq
 80119dc:	f8c8 1000 	streq.w	r1, [r8]
 80119e0:	5162      	str	r2, [r4, r5]
 80119e2:	604b      	str	r3, [r1, #4]
 80119e4:	4630      	mov	r0, r6
 80119e6:	f000 f82f 	bl	8011a48 <__malloc_unlock>
 80119ea:	f104 000b 	add.w	r0, r4, #11
 80119ee:	1d23      	adds	r3, r4, #4
 80119f0:	f020 0007 	bic.w	r0, r0, #7
 80119f4:	1ac2      	subs	r2, r0, r3
 80119f6:	bf1c      	itt	ne
 80119f8:	1a1b      	subne	r3, r3, r0
 80119fa:	50a3      	strne	r3, [r4, r2]
 80119fc:	e7af      	b.n	801195e <_malloc_r+0x22>
 80119fe:	6862      	ldr	r2, [r4, #4]
 8011a00:	42a3      	cmp	r3, r4
 8011a02:	bf0c      	ite	eq
 8011a04:	f8c8 2000 	streq.w	r2, [r8]
 8011a08:	605a      	strne	r2, [r3, #4]
 8011a0a:	e7eb      	b.n	80119e4 <_malloc_r+0xa8>
 8011a0c:	4623      	mov	r3, r4
 8011a0e:	6864      	ldr	r4, [r4, #4]
 8011a10:	e7ae      	b.n	8011970 <_malloc_r+0x34>
 8011a12:	463c      	mov	r4, r7
 8011a14:	687f      	ldr	r7, [r7, #4]
 8011a16:	e7b6      	b.n	8011986 <_malloc_r+0x4a>
 8011a18:	461a      	mov	r2, r3
 8011a1a:	685b      	ldr	r3, [r3, #4]
 8011a1c:	42a3      	cmp	r3, r4
 8011a1e:	d1fb      	bne.n	8011a18 <_malloc_r+0xdc>
 8011a20:	2300      	movs	r3, #0
 8011a22:	6053      	str	r3, [r2, #4]
 8011a24:	e7de      	b.n	80119e4 <_malloc_r+0xa8>
 8011a26:	230c      	movs	r3, #12
 8011a28:	4630      	mov	r0, r6
 8011a2a:	6033      	str	r3, [r6, #0]
 8011a2c:	f000 f80c 	bl	8011a48 <__malloc_unlock>
 8011a30:	e794      	b.n	801195c <_malloc_r+0x20>
 8011a32:	6005      	str	r5, [r0, #0]
 8011a34:	e7d6      	b.n	80119e4 <_malloc_r+0xa8>
 8011a36:	bf00      	nop
 8011a38:	200008f8 	.word	0x200008f8

08011a3c <__malloc_lock>:
 8011a3c:	4801      	ldr	r0, [pc, #4]	@ (8011a44 <__malloc_lock+0x8>)
 8011a3e:	f000 baa4 	b.w	8011f8a <__retarget_lock_acquire_recursive>
 8011a42:	bf00      	nop
 8011a44:	20000a3c 	.word	0x20000a3c

08011a48 <__malloc_unlock>:
 8011a48:	4801      	ldr	r0, [pc, #4]	@ (8011a50 <__malloc_unlock+0x8>)
 8011a4a:	f000 ba9f 	b.w	8011f8c <__retarget_lock_release_recursive>
 8011a4e:	bf00      	nop
 8011a50:	20000a3c 	.word	0x20000a3c

08011a54 <std>:
 8011a54:	2300      	movs	r3, #0
 8011a56:	b510      	push	{r4, lr}
 8011a58:	4604      	mov	r4, r0
 8011a5a:	6083      	str	r3, [r0, #8]
 8011a5c:	8181      	strh	r1, [r0, #12]
 8011a5e:	4619      	mov	r1, r3
 8011a60:	6643      	str	r3, [r0, #100]	@ 0x64
 8011a62:	81c2      	strh	r2, [r0, #14]
 8011a64:	2208      	movs	r2, #8
 8011a66:	6183      	str	r3, [r0, #24]
 8011a68:	e9c0 3300 	strd	r3, r3, [r0]
 8011a6c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011a70:	305c      	adds	r0, #92	@ 0x5c
 8011a72:	f000 fa01 	bl	8011e78 <memset>
 8011a76:	4b0d      	ldr	r3, [pc, #52]	@ (8011aac <std+0x58>)
 8011a78:	6224      	str	r4, [r4, #32]
 8011a7a:	6263      	str	r3, [r4, #36]	@ 0x24
 8011a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8011ab0 <std+0x5c>)
 8011a7e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011a80:	4b0c      	ldr	r3, [pc, #48]	@ (8011ab4 <std+0x60>)
 8011a82:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011a84:	4b0c      	ldr	r3, [pc, #48]	@ (8011ab8 <std+0x64>)
 8011a86:	6323      	str	r3, [r4, #48]	@ 0x30
 8011a88:	4b0c      	ldr	r3, [pc, #48]	@ (8011abc <std+0x68>)
 8011a8a:	429c      	cmp	r4, r3
 8011a8c:	d006      	beq.n	8011a9c <std+0x48>
 8011a8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011a92:	4294      	cmp	r4, r2
 8011a94:	d002      	beq.n	8011a9c <std+0x48>
 8011a96:	33d0      	adds	r3, #208	@ 0xd0
 8011a98:	429c      	cmp	r4, r3
 8011a9a:	d105      	bne.n	8011aa8 <std+0x54>
 8011a9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011aa4:	f000 ba70 	b.w	8011f88 <__retarget_lock_init_recursive>
 8011aa8:	bd10      	pop	{r4, pc}
 8011aaa:	bf00      	nop
 8011aac:	08011cc9 	.word	0x08011cc9
 8011ab0:	08011ceb 	.word	0x08011ceb
 8011ab4:	08011d23 	.word	0x08011d23
 8011ab8:	08011d47 	.word	0x08011d47
 8011abc:	200008fc 	.word	0x200008fc

08011ac0 <stdio_exit_handler>:
 8011ac0:	4a02      	ldr	r2, [pc, #8]	@ (8011acc <stdio_exit_handler+0xc>)
 8011ac2:	4903      	ldr	r1, [pc, #12]	@ (8011ad0 <stdio_exit_handler+0x10>)
 8011ac4:	4803      	ldr	r0, [pc, #12]	@ (8011ad4 <stdio_exit_handler+0x14>)
 8011ac6:	f000 b869 	b.w	8011b9c <_fwalk_sglue>
 8011aca:	bf00      	nop
 8011acc:	20000040 	.word	0x20000040
 8011ad0:	080126e9 	.word	0x080126e9
 8011ad4:	20000050 	.word	0x20000050

08011ad8 <cleanup_stdio>:
 8011ad8:	6841      	ldr	r1, [r0, #4]
 8011ada:	4b0c      	ldr	r3, [pc, #48]	@ (8011b0c <cleanup_stdio+0x34>)
 8011adc:	4299      	cmp	r1, r3
 8011ade:	b510      	push	{r4, lr}
 8011ae0:	4604      	mov	r4, r0
 8011ae2:	d001      	beq.n	8011ae8 <cleanup_stdio+0x10>
 8011ae4:	f000 fe00 	bl	80126e8 <_fflush_r>
 8011ae8:	68a1      	ldr	r1, [r4, #8]
 8011aea:	4b09      	ldr	r3, [pc, #36]	@ (8011b10 <cleanup_stdio+0x38>)
 8011aec:	4299      	cmp	r1, r3
 8011aee:	d002      	beq.n	8011af6 <cleanup_stdio+0x1e>
 8011af0:	4620      	mov	r0, r4
 8011af2:	f000 fdf9 	bl	80126e8 <_fflush_r>
 8011af6:	68e1      	ldr	r1, [r4, #12]
 8011af8:	4b06      	ldr	r3, [pc, #24]	@ (8011b14 <cleanup_stdio+0x3c>)
 8011afa:	4299      	cmp	r1, r3
 8011afc:	d004      	beq.n	8011b08 <cleanup_stdio+0x30>
 8011afe:	4620      	mov	r0, r4
 8011b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b04:	f000 bdf0 	b.w	80126e8 <_fflush_r>
 8011b08:	bd10      	pop	{r4, pc}
 8011b0a:	bf00      	nop
 8011b0c:	200008fc 	.word	0x200008fc
 8011b10:	20000964 	.word	0x20000964
 8011b14:	200009cc 	.word	0x200009cc

08011b18 <global_stdio_init.part.0>:
 8011b18:	b510      	push	{r4, lr}
 8011b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8011b48 <global_stdio_init.part.0+0x30>)
 8011b1c:	2104      	movs	r1, #4
 8011b1e:	4c0b      	ldr	r4, [pc, #44]	@ (8011b4c <global_stdio_init.part.0+0x34>)
 8011b20:	4a0b      	ldr	r2, [pc, #44]	@ (8011b50 <global_stdio_init.part.0+0x38>)
 8011b22:	4620      	mov	r0, r4
 8011b24:	601a      	str	r2, [r3, #0]
 8011b26:	2200      	movs	r2, #0
 8011b28:	f7ff ff94 	bl	8011a54 <std>
 8011b2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011b30:	2201      	movs	r2, #1
 8011b32:	2109      	movs	r1, #9
 8011b34:	f7ff ff8e 	bl	8011a54 <std>
 8011b38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011b3c:	2202      	movs	r2, #2
 8011b3e:	2112      	movs	r1, #18
 8011b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b44:	f7ff bf86 	b.w	8011a54 <std>
 8011b48:	20000a34 	.word	0x20000a34
 8011b4c:	200008fc 	.word	0x200008fc
 8011b50:	08011ac1 	.word	0x08011ac1

08011b54 <__sfp_lock_acquire>:
 8011b54:	4801      	ldr	r0, [pc, #4]	@ (8011b5c <__sfp_lock_acquire+0x8>)
 8011b56:	f000 ba18 	b.w	8011f8a <__retarget_lock_acquire_recursive>
 8011b5a:	bf00      	nop
 8011b5c:	20000a3d 	.word	0x20000a3d

08011b60 <__sfp_lock_release>:
 8011b60:	4801      	ldr	r0, [pc, #4]	@ (8011b68 <__sfp_lock_release+0x8>)
 8011b62:	f000 ba13 	b.w	8011f8c <__retarget_lock_release_recursive>
 8011b66:	bf00      	nop
 8011b68:	20000a3d 	.word	0x20000a3d

08011b6c <__sinit>:
 8011b6c:	b510      	push	{r4, lr}
 8011b6e:	4604      	mov	r4, r0
 8011b70:	f7ff fff0 	bl	8011b54 <__sfp_lock_acquire>
 8011b74:	6a23      	ldr	r3, [r4, #32]
 8011b76:	b11b      	cbz	r3, 8011b80 <__sinit+0x14>
 8011b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b7c:	f7ff bff0 	b.w	8011b60 <__sfp_lock_release>
 8011b80:	4b04      	ldr	r3, [pc, #16]	@ (8011b94 <__sinit+0x28>)
 8011b82:	6223      	str	r3, [r4, #32]
 8011b84:	4b04      	ldr	r3, [pc, #16]	@ (8011b98 <__sinit+0x2c>)
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d1f5      	bne.n	8011b78 <__sinit+0xc>
 8011b8c:	f7ff ffc4 	bl	8011b18 <global_stdio_init.part.0>
 8011b90:	e7f2      	b.n	8011b78 <__sinit+0xc>
 8011b92:	bf00      	nop
 8011b94:	08011ad9 	.word	0x08011ad9
 8011b98:	20000a34 	.word	0x20000a34

08011b9c <_fwalk_sglue>:
 8011b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ba0:	4607      	mov	r7, r0
 8011ba2:	4688      	mov	r8, r1
 8011ba4:	4614      	mov	r4, r2
 8011ba6:	2600      	movs	r6, #0
 8011ba8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011bac:	f1b9 0901 	subs.w	r9, r9, #1
 8011bb0:	d505      	bpl.n	8011bbe <_fwalk_sglue+0x22>
 8011bb2:	6824      	ldr	r4, [r4, #0]
 8011bb4:	2c00      	cmp	r4, #0
 8011bb6:	d1f7      	bne.n	8011ba8 <_fwalk_sglue+0xc>
 8011bb8:	4630      	mov	r0, r6
 8011bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bbe:	89ab      	ldrh	r3, [r5, #12]
 8011bc0:	2b01      	cmp	r3, #1
 8011bc2:	d907      	bls.n	8011bd4 <_fwalk_sglue+0x38>
 8011bc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011bc8:	3301      	adds	r3, #1
 8011bca:	d003      	beq.n	8011bd4 <_fwalk_sglue+0x38>
 8011bcc:	4629      	mov	r1, r5
 8011bce:	4638      	mov	r0, r7
 8011bd0:	47c0      	blx	r8
 8011bd2:	4306      	orrs	r6, r0
 8011bd4:	3568      	adds	r5, #104	@ 0x68
 8011bd6:	e7e9      	b.n	8011bac <_fwalk_sglue+0x10>

08011bd8 <iprintf>:
 8011bd8:	b40f      	push	{r0, r1, r2, r3}
 8011bda:	b507      	push	{r0, r1, r2, lr}
 8011bdc:	4906      	ldr	r1, [pc, #24]	@ (8011bf8 <iprintf+0x20>)
 8011bde:	ab04      	add	r3, sp, #16
 8011be0:	6808      	ldr	r0, [r1, #0]
 8011be2:	f853 2b04 	ldr.w	r2, [r3], #4
 8011be6:	6881      	ldr	r1, [r0, #8]
 8011be8:	9301      	str	r3, [sp, #4]
 8011bea:	f000 fa51 	bl	8012090 <_vfiprintf_r>
 8011bee:	b003      	add	sp, #12
 8011bf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8011bf4:	b004      	add	sp, #16
 8011bf6:	4770      	bx	lr
 8011bf8:	2000004c 	.word	0x2000004c

08011bfc <putchar>:
 8011bfc:	4b02      	ldr	r3, [pc, #8]	@ (8011c08 <putchar+0xc>)
 8011bfe:	4601      	mov	r1, r0
 8011c00:	6818      	ldr	r0, [r3, #0]
 8011c02:	6882      	ldr	r2, [r0, #8]
 8011c04:	f000 bdf9 	b.w	80127fa <_putc_r>
 8011c08:	2000004c 	.word	0x2000004c

08011c0c <_puts_r>:
 8011c0c:	6a03      	ldr	r3, [r0, #32]
 8011c0e:	b570      	push	{r4, r5, r6, lr}
 8011c10:	4605      	mov	r5, r0
 8011c12:	460e      	mov	r6, r1
 8011c14:	6884      	ldr	r4, [r0, #8]
 8011c16:	b90b      	cbnz	r3, 8011c1c <_puts_r+0x10>
 8011c18:	f7ff ffa8 	bl	8011b6c <__sinit>
 8011c1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011c1e:	07db      	lsls	r3, r3, #31
 8011c20:	d405      	bmi.n	8011c2e <_puts_r+0x22>
 8011c22:	89a3      	ldrh	r3, [r4, #12]
 8011c24:	0598      	lsls	r0, r3, #22
 8011c26:	d402      	bmi.n	8011c2e <_puts_r+0x22>
 8011c28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c2a:	f000 f9ae 	bl	8011f8a <__retarget_lock_acquire_recursive>
 8011c2e:	89a3      	ldrh	r3, [r4, #12]
 8011c30:	0719      	lsls	r1, r3, #28
 8011c32:	d502      	bpl.n	8011c3a <_puts_r+0x2e>
 8011c34:	6923      	ldr	r3, [r4, #16]
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d135      	bne.n	8011ca6 <_puts_r+0x9a>
 8011c3a:	4621      	mov	r1, r4
 8011c3c:	4628      	mov	r0, r5
 8011c3e:	f000 f8c5 	bl	8011dcc <__swsetup_r>
 8011c42:	b380      	cbz	r0, 8011ca6 <_puts_r+0x9a>
 8011c44:	f04f 35ff 	mov.w	r5, #4294967295
 8011c48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011c4a:	07da      	lsls	r2, r3, #31
 8011c4c:	d405      	bmi.n	8011c5a <_puts_r+0x4e>
 8011c4e:	89a3      	ldrh	r3, [r4, #12]
 8011c50:	059b      	lsls	r3, r3, #22
 8011c52:	d402      	bmi.n	8011c5a <_puts_r+0x4e>
 8011c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c56:	f000 f999 	bl	8011f8c <__retarget_lock_release_recursive>
 8011c5a:	4628      	mov	r0, r5
 8011c5c:	bd70      	pop	{r4, r5, r6, pc}
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	da04      	bge.n	8011c6c <_puts_r+0x60>
 8011c62:	69a2      	ldr	r2, [r4, #24]
 8011c64:	429a      	cmp	r2, r3
 8011c66:	dc17      	bgt.n	8011c98 <_puts_r+0x8c>
 8011c68:	290a      	cmp	r1, #10
 8011c6a:	d015      	beq.n	8011c98 <_puts_r+0x8c>
 8011c6c:	6823      	ldr	r3, [r4, #0]
 8011c6e:	1c5a      	adds	r2, r3, #1
 8011c70:	6022      	str	r2, [r4, #0]
 8011c72:	7019      	strb	r1, [r3, #0]
 8011c74:	68a3      	ldr	r3, [r4, #8]
 8011c76:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011c7a:	3b01      	subs	r3, #1
 8011c7c:	60a3      	str	r3, [r4, #8]
 8011c7e:	2900      	cmp	r1, #0
 8011c80:	d1ed      	bne.n	8011c5e <_puts_r+0x52>
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	da11      	bge.n	8011caa <_puts_r+0x9e>
 8011c86:	4622      	mov	r2, r4
 8011c88:	210a      	movs	r1, #10
 8011c8a:	4628      	mov	r0, r5
 8011c8c:	f000 f85f 	bl	8011d4e <__swbuf_r>
 8011c90:	3001      	adds	r0, #1
 8011c92:	d0d7      	beq.n	8011c44 <_puts_r+0x38>
 8011c94:	250a      	movs	r5, #10
 8011c96:	e7d7      	b.n	8011c48 <_puts_r+0x3c>
 8011c98:	4622      	mov	r2, r4
 8011c9a:	4628      	mov	r0, r5
 8011c9c:	f000 f857 	bl	8011d4e <__swbuf_r>
 8011ca0:	3001      	adds	r0, #1
 8011ca2:	d1e7      	bne.n	8011c74 <_puts_r+0x68>
 8011ca4:	e7ce      	b.n	8011c44 <_puts_r+0x38>
 8011ca6:	3e01      	subs	r6, #1
 8011ca8:	e7e4      	b.n	8011c74 <_puts_r+0x68>
 8011caa:	6823      	ldr	r3, [r4, #0]
 8011cac:	1c5a      	adds	r2, r3, #1
 8011cae:	6022      	str	r2, [r4, #0]
 8011cb0:	220a      	movs	r2, #10
 8011cb2:	701a      	strb	r2, [r3, #0]
 8011cb4:	e7ee      	b.n	8011c94 <_puts_r+0x88>
	...

08011cb8 <puts>:
 8011cb8:	4b02      	ldr	r3, [pc, #8]	@ (8011cc4 <puts+0xc>)
 8011cba:	4601      	mov	r1, r0
 8011cbc:	6818      	ldr	r0, [r3, #0]
 8011cbe:	f7ff bfa5 	b.w	8011c0c <_puts_r>
 8011cc2:	bf00      	nop
 8011cc4:	2000004c 	.word	0x2000004c

08011cc8 <__sread>:
 8011cc8:	b510      	push	{r4, lr}
 8011cca:	460c      	mov	r4, r1
 8011ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011cd0:	f000 f8fc 	bl	8011ecc <_read_r>
 8011cd4:	2800      	cmp	r0, #0
 8011cd6:	bfab      	itete	ge
 8011cd8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011cda:	89a3      	ldrhlt	r3, [r4, #12]
 8011cdc:	181b      	addge	r3, r3, r0
 8011cde:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011ce2:	bfac      	ite	ge
 8011ce4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011ce6:	81a3      	strhlt	r3, [r4, #12]
 8011ce8:	bd10      	pop	{r4, pc}

08011cea <__swrite>:
 8011cea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cee:	461f      	mov	r7, r3
 8011cf0:	898b      	ldrh	r3, [r1, #12]
 8011cf2:	4605      	mov	r5, r0
 8011cf4:	460c      	mov	r4, r1
 8011cf6:	05db      	lsls	r3, r3, #23
 8011cf8:	4616      	mov	r6, r2
 8011cfa:	d505      	bpl.n	8011d08 <__swrite+0x1e>
 8011cfc:	2302      	movs	r3, #2
 8011cfe:	2200      	movs	r2, #0
 8011d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d04:	f000 f8d0 	bl	8011ea8 <_lseek_r>
 8011d08:	89a3      	ldrh	r3, [r4, #12]
 8011d0a:	4632      	mov	r2, r6
 8011d0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011d10:	4628      	mov	r0, r5
 8011d12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011d16:	81a3      	strh	r3, [r4, #12]
 8011d18:	463b      	mov	r3, r7
 8011d1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d1e:	f000 b8f7 	b.w	8011f10 <_write_r>

08011d22 <__sseek>:
 8011d22:	b510      	push	{r4, lr}
 8011d24:	460c      	mov	r4, r1
 8011d26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d2a:	f000 f8bd 	bl	8011ea8 <_lseek_r>
 8011d2e:	1c43      	adds	r3, r0, #1
 8011d30:	89a3      	ldrh	r3, [r4, #12]
 8011d32:	bf15      	itete	ne
 8011d34:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011d36:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011d3a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011d3e:	81a3      	strheq	r3, [r4, #12]
 8011d40:	bf18      	it	ne
 8011d42:	81a3      	strhne	r3, [r4, #12]
 8011d44:	bd10      	pop	{r4, pc}

08011d46 <__sclose>:
 8011d46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d4a:	f000 b89d 	b.w	8011e88 <_close_r>

08011d4e <__swbuf_r>:
 8011d4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d50:	460e      	mov	r6, r1
 8011d52:	4614      	mov	r4, r2
 8011d54:	4605      	mov	r5, r0
 8011d56:	b118      	cbz	r0, 8011d60 <__swbuf_r+0x12>
 8011d58:	6a03      	ldr	r3, [r0, #32]
 8011d5a:	b90b      	cbnz	r3, 8011d60 <__swbuf_r+0x12>
 8011d5c:	f7ff ff06 	bl	8011b6c <__sinit>
 8011d60:	69a3      	ldr	r3, [r4, #24]
 8011d62:	60a3      	str	r3, [r4, #8]
 8011d64:	89a3      	ldrh	r3, [r4, #12]
 8011d66:	071a      	lsls	r2, r3, #28
 8011d68:	d501      	bpl.n	8011d6e <__swbuf_r+0x20>
 8011d6a:	6923      	ldr	r3, [r4, #16]
 8011d6c:	b943      	cbnz	r3, 8011d80 <__swbuf_r+0x32>
 8011d6e:	4621      	mov	r1, r4
 8011d70:	4628      	mov	r0, r5
 8011d72:	f000 f82b 	bl	8011dcc <__swsetup_r>
 8011d76:	b118      	cbz	r0, 8011d80 <__swbuf_r+0x32>
 8011d78:	f04f 37ff 	mov.w	r7, #4294967295
 8011d7c:	4638      	mov	r0, r7
 8011d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d80:	6823      	ldr	r3, [r4, #0]
 8011d82:	b2f6      	uxtb	r6, r6
 8011d84:	6922      	ldr	r2, [r4, #16]
 8011d86:	4637      	mov	r7, r6
 8011d88:	1a98      	subs	r0, r3, r2
 8011d8a:	6963      	ldr	r3, [r4, #20]
 8011d8c:	4283      	cmp	r3, r0
 8011d8e:	dc05      	bgt.n	8011d9c <__swbuf_r+0x4e>
 8011d90:	4621      	mov	r1, r4
 8011d92:	4628      	mov	r0, r5
 8011d94:	f000 fca8 	bl	80126e8 <_fflush_r>
 8011d98:	2800      	cmp	r0, #0
 8011d9a:	d1ed      	bne.n	8011d78 <__swbuf_r+0x2a>
 8011d9c:	68a3      	ldr	r3, [r4, #8]
 8011d9e:	3b01      	subs	r3, #1
 8011da0:	60a3      	str	r3, [r4, #8]
 8011da2:	6823      	ldr	r3, [r4, #0]
 8011da4:	1c5a      	adds	r2, r3, #1
 8011da6:	6022      	str	r2, [r4, #0]
 8011da8:	701e      	strb	r6, [r3, #0]
 8011daa:	1c43      	adds	r3, r0, #1
 8011dac:	6962      	ldr	r2, [r4, #20]
 8011dae:	429a      	cmp	r2, r3
 8011db0:	d004      	beq.n	8011dbc <__swbuf_r+0x6e>
 8011db2:	89a3      	ldrh	r3, [r4, #12]
 8011db4:	07db      	lsls	r3, r3, #31
 8011db6:	d5e1      	bpl.n	8011d7c <__swbuf_r+0x2e>
 8011db8:	2e0a      	cmp	r6, #10
 8011dba:	d1df      	bne.n	8011d7c <__swbuf_r+0x2e>
 8011dbc:	4621      	mov	r1, r4
 8011dbe:	4628      	mov	r0, r5
 8011dc0:	f000 fc92 	bl	80126e8 <_fflush_r>
 8011dc4:	2800      	cmp	r0, #0
 8011dc6:	d0d9      	beq.n	8011d7c <__swbuf_r+0x2e>
 8011dc8:	e7d6      	b.n	8011d78 <__swbuf_r+0x2a>
	...

08011dcc <__swsetup_r>:
 8011dcc:	b538      	push	{r3, r4, r5, lr}
 8011dce:	4b29      	ldr	r3, [pc, #164]	@ (8011e74 <__swsetup_r+0xa8>)
 8011dd0:	4605      	mov	r5, r0
 8011dd2:	460c      	mov	r4, r1
 8011dd4:	6818      	ldr	r0, [r3, #0]
 8011dd6:	b118      	cbz	r0, 8011de0 <__swsetup_r+0x14>
 8011dd8:	6a03      	ldr	r3, [r0, #32]
 8011dda:	b90b      	cbnz	r3, 8011de0 <__swsetup_r+0x14>
 8011ddc:	f7ff fec6 	bl	8011b6c <__sinit>
 8011de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011de4:	0719      	lsls	r1, r3, #28
 8011de6:	d422      	bmi.n	8011e2e <__swsetup_r+0x62>
 8011de8:	06da      	lsls	r2, r3, #27
 8011dea:	d407      	bmi.n	8011dfc <__swsetup_r+0x30>
 8011dec:	2209      	movs	r2, #9
 8011dee:	602a      	str	r2, [r5, #0]
 8011df0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011df4:	f04f 30ff 	mov.w	r0, #4294967295
 8011df8:	81a3      	strh	r3, [r4, #12]
 8011dfa:	e033      	b.n	8011e64 <__swsetup_r+0x98>
 8011dfc:	0758      	lsls	r0, r3, #29
 8011dfe:	d512      	bpl.n	8011e26 <__swsetup_r+0x5a>
 8011e00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011e02:	b141      	cbz	r1, 8011e16 <__swsetup_r+0x4a>
 8011e04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011e08:	4299      	cmp	r1, r3
 8011e0a:	d002      	beq.n	8011e12 <__swsetup_r+0x46>
 8011e0c:	4628      	mov	r0, r5
 8011e0e:	f000 f8cb 	bl	8011fa8 <_free_r>
 8011e12:	2300      	movs	r3, #0
 8011e14:	6363      	str	r3, [r4, #52]	@ 0x34
 8011e16:	89a3      	ldrh	r3, [r4, #12]
 8011e18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011e1c:	81a3      	strh	r3, [r4, #12]
 8011e1e:	2300      	movs	r3, #0
 8011e20:	6063      	str	r3, [r4, #4]
 8011e22:	6923      	ldr	r3, [r4, #16]
 8011e24:	6023      	str	r3, [r4, #0]
 8011e26:	89a3      	ldrh	r3, [r4, #12]
 8011e28:	f043 0308 	orr.w	r3, r3, #8
 8011e2c:	81a3      	strh	r3, [r4, #12]
 8011e2e:	6923      	ldr	r3, [r4, #16]
 8011e30:	b94b      	cbnz	r3, 8011e46 <__swsetup_r+0x7a>
 8011e32:	89a3      	ldrh	r3, [r4, #12]
 8011e34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011e3c:	d003      	beq.n	8011e46 <__swsetup_r+0x7a>
 8011e3e:	4621      	mov	r1, r4
 8011e40:	4628      	mov	r0, r5
 8011e42:	f000 fc9e 	bl	8012782 <__smakebuf_r>
 8011e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e4a:	f013 0201 	ands.w	r2, r3, #1
 8011e4e:	d00a      	beq.n	8011e66 <__swsetup_r+0x9a>
 8011e50:	2200      	movs	r2, #0
 8011e52:	60a2      	str	r2, [r4, #8]
 8011e54:	6962      	ldr	r2, [r4, #20]
 8011e56:	4252      	negs	r2, r2
 8011e58:	61a2      	str	r2, [r4, #24]
 8011e5a:	6922      	ldr	r2, [r4, #16]
 8011e5c:	b942      	cbnz	r2, 8011e70 <__swsetup_r+0xa4>
 8011e5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011e62:	d1c5      	bne.n	8011df0 <__swsetup_r+0x24>
 8011e64:	bd38      	pop	{r3, r4, r5, pc}
 8011e66:	0799      	lsls	r1, r3, #30
 8011e68:	bf58      	it	pl
 8011e6a:	6962      	ldrpl	r2, [r4, #20]
 8011e6c:	60a2      	str	r2, [r4, #8]
 8011e6e:	e7f4      	b.n	8011e5a <__swsetup_r+0x8e>
 8011e70:	2000      	movs	r0, #0
 8011e72:	e7f7      	b.n	8011e64 <__swsetup_r+0x98>
 8011e74:	2000004c 	.word	0x2000004c

08011e78 <memset>:
 8011e78:	4402      	add	r2, r0
 8011e7a:	4603      	mov	r3, r0
 8011e7c:	4293      	cmp	r3, r2
 8011e7e:	d100      	bne.n	8011e82 <memset+0xa>
 8011e80:	4770      	bx	lr
 8011e82:	f803 1b01 	strb.w	r1, [r3], #1
 8011e86:	e7f9      	b.n	8011e7c <memset+0x4>

08011e88 <_close_r>:
 8011e88:	b538      	push	{r3, r4, r5, lr}
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	4d05      	ldr	r5, [pc, #20]	@ (8011ea4 <_close_r+0x1c>)
 8011e8e:	4604      	mov	r4, r0
 8011e90:	4608      	mov	r0, r1
 8011e92:	602b      	str	r3, [r5, #0]
 8011e94:	f7ef fa15 	bl	80012c2 <_close>
 8011e98:	1c43      	adds	r3, r0, #1
 8011e9a:	d102      	bne.n	8011ea2 <_close_r+0x1a>
 8011e9c:	682b      	ldr	r3, [r5, #0]
 8011e9e:	b103      	cbz	r3, 8011ea2 <_close_r+0x1a>
 8011ea0:	6023      	str	r3, [r4, #0]
 8011ea2:	bd38      	pop	{r3, r4, r5, pc}
 8011ea4:	20000a38 	.word	0x20000a38

08011ea8 <_lseek_r>:
 8011ea8:	b538      	push	{r3, r4, r5, lr}
 8011eaa:	4604      	mov	r4, r0
 8011eac:	4d06      	ldr	r5, [pc, #24]	@ (8011ec8 <_lseek_r+0x20>)
 8011eae:	4608      	mov	r0, r1
 8011eb0:	4611      	mov	r1, r2
 8011eb2:	2200      	movs	r2, #0
 8011eb4:	602a      	str	r2, [r5, #0]
 8011eb6:	461a      	mov	r2, r3
 8011eb8:	f7ef fa2a 	bl	8001310 <_lseek>
 8011ebc:	1c43      	adds	r3, r0, #1
 8011ebe:	d102      	bne.n	8011ec6 <_lseek_r+0x1e>
 8011ec0:	682b      	ldr	r3, [r5, #0]
 8011ec2:	b103      	cbz	r3, 8011ec6 <_lseek_r+0x1e>
 8011ec4:	6023      	str	r3, [r4, #0]
 8011ec6:	bd38      	pop	{r3, r4, r5, pc}
 8011ec8:	20000a38 	.word	0x20000a38

08011ecc <_read_r>:
 8011ecc:	b538      	push	{r3, r4, r5, lr}
 8011ece:	4604      	mov	r4, r0
 8011ed0:	4d06      	ldr	r5, [pc, #24]	@ (8011eec <_read_r+0x20>)
 8011ed2:	4608      	mov	r0, r1
 8011ed4:	4611      	mov	r1, r2
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	602a      	str	r2, [r5, #0]
 8011eda:	461a      	mov	r2, r3
 8011edc:	f7ef f9b8 	bl	8001250 <_read>
 8011ee0:	1c43      	adds	r3, r0, #1
 8011ee2:	d102      	bne.n	8011eea <_read_r+0x1e>
 8011ee4:	682b      	ldr	r3, [r5, #0]
 8011ee6:	b103      	cbz	r3, 8011eea <_read_r+0x1e>
 8011ee8:	6023      	str	r3, [r4, #0]
 8011eea:	bd38      	pop	{r3, r4, r5, pc}
 8011eec:	20000a38 	.word	0x20000a38

08011ef0 <_sbrk_r>:
 8011ef0:	b538      	push	{r3, r4, r5, lr}
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	4d05      	ldr	r5, [pc, #20]	@ (8011f0c <_sbrk_r+0x1c>)
 8011ef6:	4604      	mov	r4, r0
 8011ef8:	4608      	mov	r0, r1
 8011efa:	602b      	str	r3, [r5, #0]
 8011efc:	f7ef fa16 	bl	800132c <_sbrk>
 8011f00:	1c43      	adds	r3, r0, #1
 8011f02:	d102      	bne.n	8011f0a <_sbrk_r+0x1a>
 8011f04:	682b      	ldr	r3, [r5, #0]
 8011f06:	b103      	cbz	r3, 8011f0a <_sbrk_r+0x1a>
 8011f08:	6023      	str	r3, [r4, #0]
 8011f0a:	bd38      	pop	{r3, r4, r5, pc}
 8011f0c:	20000a38 	.word	0x20000a38

08011f10 <_write_r>:
 8011f10:	b538      	push	{r3, r4, r5, lr}
 8011f12:	4604      	mov	r4, r0
 8011f14:	4d06      	ldr	r5, [pc, #24]	@ (8011f30 <_write_r+0x20>)
 8011f16:	4608      	mov	r0, r1
 8011f18:	4611      	mov	r1, r2
 8011f1a:	2200      	movs	r2, #0
 8011f1c:	602a      	str	r2, [r5, #0]
 8011f1e:	461a      	mov	r2, r3
 8011f20:	f7ef f9b3 	bl	800128a <_write>
 8011f24:	1c43      	adds	r3, r0, #1
 8011f26:	d102      	bne.n	8011f2e <_write_r+0x1e>
 8011f28:	682b      	ldr	r3, [r5, #0]
 8011f2a:	b103      	cbz	r3, 8011f2e <_write_r+0x1e>
 8011f2c:	6023      	str	r3, [r4, #0]
 8011f2e:	bd38      	pop	{r3, r4, r5, pc}
 8011f30:	20000a38 	.word	0x20000a38

08011f34 <__errno>:
 8011f34:	4b01      	ldr	r3, [pc, #4]	@ (8011f3c <__errno+0x8>)
 8011f36:	6818      	ldr	r0, [r3, #0]
 8011f38:	4770      	bx	lr
 8011f3a:	bf00      	nop
 8011f3c:	2000004c 	.word	0x2000004c

08011f40 <__libc_init_array>:
 8011f40:	b570      	push	{r4, r5, r6, lr}
 8011f42:	4d0d      	ldr	r5, [pc, #52]	@ (8011f78 <__libc_init_array+0x38>)
 8011f44:	2600      	movs	r6, #0
 8011f46:	4c0d      	ldr	r4, [pc, #52]	@ (8011f7c <__libc_init_array+0x3c>)
 8011f48:	1b64      	subs	r4, r4, r5
 8011f4a:	10a4      	asrs	r4, r4, #2
 8011f4c:	42a6      	cmp	r6, r4
 8011f4e:	d109      	bne.n	8011f64 <__libc_init_array+0x24>
 8011f50:	4d0b      	ldr	r5, [pc, #44]	@ (8011f80 <__libc_init_array+0x40>)
 8011f52:	2600      	movs	r6, #0
 8011f54:	4c0b      	ldr	r4, [pc, #44]	@ (8011f84 <__libc_init_array+0x44>)
 8011f56:	f000 fcb5 	bl	80128c4 <_init>
 8011f5a:	1b64      	subs	r4, r4, r5
 8011f5c:	10a4      	asrs	r4, r4, #2
 8011f5e:	42a6      	cmp	r6, r4
 8011f60:	d105      	bne.n	8011f6e <__libc_init_array+0x2e>
 8011f62:	bd70      	pop	{r4, r5, r6, pc}
 8011f64:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f68:	3601      	adds	r6, #1
 8011f6a:	4798      	blx	r3
 8011f6c:	e7ee      	b.n	8011f4c <__libc_init_array+0xc>
 8011f6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f72:	3601      	adds	r6, #1
 8011f74:	4798      	blx	r3
 8011f76:	e7f2      	b.n	8011f5e <__libc_init_array+0x1e>
 8011f78:	080132fc 	.word	0x080132fc
 8011f7c:	080132fc 	.word	0x080132fc
 8011f80:	080132fc 	.word	0x080132fc
 8011f84:	08013300 	.word	0x08013300

08011f88 <__retarget_lock_init_recursive>:
 8011f88:	4770      	bx	lr

08011f8a <__retarget_lock_acquire_recursive>:
 8011f8a:	4770      	bx	lr

08011f8c <__retarget_lock_release_recursive>:
 8011f8c:	4770      	bx	lr

08011f8e <memcpy>:
 8011f8e:	440a      	add	r2, r1
 8011f90:	1e43      	subs	r3, r0, #1
 8011f92:	4291      	cmp	r1, r2
 8011f94:	d100      	bne.n	8011f98 <memcpy+0xa>
 8011f96:	4770      	bx	lr
 8011f98:	b510      	push	{r4, lr}
 8011f9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f9e:	4291      	cmp	r1, r2
 8011fa0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011fa4:	d1f9      	bne.n	8011f9a <memcpy+0xc>
 8011fa6:	bd10      	pop	{r4, pc}

08011fa8 <_free_r>:
 8011fa8:	b538      	push	{r3, r4, r5, lr}
 8011faa:	4605      	mov	r5, r0
 8011fac:	2900      	cmp	r1, #0
 8011fae:	d041      	beq.n	8012034 <_free_r+0x8c>
 8011fb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011fb4:	1f0c      	subs	r4, r1, #4
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	bfb8      	it	lt
 8011fba:	18e4      	addlt	r4, r4, r3
 8011fbc:	f7ff fd3e 	bl	8011a3c <__malloc_lock>
 8011fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8012038 <_free_r+0x90>)
 8011fc2:	6813      	ldr	r3, [r2, #0]
 8011fc4:	b933      	cbnz	r3, 8011fd4 <_free_r+0x2c>
 8011fc6:	6063      	str	r3, [r4, #4]
 8011fc8:	6014      	str	r4, [r2, #0]
 8011fca:	4628      	mov	r0, r5
 8011fcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011fd0:	f7ff bd3a 	b.w	8011a48 <__malloc_unlock>
 8011fd4:	42a3      	cmp	r3, r4
 8011fd6:	d908      	bls.n	8011fea <_free_r+0x42>
 8011fd8:	6820      	ldr	r0, [r4, #0]
 8011fda:	1821      	adds	r1, r4, r0
 8011fdc:	428b      	cmp	r3, r1
 8011fde:	bf01      	itttt	eq
 8011fe0:	6819      	ldreq	r1, [r3, #0]
 8011fe2:	685b      	ldreq	r3, [r3, #4]
 8011fe4:	1809      	addeq	r1, r1, r0
 8011fe6:	6021      	streq	r1, [r4, #0]
 8011fe8:	e7ed      	b.n	8011fc6 <_free_r+0x1e>
 8011fea:	461a      	mov	r2, r3
 8011fec:	685b      	ldr	r3, [r3, #4]
 8011fee:	b10b      	cbz	r3, 8011ff4 <_free_r+0x4c>
 8011ff0:	42a3      	cmp	r3, r4
 8011ff2:	d9fa      	bls.n	8011fea <_free_r+0x42>
 8011ff4:	6811      	ldr	r1, [r2, #0]
 8011ff6:	1850      	adds	r0, r2, r1
 8011ff8:	42a0      	cmp	r0, r4
 8011ffa:	d10b      	bne.n	8012014 <_free_r+0x6c>
 8011ffc:	6820      	ldr	r0, [r4, #0]
 8011ffe:	4401      	add	r1, r0
 8012000:	1850      	adds	r0, r2, r1
 8012002:	6011      	str	r1, [r2, #0]
 8012004:	4283      	cmp	r3, r0
 8012006:	d1e0      	bne.n	8011fca <_free_r+0x22>
 8012008:	6818      	ldr	r0, [r3, #0]
 801200a:	685b      	ldr	r3, [r3, #4]
 801200c:	4408      	add	r0, r1
 801200e:	6053      	str	r3, [r2, #4]
 8012010:	6010      	str	r0, [r2, #0]
 8012012:	e7da      	b.n	8011fca <_free_r+0x22>
 8012014:	d902      	bls.n	801201c <_free_r+0x74>
 8012016:	230c      	movs	r3, #12
 8012018:	602b      	str	r3, [r5, #0]
 801201a:	e7d6      	b.n	8011fca <_free_r+0x22>
 801201c:	6820      	ldr	r0, [r4, #0]
 801201e:	1821      	adds	r1, r4, r0
 8012020:	428b      	cmp	r3, r1
 8012022:	bf02      	ittt	eq
 8012024:	6819      	ldreq	r1, [r3, #0]
 8012026:	685b      	ldreq	r3, [r3, #4]
 8012028:	1809      	addeq	r1, r1, r0
 801202a:	6063      	str	r3, [r4, #4]
 801202c:	bf08      	it	eq
 801202e:	6021      	streq	r1, [r4, #0]
 8012030:	6054      	str	r4, [r2, #4]
 8012032:	e7ca      	b.n	8011fca <_free_r+0x22>
 8012034:	bd38      	pop	{r3, r4, r5, pc}
 8012036:	bf00      	nop
 8012038:	200008f8 	.word	0x200008f8

0801203c <__sfputc_r>:
 801203c:	6893      	ldr	r3, [r2, #8]
 801203e:	3b01      	subs	r3, #1
 8012040:	2b00      	cmp	r3, #0
 8012042:	b410      	push	{r4}
 8012044:	6093      	str	r3, [r2, #8]
 8012046:	da08      	bge.n	801205a <__sfputc_r+0x1e>
 8012048:	6994      	ldr	r4, [r2, #24]
 801204a:	42a3      	cmp	r3, r4
 801204c:	db01      	blt.n	8012052 <__sfputc_r+0x16>
 801204e:	290a      	cmp	r1, #10
 8012050:	d103      	bne.n	801205a <__sfputc_r+0x1e>
 8012052:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012056:	f7ff be7a 	b.w	8011d4e <__swbuf_r>
 801205a:	6813      	ldr	r3, [r2, #0]
 801205c:	1c58      	adds	r0, r3, #1
 801205e:	6010      	str	r0, [r2, #0]
 8012060:	4608      	mov	r0, r1
 8012062:	7019      	strb	r1, [r3, #0]
 8012064:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012068:	4770      	bx	lr

0801206a <__sfputs_r>:
 801206a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801206c:	4606      	mov	r6, r0
 801206e:	460f      	mov	r7, r1
 8012070:	4614      	mov	r4, r2
 8012072:	18d5      	adds	r5, r2, r3
 8012074:	42ac      	cmp	r4, r5
 8012076:	d101      	bne.n	801207c <__sfputs_r+0x12>
 8012078:	2000      	movs	r0, #0
 801207a:	e007      	b.n	801208c <__sfputs_r+0x22>
 801207c:	463a      	mov	r2, r7
 801207e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012082:	4630      	mov	r0, r6
 8012084:	f7ff ffda 	bl	801203c <__sfputc_r>
 8012088:	1c43      	adds	r3, r0, #1
 801208a:	d1f3      	bne.n	8012074 <__sfputs_r+0xa>
 801208c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012090 <_vfiprintf_r>:
 8012090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012094:	460d      	mov	r5, r1
 8012096:	b09d      	sub	sp, #116	@ 0x74
 8012098:	4614      	mov	r4, r2
 801209a:	4698      	mov	r8, r3
 801209c:	4606      	mov	r6, r0
 801209e:	b118      	cbz	r0, 80120a8 <_vfiprintf_r+0x18>
 80120a0:	6a03      	ldr	r3, [r0, #32]
 80120a2:	b90b      	cbnz	r3, 80120a8 <_vfiprintf_r+0x18>
 80120a4:	f7ff fd62 	bl	8011b6c <__sinit>
 80120a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120aa:	07d9      	lsls	r1, r3, #31
 80120ac:	d405      	bmi.n	80120ba <_vfiprintf_r+0x2a>
 80120ae:	89ab      	ldrh	r3, [r5, #12]
 80120b0:	059a      	lsls	r2, r3, #22
 80120b2:	d402      	bmi.n	80120ba <_vfiprintf_r+0x2a>
 80120b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120b6:	f7ff ff68 	bl	8011f8a <__retarget_lock_acquire_recursive>
 80120ba:	89ab      	ldrh	r3, [r5, #12]
 80120bc:	071b      	lsls	r3, r3, #28
 80120be:	d501      	bpl.n	80120c4 <_vfiprintf_r+0x34>
 80120c0:	692b      	ldr	r3, [r5, #16]
 80120c2:	b99b      	cbnz	r3, 80120ec <_vfiprintf_r+0x5c>
 80120c4:	4629      	mov	r1, r5
 80120c6:	4630      	mov	r0, r6
 80120c8:	f7ff fe80 	bl	8011dcc <__swsetup_r>
 80120cc:	b170      	cbz	r0, 80120ec <_vfiprintf_r+0x5c>
 80120ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120d0:	07dc      	lsls	r4, r3, #31
 80120d2:	d504      	bpl.n	80120de <_vfiprintf_r+0x4e>
 80120d4:	f04f 30ff 	mov.w	r0, #4294967295
 80120d8:	b01d      	add	sp, #116	@ 0x74
 80120da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120de:	89ab      	ldrh	r3, [r5, #12]
 80120e0:	0598      	lsls	r0, r3, #22
 80120e2:	d4f7      	bmi.n	80120d4 <_vfiprintf_r+0x44>
 80120e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120e6:	f7ff ff51 	bl	8011f8c <__retarget_lock_release_recursive>
 80120ea:	e7f3      	b.n	80120d4 <_vfiprintf_r+0x44>
 80120ec:	2300      	movs	r3, #0
 80120ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80120f2:	f04f 0901 	mov.w	r9, #1
 80120f6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 80122ac <_vfiprintf_r+0x21c>
 80120fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80120fc:	2320      	movs	r3, #32
 80120fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012102:	2330      	movs	r3, #48	@ 0x30
 8012104:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012108:	4623      	mov	r3, r4
 801210a:	469a      	mov	sl, r3
 801210c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012110:	b10a      	cbz	r2, 8012116 <_vfiprintf_r+0x86>
 8012112:	2a25      	cmp	r2, #37	@ 0x25
 8012114:	d1f9      	bne.n	801210a <_vfiprintf_r+0x7a>
 8012116:	ebba 0b04 	subs.w	fp, sl, r4
 801211a:	d00b      	beq.n	8012134 <_vfiprintf_r+0xa4>
 801211c:	465b      	mov	r3, fp
 801211e:	4622      	mov	r2, r4
 8012120:	4629      	mov	r1, r5
 8012122:	4630      	mov	r0, r6
 8012124:	f7ff ffa1 	bl	801206a <__sfputs_r>
 8012128:	3001      	adds	r0, #1
 801212a:	f000 80a7 	beq.w	801227c <_vfiprintf_r+0x1ec>
 801212e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012130:	445a      	add	r2, fp
 8012132:	9209      	str	r2, [sp, #36]	@ 0x24
 8012134:	f89a 3000 	ldrb.w	r3, [sl]
 8012138:	2b00      	cmp	r3, #0
 801213a:	f000 809f 	beq.w	801227c <_vfiprintf_r+0x1ec>
 801213e:	2300      	movs	r3, #0
 8012140:	f04f 32ff 	mov.w	r2, #4294967295
 8012144:	f10a 0a01 	add.w	sl, sl, #1
 8012148:	9304      	str	r3, [sp, #16]
 801214a:	9307      	str	r3, [sp, #28]
 801214c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012150:	931a      	str	r3, [sp, #104]	@ 0x68
 8012152:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012156:	4654      	mov	r4, sl
 8012158:	2205      	movs	r2, #5
 801215a:	4854      	ldr	r0, [pc, #336]	@ (80122ac <_vfiprintf_r+0x21c>)
 801215c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012160:	f000 fba2 	bl	80128a8 <memchr>
 8012164:	9a04      	ldr	r2, [sp, #16]
 8012166:	b9d8      	cbnz	r0, 80121a0 <_vfiprintf_r+0x110>
 8012168:	06d1      	lsls	r1, r2, #27
 801216a:	bf44      	itt	mi
 801216c:	2320      	movmi	r3, #32
 801216e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012172:	0713      	lsls	r3, r2, #28
 8012174:	bf44      	itt	mi
 8012176:	232b      	movmi	r3, #43	@ 0x2b
 8012178:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801217c:	f89a 3000 	ldrb.w	r3, [sl]
 8012180:	2b2a      	cmp	r3, #42	@ 0x2a
 8012182:	d015      	beq.n	80121b0 <_vfiprintf_r+0x120>
 8012184:	9a07      	ldr	r2, [sp, #28]
 8012186:	4654      	mov	r4, sl
 8012188:	2000      	movs	r0, #0
 801218a:	f04f 0c0a 	mov.w	ip, #10
 801218e:	4621      	mov	r1, r4
 8012190:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012194:	3b30      	subs	r3, #48	@ 0x30
 8012196:	2b09      	cmp	r3, #9
 8012198:	d94b      	bls.n	8012232 <_vfiprintf_r+0x1a2>
 801219a:	b1b0      	cbz	r0, 80121ca <_vfiprintf_r+0x13a>
 801219c:	9207      	str	r2, [sp, #28]
 801219e:	e014      	b.n	80121ca <_vfiprintf_r+0x13a>
 80121a0:	eba0 0308 	sub.w	r3, r0, r8
 80121a4:	46a2      	mov	sl, r4
 80121a6:	fa09 f303 	lsl.w	r3, r9, r3
 80121aa:	4313      	orrs	r3, r2
 80121ac:	9304      	str	r3, [sp, #16]
 80121ae:	e7d2      	b.n	8012156 <_vfiprintf_r+0xc6>
 80121b0:	9b03      	ldr	r3, [sp, #12]
 80121b2:	1d19      	adds	r1, r3, #4
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	9103      	str	r1, [sp, #12]
 80121ba:	bfbb      	ittet	lt
 80121bc:	425b      	neglt	r3, r3
 80121be:	f042 0202 	orrlt.w	r2, r2, #2
 80121c2:	9307      	strge	r3, [sp, #28]
 80121c4:	9307      	strlt	r3, [sp, #28]
 80121c6:	bfb8      	it	lt
 80121c8:	9204      	strlt	r2, [sp, #16]
 80121ca:	7823      	ldrb	r3, [r4, #0]
 80121cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80121ce:	d10a      	bne.n	80121e6 <_vfiprintf_r+0x156>
 80121d0:	7863      	ldrb	r3, [r4, #1]
 80121d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80121d4:	d132      	bne.n	801223c <_vfiprintf_r+0x1ac>
 80121d6:	9b03      	ldr	r3, [sp, #12]
 80121d8:	3402      	adds	r4, #2
 80121da:	1d1a      	adds	r2, r3, #4
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80121e2:	9203      	str	r2, [sp, #12]
 80121e4:	9305      	str	r3, [sp, #20]
 80121e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80122bc <_vfiprintf_r+0x22c>
 80121ea:	2203      	movs	r2, #3
 80121ec:	7821      	ldrb	r1, [r4, #0]
 80121ee:	4650      	mov	r0, sl
 80121f0:	f000 fb5a 	bl	80128a8 <memchr>
 80121f4:	b138      	cbz	r0, 8012206 <_vfiprintf_r+0x176>
 80121f6:	eba0 000a 	sub.w	r0, r0, sl
 80121fa:	2240      	movs	r2, #64	@ 0x40
 80121fc:	9b04      	ldr	r3, [sp, #16]
 80121fe:	3401      	adds	r4, #1
 8012200:	4082      	lsls	r2, r0
 8012202:	4313      	orrs	r3, r2
 8012204:	9304      	str	r3, [sp, #16]
 8012206:	f814 1b01 	ldrb.w	r1, [r4], #1
 801220a:	2206      	movs	r2, #6
 801220c:	4828      	ldr	r0, [pc, #160]	@ (80122b0 <_vfiprintf_r+0x220>)
 801220e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012212:	f000 fb49 	bl	80128a8 <memchr>
 8012216:	2800      	cmp	r0, #0
 8012218:	d03f      	beq.n	801229a <_vfiprintf_r+0x20a>
 801221a:	4b26      	ldr	r3, [pc, #152]	@ (80122b4 <_vfiprintf_r+0x224>)
 801221c:	bb1b      	cbnz	r3, 8012266 <_vfiprintf_r+0x1d6>
 801221e:	9b03      	ldr	r3, [sp, #12]
 8012220:	3307      	adds	r3, #7
 8012222:	f023 0307 	bic.w	r3, r3, #7
 8012226:	3308      	adds	r3, #8
 8012228:	9303      	str	r3, [sp, #12]
 801222a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801222c:	443b      	add	r3, r7
 801222e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012230:	e76a      	b.n	8012108 <_vfiprintf_r+0x78>
 8012232:	fb0c 3202 	mla	r2, ip, r2, r3
 8012236:	460c      	mov	r4, r1
 8012238:	2001      	movs	r0, #1
 801223a:	e7a8      	b.n	801218e <_vfiprintf_r+0xfe>
 801223c:	2300      	movs	r3, #0
 801223e:	3401      	adds	r4, #1
 8012240:	f04f 0c0a 	mov.w	ip, #10
 8012244:	4619      	mov	r1, r3
 8012246:	9305      	str	r3, [sp, #20]
 8012248:	4620      	mov	r0, r4
 801224a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801224e:	3a30      	subs	r2, #48	@ 0x30
 8012250:	2a09      	cmp	r2, #9
 8012252:	d903      	bls.n	801225c <_vfiprintf_r+0x1cc>
 8012254:	2b00      	cmp	r3, #0
 8012256:	d0c6      	beq.n	80121e6 <_vfiprintf_r+0x156>
 8012258:	9105      	str	r1, [sp, #20]
 801225a:	e7c4      	b.n	80121e6 <_vfiprintf_r+0x156>
 801225c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012260:	4604      	mov	r4, r0
 8012262:	2301      	movs	r3, #1
 8012264:	e7f0      	b.n	8012248 <_vfiprintf_r+0x1b8>
 8012266:	ab03      	add	r3, sp, #12
 8012268:	462a      	mov	r2, r5
 801226a:	a904      	add	r1, sp, #16
 801226c:	4630      	mov	r0, r6
 801226e:	9300      	str	r3, [sp, #0]
 8012270:	4b11      	ldr	r3, [pc, #68]	@ (80122b8 <_vfiprintf_r+0x228>)
 8012272:	f3af 8000 	nop.w
 8012276:	4607      	mov	r7, r0
 8012278:	1c78      	adds	r0, r7, #1
 801227a:	d1d6      	bne.n	801222a <_vfiprintf_r+0x19a>
 801227c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801227e:	07d9      	lsls	r1, r3, #31
 8012280:	d405      	bmi.n	801228e <_vfiprintf_r+0x1fe>
 8012282:	89ab      	ldrh	r3, [r5, #12]
 8012284:	059a      	lsls	r2, r3, #22
 8012286:	d402      	bmi.n	801228e <_vfiprintf_r+0x1fe>
 8012288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801228a:	f7ff fe7f 	bl	8011f8c <__retarget_lock_release_recursive>
 801228e:	89ab      	ldrh	r3, [r5, #12]
 8012290:	065b      	lsls	r3, r3, #25
 8012292:	f53f af1f 	bmi.w	80120d4 <_vfiprintf_r+0x44>
 8012296:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012298:	e71e      	b.n	80120d8 <_vfiprintf_r+0x48>
 801229a:	ab03      	add	r3, sp, #12
 801229c:	462a      	mov	r2, r5
 801229e:	a904      	add	r1, sp, #16
 80122a0:	4630      	mov	r0, r6
 80122a2:	9300      	str	r3, [sp, #0]
 80122a4:	4b04      	ldr	r3, [pc, #16]	@ (80122b8 <_vfiprintf_r+0x228>)
 80122a6:	f000 f87d 	bl	80123a4 <_printf_i>
 80122aa:	e7e4      	b.n	8012276 <_vfiprintf_r+0x1e6>
 80122ac:	080132c0 	.word	0x080132c0
 80122b0:	080132ca 	.word	0x080132ca
 80122b4:	00000000 	.word	0x00000000
 80122b8:	0801206b 	.word	0x0801206b
 80122bc:	080132c6 	.word	0x080132c6

080122c0 <_printf_common>:
 80122c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122c4:	4616      	mov	r6, r2
 80122c6:	4698      	mov	r8, r3
 80122c8:	688a      	ldr	r2, [r1, #8]
 80122ca:	4607      	mov	r7, r0
 80122cc:	690b      	ldr	r3, [r1, #16]
 80122ce:	460c      	mov	r4, r1
 80122d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80122d4:	4293      	cmp	r3, r2
 80122d6:	bfb8      	it	lt
 80122d8:	4613      	movlt	r3, r2
 80122da:	6033      	str	r3, [r6, #0]
 80122dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80122e0:	b10a      	cbz	r2, 80122e6 <_printf_common+0x26>
 80122e2:	3301      	adds	r3, #1
 80122e4:	6033      	str	r3, [r6, #0]
 80122e6:	6823      	ldr	r3, [r4, #0]
 80122e8:	0699      	lsls	r1, r3, #26
 80122ea:	bf42      	ittt	mi
 80122ec:	6833      	ldrmi	r3, [r6, #0]
 80122ee:	3302      	addmi	r3, #2
 80122f0:	6033      	strmi	r3, [r6, #0]
 80122f2:	6825      	ldr	r5, [r4, #0]
 80122f4:	f015 0506 	ands.w	r5, r5, #6
 80122f8:	d106      	bne.n	8012308 <_printf_common+0x48>
 80122fa:	f104 0a19 	add.w	sl, r4, #25
 80122fe:	68e3      	ldr	r3, [r4, #12]
 8012300:	6832      	ldr	r2, [r6, #0]
 8012302:	1a9b      	subs	r3, r3, r2
 8012304:	42ab      	cmp	r3, r5
 8012306:	dc2b      	bgt.n	8012360 <_printf_common+0xa0>
 8012308:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801230c:	6822      	ldr	r2, [r4, #0]
 801230e:	3b00      	subs	r3, #0
 8012310:	bf18      	it	ne
 8012312:	2301      	movne	r3, #1
 8012314:	0692      	lsls	r2, r2, #26
 8012316:	d430      	bmi.n	801237a <_printf_common+0xba>
 8012318:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801231c:	4641      	mov	r1, r8
 801231e:	4638      	mov	r0, r7
 8012320:	47c8      	blx	r9
 8012322:	3001      	adds	r0, #1
 8012324:	d023      	beq.n	801236e <_printf_common+0xae>
 8012326:	6823      	ldr	r3, [r4, #0]
 8012328:	341a      	adds	r4, #26
 801232a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 801232e:	f003 0306 	and.w	r3, r3, #6
 8012332:	2b04      	cmp	r3, #4
 8012334:	bf0a      	itet	eq
 8012336:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 801233a:	2500      	movne	r5, #0
 801233c:	6833      	ldreq	r3, [r6, #0]
 801233e:	f04f 0600 	mov.w	r6, #0
 8012342:	bf08      	it	eq
 8012344:	1aed      	subeq	r5, r5, r3
 8012346:	f854 3c12 	ldr.w	r3, [r4, #-18]
 801234a:	bf08      	it	eq
 801234c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012350:	4293      	cmp	r3, r2
 8012352:	bfc4      	itt	gt
 8012354:	1a9b      	subgt	r3, r3, r2
 8012356:	18ed      	addgt	r5, r5, r3
 8012358:	42b5      	cmp	r5, r6
 801235a:	d11a      	bne.n	8012392 <_printf_common+0xd2>
 801235c:	2000      	movs	r0, #0
 801235e:	e008      	b.n	8012372 <_printf_common+0xb2>
 8012360:	2301      	movs	r3, #1
 8012362:	4652      	mov	r2, sl
 8012364:	4641      	mov	r1, r8
 8012366:	4638      	mov	r0, r7
 8012368:	47c8      	blx	r9
 801236a:	3001      	adds	r0, #1
 801236c:	d103      	bne.n	8012376 <_printf_common+0xb6>
 801236e:	f04f 30ff 	mov.w	r0, #4294967295
 8012372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012376:	3501      	adds	r5, #1
 8012378:	e7c1      	b.n	80122fe <_printf_common+0x3e>
 801237a:	18e1      	adds	r1, r4, r3
 801237c:	1c5a      	adds	r2, r3, #1
 801237e:	2030      	movs	r0, #48	@ 0x30
 8012380:	3302      	adds	r3, #2
 8012382:	4422      	add	r2, r4
 8012384:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012388:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801238c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012390:	e7c2      	b.n	8012318 <_printf_common+0x58>
 8012392:	2301      	movs	r3, #1
 8012394:	4622      	mov	r2, r4
 8012396:	4641      	mov	r1, r8
 8012398:	4638      	mov	r0, r7
 801239a:	47c8      	blx	r9
 801239c:	3001      	adds	r0, #1
 801239e:	d0e6      	beq.n	801236e <_printf_common+0xae>
 80123a0:	3601      	adds	r6, #1
 80123a2:	e7d9      	b.n	8012358 <_printf_common+0x98>

080123a4 <_printf_i>:
 80123a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80123a8:	7e0f      	ldrb	r7, [r1, #24]
 80123aa:	4691      	mov	r9, r2
 80123ac:	4680      	mov	r8, r0
 80123ae:	460c      	mov	r4, r1
 80123b0:	2f78      	cmp	r7, #120	@ 0x78
 80123b2:	469a      	mov	sl, r3
 80123b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80123b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80123ba:	d807      	bhi.n	80123cc <_printf_i+0x28>
 80123bc:	2f62      	cmp	r7, #98	@ 0x62
 80123be:	d80a      	bhi.n	80123d6 <_printf_i+0x32>
 80123c0:	2f00      	cmp	r7, #0
 80123c2:	f000 80d1 	beq.w	8012568 <_printf_i+0x1c4>
 80123c6:	2f58      	cmp	r7, #88	@ 0x58
 80123c8:	f000 80b8 	beq.w	801253c <_printf_i+0x198>
 80123cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80123d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80123d4:	e03a      	b.n	801244c <_printf_i+0xa8>
 80123d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80123da:	2b15      	cmp	r3, #21
 80123dc:	d8f6      	bhi.n	80123cc <_printf_i+0x28>
 80123de:	a101      	add	r1, pc, #4	@ (adr r1, 80123e4 <_printf_i+0x40>)
 80123e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80123e4:	0801243d 	.word	0x0801243d
 80123e8:	08012451 	.word	0x08012451
 80123ec:	080123cd 	.word	0x080123cd
 80123f0:	080123cd 	.word	0x080123cd
 80123f4:	080123cd 	.word	0x080123cd
 80123f8:	080123cd 	.word	0x080123cd
 80123fc:	08012451 	.word	0x08012451
 8012400:	080123cd 	.word	0x080123cd
 8012404:	080123cd 	.word	0x080123cd
 8012408:	080123cd 	.word	0x080123cd
 801240c:	080123cd 	.word	0x080123cd
 8012410:	0801254f 	.word	0x0801254f
 8012414:	0801247b 	.word	0x0801247b
 8012418:	08012509 	.word	0x08012509
 801241c:	080123cd 	.word	0x080123cd
 8012420:	080123cd 	.word	0x080123cd
 8012424:	08012571 	.word	0x08012571
 8012428:	080123cd 	.word	0x080123cd
 801242c:	0801247b 	.word	0x0801247b
 8012430:	080123cd 	.word	0x080123cd
 8012434:	080123cd 	.word	0x080123cd
 8012438:	08012511 	.word	0x08012511
 801243c:	6833      	ldr	r3, [r6, #0]
 801243e:	1d1a      	adds	r2, r3, #4
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	6032      	str	r2, [r6, #0]
 8012444:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012448:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801244c:	2301      	movs	r3, #1
 801244e:	e09c      	b.n	801258a <_printf_i+0x1e6>
 8012450:	6833      	ldr	r3, [r6, #0]
 8012452:	6820      	ldr	r0, [r4, #0]
 8012454:	1d19      	adds	r1, r3, #4
 8012456:	6031      	str	r1, [r6, #0]
 8012458:	0606      	lsls	r6, r0, #24
 801245a:	d501      	bpl.n	8012460 <_printf_i+0xbc>
 801245c:	681d      	ldr	r5, [r3, #0]
 801245e:	e003      	b.n	8012468 <_printf_i+0xc4>
 8012460:	0645      	lsls	r5, r0, #25
 8012462:	d5fb      	bpl.n	801245c <_printf_i+0xb8>
 8012464:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012468:	2d00      	cmp	r5, #0
 801246a:	da03      	bge.n	8012474 <_printf_i+0xd0>
 801246c:	232d      	movs	r3, #45	@ 0x2d
 801246e:	426d      	negs	r5, r5
 8012470:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012474:	4858      	ldr	r0, [pc, #352]	@ (80125d8 <_printf_i+0x234>)
 8012476:	230a      	movs	r3, #10
 8012478:	e011      	b.n	801249e <_printf_i+0xfa>
 801247a:	6821      	ldr	r1, [r4, #0]
 801247c:	6833      	ldr	r3, [r6, #0]
 801247e:	0608      	lsls	r0, r1, #24
 8012480:	f853 5b04 	ldr.w	r5, [r3], #4
 8012484:	d402      	bmi.n	801248c <_printf_i+0xe8>
 8012486:	0649      	lsls	r1, r1, #25
 8012488:	bf48      	it	mi
 801248a:	b2ad      	uxthmi	r5, r5
 801248c:	2f6f      	cmp	r7, #111	@ 0x6f
 801248e:	6033      	str	r3, [r6, #0]
 8012490:	4851      	ldr	r0, [pc, #324]	@ (80125d8 <_printf_i+0x234>)
 8012492:	bf14      	ite	ne
 8012494:	230a      	movne	r3, #10
 8012496:	2308      	moveq	r3, #8
 8012498:	2100      	movs	r1, #0
 801249a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801249e:	6866      	ldr	r6, [r4, #4]
 80124a0:	2e00      	cmp	r6, #0
 80124a2:	60a6      	str	r6, [r4, #8]
 80124a4:	db05      	blt.n	80124b2 <_printf_i+0x10e>
 80124a6:	6821      	ldr	r1, [r4, #0]
 80124a8:	432e      	orrs	r6, r5
 80124aa:	f021 0104 	bic.w	r1, r1, #4
 80124ae:	6021      	str	r1, [r4, #0]
 80124b0:	d04b      	beq.n	801254a <_printf_i+0x1a6>
 80124b2:	4616      	mov	r6, r2
 80124b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80124b8:	fb03 5711 	mls	r7, r3, r1, r5
 80124bc:	5dc7      	ldrb	r7, [r0, r7]
 80124be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80124c2:	462f      	mov	r7, r5
 80124c4:	460d      	mov	r5, r1
 80124c6:	42bb      	cmp	r3, r7
 80124c8:	d9f4      	bls.n	80124b4 <_printf_i+0x110>
 80124ca:	2b08      	cmp	r3, #8
 80124cc:	d10b      	bne.n	80124e6 <_printf_i+0x142>
 80124ce:	6823      	ldr	r3, [r4, #0]
 80124d0:	07df      	lsls	r7, r3, #31
 80124d2:	d508      	bpl.n	80124e6 <_printf_i+0x142>
 80124d4:	6923      	ldr	r3, [r4, #16]
 80124d6:	6861      	ldr	r1, [r4, #4]
 80124d8:	4299      	cmp	r1, r3
 80124da:	bfde      	ittt	le
 80124dc:	2330      	movle	r3, #48	@ 0x30
 80124de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80124e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80124e6:	1b92      	subs	r2, r2, r6
 80124e8:	6122      	str	r2, [r4, #16]
 80124ea:	464b      	mov	r3, r9
 80124ec:	aa03      	add	r2, sp, #12
 80124ee:	4621      	mov	r1, r4
 80124f0:	4640      	mov	r0, r8
 80124f2:	f8cd a000 	str.w	sl, [sp]
 80124f6:	f7ff fee3 	bl	80122c0 <_printf_common>
 80124fa:	3001      	adds	r0, #1
 80124fc:	d14a      	bne.n	8012594 <_printf_i+0x1f0>
 80124fe:	f04f 30ff 	mov.w	r0, #4294967295
 8012502:	b004      	add	sp, #16
 8012504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012508:	6823      	ldr	r3, [r4, #0]
 801250a:	f043 0320 	orr.w	r3, r3, #32
 801250e:	6023      	str	r3, [r4, #0]
 8012510:	2778      	movs	r7, #120	@ 0x78
 8012512:	4832      	ldr	r0, [pc, #200]	@ (80125dc <_printf_i+0x238>)
 8012514:	6823      	ldr	r3, [r4, #0]
 8012516:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801251a:	061f      	lsls	r7, r3, #24
 801251c:	6831      	ldr	r1, [r6, #0]
 801251e:	f851 5b04 	ldr.w	r5, [r1], #4
 8012522:	d402      	bmi.n	801252a <_printf_i+0x186>
 8012524:	065f      	lsls	r7, r3, #25
 8012526:	bf48      	it	mi
 8012528:	b2ad      	uxthmi	r5, r5
 801252a:	6031      	str	r1, [r6, #0]
 801252c:	07d9      	lsls	r1, r3, #31
 801252e:	bf44      	itt	mi
 8012530:	f043 0320 	orrmi.w	r3, r3, #32
 8012534:	6023      	strmi	r3, [r4, #0]
 8012536:	b11d      	cbz	r5, 8012540 <_printf_i+0x19c>
 8012538:	2310      	movs	r3, #16
 801253a:	e7ad      	b.n	8012498 <_printf_i+0xf4>
 801253c:	4826      	ldr	r0, [pc, #152]	@ (80125d8 <_printf_i+0x234>)
 801253e:	e7e9      	b.n	8012514 <_printf_i+0x170>
 8012540:	6823      	ldr	r3, [r4, #0]
 8012542:	f023 0320 	bic.w	r3, r3, #32
 8012546:	6023      	str	r3, [r4, #0]
 8012548:	e7f6      	b.n	8012538 <_printf_i+0x194>
 801254a:	4616      	mov	r6, r2
 801254c:	e7bd      	b.n	80124ca <_printf_i+0x126>
 801254e:	6833      	ldr	r3, [r6, #0]
 8012550:	6825      	ldr	r5, [r4, #0]
 8012552:	1d18      	adds	r0, r3, #4
 8012554:	6961      	ldr	r1, [r4, #20]
 8012556:	6030      	str	r0, [r6, #0]
 8012558:	062e      	lsls	r6, r5, #24
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	d501      	bpl.n	8012562 <_printf_i+0x1be>
 801255e:	6019      	str	r1, [r3, #0]
 8012560:	e002      	b.n	8012568 <_printf_i+0x1c4>
 8012562:	0668      	lsls	r0, r5, #25
 8012564:	d5fb      	bpl.n	801255e <_printf_i+0x1ba>
 8012566:	8019      	strh	r1, [r3, #0]
 8012568:	2300      	movs	r3, #0
 801256a:	4616      	mov	r6, r2
 801256c:	6123      	str	r3, [r4, #16]
 801256e:	e7bc      	b.n	80124ea <_printf_i+0x146>
 8012570:	6833      	ldr	r3, [r6, #0]
 8012572:	2100      	movs	r1, #0
 8012574:	1d1a      	adds	r2, r3, #4
 8012576:	6032      	str	r2, [r6, #0]
 8012578:	681e      	ldr	r6, [r3, #0]
 801257a:	6862      	ldr	r2, [r4, #4]
 801257c:	4630      	mov	r0, r6
 801257e:	f000 f993 	bl	80128a8 <memchr>
 8012582:	b108      	cbz	r0, 8012588 <_printf_i+0x1e4>
 8012584:	1b80      	subs	r0, r0, r6
 8012586:	6060      	str	r0, [r4, #4]
 8012588:	6863      	ldr	r3, [r4, #4]
 801258a:	6123      	str	r3, [r4, #16]
 801258c:	2300      	movs	r3, #0
 801258e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012592:	e7aa      	b.n	80124ea <_printf_i+0x146>
 8012594:	6923      	ldr	r3, [r4, #16]
 8012596:	4632      	mov	r2, r6
 8012598:	4649      	mov	r1, r9
 801259a:	4640      	mov	r0, r8
 801259c:	47d0      	blx	sl
 801259e:	3001      	adds	r0, #1
 80125a0:	d0ad      	beq.n	80124fe <_printf_i+0x15a>
 80125a2:	6823      	ldr	r3, [r4, #0]
 80125a4:	079b      	lsls	r3, r3, #30
 80125a6:	d413      	bmi.n	80125d0 <_printf_i+0x22c>
 80125a8:	68e0      	ldr	r0, [r4, #12]
 80125aa:	9b03      	ldr	r3, [sp, #12]
 80125ac:	4298      	cmp	r0, r3
 80125ae:	bfb8      	it	lt
 80125b0:	4618      	movlt	r0, r3
 80125b2:	e7a6      	b.n	8012502 <_printf_i+0x15e>
 80125b4:	2301      	movs	r3, #1
 80125b6:	4632      	mov	r2, r6
 80125b8:	4649      	mov	r1, r9
 80125ba:	4640      	mov	r0, r8
 80125bc:	47d0      	blx	sl
 80125be:	3001      	adds	r0, #1
 80125c0:	d09d      	beq.n	80124fe <_printf_i+0x15a>
 80125c2:	3501      	adds	r5, #1
 80125c4:	68e3      	ldr	r3, [r4, #12]
 80125c6:	9903      	ldr	r1, [sp, #12]
 80125c8:	1a5b      	subs	r3, r3, r1
 80125ca:	42ab      	cmp	r3, r5
 80125cc:	dcf2      	bgt.n	80125b4 <_printf_i+0x210>
 80125ce:	e7eb      	b.n	80125a8 <_printf_i+0x204>
 80125d0:	2500      	movs	r5, #0
 80125d2:	f104 0619 	add.w	r6, r4, #25
 80125d6:	e7f5      	b.n	80125c4 <_printf_i+0x220>
 80125d8:	080132d1 	.word	0x080132d1
 80125dc:	080132e2 	.word	0x080132e2

080125e0 <__sflush_r>:
 80125e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80125e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125e8:	0716      	lsls	r6, r2, #28
 80125ea:	4605      	mov	r5, r0
 80125ec:	460c      	mov	r4, r1
 80125ee:	d454      	bmi.n	801269a <__sflush_r+0xba>
 80125f0:	684b      	ldr	r3, [r1, #4]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	dc02      	bgt.n	80125fc <__sflush_r+0x1c>
 80125f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	dd48      	ble.n	801268e <__sflush_r+0xae>
 80125fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80125fe:	2e00      	cmp	r6, #0
 8012600:	d045      	beq.n	801268e <__sflush_r+0xae>
 8012602:	2300      	movs	r3, #0
 8012604:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012608:	682f      	ldr	r7, [r5, #0]
 801260a:	6a21      	ldr	r1, [r4, #32]
 801260c:	602b      	str	r3, [r5, #0]
 801260e:	d030      	beq.n	8012672 <__sflush_r+0x92>
 8012610:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012612:	89a3      	ldrh	r3, [r4, #12]
 8012614:	0759      	lsls	r1, r3, #29
 8012616:	d505      	bpl.n	8012624 <__sflush_r+0x44>
 8012618:	6863      	ldr	r3, [r4, #4]
 801261a:	1ad2      	subs	r2, r2, r3
 801261c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801261e:	b10b      	cbz	r3, 8012624 <__sflush_r+0x44>
 8012620:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012622:	1ad2      	subs	r2, r2, r3
 8012624:	2300      	movs	r3, #0
 8012626:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012628:	6a21      	ldr	r1, [r4, #32]
 801262a:	4628      	mov	r0, r5
 801262c:	47b0      	blx	r6
 801262e:	1c43      	adds	r3, r0, #1
 8012630:	89a3      	ldrh	r3, [r4, #12]
 8012632:	d106      	bne.n	8012642 <__sflush_r+0x62>
 8012634:	6829      	ldr	r1, [r5, #0]
 8012636:	291d      	cmp	r1, #29
 8012638:	d82b      	bhi.n	8012692 <__sflush_r+0xb2>
 801263a:	4a2a      	ldr	r2, [pc, #168]	@ (80126e4 <__sflush_r+0x104>)
 801263c:	40ca      	lsrs	r2, r1
 801263e:	07d6      	lsls	r6, r2, #31
 8012640:	d527      	bpl.n	8012692 <__sflush_r+0xb2>
 8012642:	2200      	movs	r2, #0
 8012644:	04d9      	lsls	r1, r3, #19
 8012646:	6062      	str	r2, [r4, #4]
 8012648:	6922      	ldr	r2, [r4, #16]
 801264a:	6022      	str	r2, [r4, #0]
 801264c:	d504      	bpl.n	8012658 <__sflush_r+0x78>
 801264e:	1c42      	adds	r2, r0, #1
 8012650:	d101      	bne.n	8012656 <__sflush_r+0x76>
 8012652:	682b      	ldr	r3, [r5, #0]
 8012654:	b903      	cbnz	r3, 8012658 <__sflush_r+0x78>
 8012656:	6560      	str	r0, [r4, #84]	@ 0x54
 8012658:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801265a:	602f      	str	r7, [r5, #0]
 801265c:	b1b9      	cbz	r1, 801268e <__sflush_r+0xae>
 801265e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012662:	4299      	cmp	r1, r3
 8012664:	d002      	beq.n	801266c <__sflush_r+0x8c>
 8012666:	4628      	mov	r0, r5
 8012668:	f7ff fc9e 	bl	8011fa8 <_free_r>
 801266c:	2300      	movs	r3, #0
 801266e:	6363      	str	r3, [r4, #52]	@ 0x34
 8012670:	e00d      	b.n	801268e <__sflush_r+0xae>
 8012672:	2301      	movs	r3, #1
 8012674:	4628      	mov	r0, r5
 8012676:	47b0      	blx	r6
 8012678:	4602      	mov	r2, r0
 801267a:	1c50      	adds	r0, r2, #1
 801267c:	d1c9      	bne.n	8012612 <__sflush_r+0x32>
 801267e:	682b      	ldr	r3, [r5, #0]
 8012680:	2b00      	cmp	r3, #0
 8012682:	d0c6      	beq.n	8012612 <__sflush_r+0x32>
 8012684:	2b1d      	cmp	r3, #29
 8012686:	d001      	beq.n	801268c <__sflush_r+0xac>
 8012688:	2b16      	cmp	r3, #22
 801268a:	d11d      	bne.n	80126c8 <__sflush_r+0xe8>
 801268c:	602f      	str	r7, [r5, #0]
 801268e:	2000      	movs	r0, #0
 8012690:	e021      	b.n	80126d6 <__sflush_r+0xf6>
 8012692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012696:	b21b      	sxth	r3, r3
 8012698:	e01a      	b.n	80126d0 <__sflush_r+0xf0>
 801269a:	690f      	ldr	r7, [r1, #16]
 801269c:	2f00      	cmp	r7, #0
 801269e:	d0f6      	beq.n	801268e <__sflush_r+0xae>
 80126a0:	0793      	lsls	r3, r2, #30
 80126a2:	680e      	ldr	r6, [r1, #0]
 80126a4:	600f      	str	r7, [r1, #0]
 80126a6:	bf0c      	ite	eq
 80126a8:	694b      	ldreq	r3, [r1, #20]
 80126aa:	2300      	movne	r3, #0
 80126ac:	eba6 0807 	sub.w	r8, r6, r7
 80126b0:	608b      	str	r3, [r1, #8]
 80126b2:	f1b8 0f00 	cmp.w	r8, #0
 80126b6:	ddea      	ble.n	801268e <__sflush_r+0xae>
 80126b8:	4643      	mov	r3, r8
 80126ba:	463a      	mov	r2, r7
 80126bc:	6a21      	ldr	r1, [r4, #32]
 80126be:	4628      	mov	r0, r5
 80126c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80126c2:	47b0      	blx	r6
 80126c4:	2800      	cmp	r0, #0
 80126c6:	dc08      	bgt.n	80126da <__sflush_r+0xfa>
 80126c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80126d0:	f04f 30ff 	mov.w	r0, #4294967295
 80126d4:	81a3      	strh	r3, [r4, #12]
 80126d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126da:	4407      	add	r7, r0
 80126dc:	eba8 0800 	sub.w	r8, r8, r0
 80126e0:	e7e7      	b.n	80126b2 <__sflush_r+0xd2>
 80126e2:	bf00      	nop
 80126e4:	20400001 	.word	0x20400001

080126e8 <_fflush_r>:
 80126e8:	b538      	push	{r3, r4, r5, lr}
 80126ea:	690b      	ldr	r3, [r1, #16]
 80126ec:	4605      	mov	r5, r0
 80126ee:	460c      	mov	r4, r1
 80126f0:	b913      	cbnz	r3, 80126f8 <_fflush_r+0x10>
 80126f2:	2500      	movs	r5, #0
 80126f4:	4628      	mov	r0, r5
 80126f6:	bd38      	pop	{r3, r4, r5, pc}
 80126f8:	b118      	cbz	r0, 8012702 <_fflush_r+0x1a>
 80126fa:	6a03      	ldr	r3, [r0, #32]
 80126fc:	b90b      	cbnz	r3, 8012702 <_fflush_r+0x1a>
 80126fe:	f7ff fa35 	bl	8011b6c <__sinit>
 8012702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d0f3      	beq.n	80126f2 <_fflush_r+0xa>
 801270a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801270c:	07d0      	lsls	r0, r2, #31
 801270e:	d404      	bmi.n	801271a <_fflush_r+0x32>
 8012710:	0599      	lsls	r1, r3, #22
 8012712:	d402      	bmi.n	801271a <_fflush_r+0x32>
 8012714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012716:	f7ff fc38 	bl	8011f8a <__retarget_lock_acquire_recursive>
 801271a:	4628      	mov	r0, r5
 801271c:	4621      	mov	r1, r4
 801271e:	f7ff ff5f 	bl	80125e0 <__sflush_r>
 8012722:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012724:	4605      	mov	r5, r0
 8012726:	07da      	lsls	r2, r3, #31
 8012728:	d4e4      	bmi.n	80126f4 <_fflush_r+0xc>
 801272a:	89a3      	ldrh	r3, [r4, #12]
 801272c:	059b      	lsls	r3, r3, #22
 801272e:	d4e1      	bmi.n	80126f4 <_fflush_r+0xc>
 8012730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012732:	f7ff fc2b 	bl	8011f8c <__retarget_lock_release_recursive>
 8012736:	e7dd      	b.n	80126f4 <_fflush_r+0xc>

08012738 <__swhatbuf_r>:
 8012738:	b570      	push	{r4, r5, r6, lr}
 801273a:	460c      	mov	r4, r1
 801273c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012740:	b096      	sub	sp, #88	@ 0x58
 8012742:	4615      	mov	r5, r2
 8012744:	2900      	cmp	r1, #0
 8012746:	461e      	mov	r6, r3
 8012748:	da0c      	bge.n	8012764 <__swhatbuf_r+0x2c>
 801274a:	89a3      	ldrh	r3, [r4, #12]
 801274c:	2100      	movs	r1, #0
 801274e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012752:	bf14      	ite	ne
 8012754:	2340      	movne	r3, #64	@ 0x40
 8012756:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801275a:	2000      	movs	r0, #0
 801275c:	6031      	str	r1, [r6, #0]
 801275e:	602b      	str	r3, [r5, #0]
 8012760:	b016      	add	sp, #88	@ 0x58
 8012762:	bd70      	pop	{r4, r5, r6, pc}
 8012764:	466a      	mov	r2, sp
 8012766:	f000 f87d 	bl	8012864 <_fstat_r>
 801276a:	2800      	cmp	r0, #0
 801276c:	dbed      	blt.n	801274a <__swhatbuf_r+0x12>
 801276e:	9901      	ldr	r1, [sp, #4]
 8012770:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012774:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012778:	4259      	negs	r1, r3
 801277a:	4159      	adcs	r1, r3
 801277c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012780:	e7eb      	b.n	801275a <__swhatbuf_r+0x22>

08012782 <__smakebuf_r>:
 8012782:	898b      	ldrh	r3, [r1, #12]
 8012784:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012786:	079d      	lsls	r5, r3, #30
 8012788:	4606      	mov	r6, r0
 801278a:	460c      	mov	r4, r1
 801278c:	d507      	bpl.n	801279e <__smakebuf_r+0x1c>
 801278e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012792:	6023      	str	r3, [r4, #0]
 8012794:	6123      	str	r3, [r4, #16]
 8012796:	2301      	movs	r3, #1
 8012798:	6163      	str	r3, [r4, #20]
 801279a:	b003      	add	sp, #12
 801279c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801279e:	ab01      	add	r3, sp, #4
 80127a0:	466a      	mov	r2, sp
 80127a2:	f7ff ffc9 	bl	8012738 <__swhatbuf_r>
 80127a6:	9f00      	ldr	r7, [sp, #0]
 80127a8:	4605      	mov	r5, r0
 80127aa:	4630      	mov	r0, r6
 80127ac:	4639      	mov	r1, r7
 80127ae:	f7ff f8c5 	bl	801193c <_malloc_r>
 80127b2:	b948      	cbnz	r0, 80127c8 <__smakebuf_r+0x46>
 80127b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127b8:	059a      	lsls	r2, r3, #22
 80127ba:	d4ee      	bmi.n	801279a <__smakebuf_r+0x18>
 80127bc:	f023 0303 	bic.w	r3, r3, #3
 80127c0:	f043 0302 	orr.w	r3, r3, #2
 80127c4:	81a3      	strh	r3, [r4, #12]
 80127c6:	e7e2      	b.n	801278e <__smakebuf_r+0xc>
 80127c8:	89a3      	ldrh	r3, [r4, #12]
 80127ca:	6020      	str	r0, [r4, #0]
 80127cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80127d0:	81a3      	strh	r3, [r4, #12]
 80127d2:	9b01      	ldr	r3, [sp, #4]
 80127d4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80127d8:	b15b      	cbz	r3, 80127f2 <__smakebuf_r+0x70>
 80127da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80127de:	4630      	mov	r0, r6
 80127e0:	f000 f852 	bl	8012888 <_isatty_r>
 80127e4:	b128      	cbz	r0, 80127f2 <__smakebuf_r+0x70>
 80127e6:	89a3      	ldrh	r3, [r4, #12]
 80127e8:	f023 0303 	bic.w	r3, r3, #3
 80127ec:	f043 0301 	orr.w	r3, r3, #1
 80127f0:	81a3      	strh	r3, [r4, #12]
 80127f2:	89a3      	ldrh	r3, [r4, #12]
 80127f4:	431d      	orrs	r5, r3
 80127f6:	81a5      	strh	r5, [r4, #12]
 80127f8:	e7cf      	b.n	801279a <__smakebuf_r+0x18>

080127fa <_putc_r>:
 80127fa:	b570      	push	{r4, r5, r6, lr}
 80127fc:	460d      	mov	r5, r1
 80127fe:	4614      	mov	r4, r2
 8012800:	4606      	mov	r6, r0
 8012802:	b118      	cbz	r0, 801280c <_putc_r+0x12>
 8012804:	6a03      	ldr	r3, [r0, #32]
 8012806:	b90b      	cbnz	r3, 801280c <_putc_r+0x12>
 8012808:	f7ff f9b0 	bl	8011b6c <__sinit>
 801280c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801280e:	07d8      	lsls	r0, r3, #31
 8012810:	d405      	bmi.n	801281e <_putc_r+0x24>
 8012812:	89a3      	ldrh	r3, [r4, #12]
 8012814:	0599      	lsls	r1, r3, #22
 8012816:	d402      	bmi.n	801281e <_putc_r+0x24>
 8012818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801281a:	f7ff fbb6 	bl	8011f8a <__retarget_lock_acquire_recursive>
 801281e:	68a3      	ldr	r3, [r4, #8]
 8012820:	3b01      	subs	r3, #1
 8012822:	2b00      	cmp	r3, #0
 8012824:	60a3      	str	r3, [r4, #8]
 8012826:	da05      	bge.n	8012834 <_putc_r+0x3a>
 8012828:	69a2      	ldr	r2, [r4, #24]
 801282a:	4293      	cmp	r3, r2
 801282c:	db12      	blt.n	8012854 <_putc_r+0x5a>
 801282e:	b2eb      	uxtb	r3, r5
 8012830:	2b0a      	cmp	r3, #10
 8012832:	d00f      	beq.n	8012854 <_putc_r+0x5a>
 8012834:	6823      	ldr	r3, [r4, #0]
 8012836:	1c5a      	adds	r2, r3, #1
 8012838:	6022      	str	r2, [r4, #0]
 801283a:	701d      	strb	r5, [r3, #0]
 801283c:	b2ed      	uxtb	r5, r5
 801283e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012840:	07da      	lsls	r2, r3, #31
 8012842:	d405      	bmi.n	8012850 <_putc_r+0x56>
 8012844:	89a3      	ldrh	r3, [r4, #12]
 8012846:	059b      	lsls	r3, r3, #22
 8012848:	d402      	bmi.n	8012850 <_putc_r+0x56>
 801284a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801284c:	f7ff fb9e 	bl	8011f8c <__retarget_lock_release_recursive>
 8012850:	4628      	mov	r0, r5
 8012852:	bd70      	pop	{r4, r5, r6, pc}
 8012854:	4629      	mov	r1, r5
 8012856:	4622      	mov	r2, r4
 8012858:	4630      	mov	r0, r6
 801285a:	f7ff fa78 	bl	8011d4e <__swbuf_r>
 801285e:	4605      	mov	r5, r0
 8012860:	e7ed      	b.n	801283e <_putc_r+0x44>
	...

08012864 <_fstat_r>:
 8012864:	b538      	push	{r3, r4, r5, lr}
 8012866:	2300      	movs	r3, #0
 8012868:	4d06      	ldr	r5, [pc, #24]	@ (8012884 <_fstat_r+0x20>)
 801286a:	4604      	mov	r4, r0
 801286c:	4608      	mov	r0, r1
 801286e:	4611      	mov	r1, r2
 8012870:	602b      	str	r3, [r5, #0]
 8012872:	f7ee fd32 	bl	80012da <_fstat>
 8012876:	1c43      	adds	r3, r0, #1
 8012878:	d102      	bne.n	8012880 <_fstat_r+0x1c>
 801287a:	682b      	ldr	r3, [r5, #0]
 801287c:	b103      	cbz	r3, 8012880 <_fstat_r+0x1c>
 801287e:	6023      	str	r3, [r4, #0]
 8012880:	bd38      	pop	{r3, r4, r5, pc}
 8012882:	bf00      	nop
 8012884:	20000a38 	.word	0x20000a38

08012888 <_isatty_r>:
 8012888:	b538      	push	{r3, r4, r5, lr}
 801288a:	2300      	movs	r3, #0
 801288c:	4d05      	ldr	r5, [pc, #20]	@ (80128a4 <_isatty_r+0x1c>)
 801288e:	4604      	mov	r4, r0
 8012890:	4608      	mov	r0, r1
 8012892:	602b      	str	r3, [r5, #0]
 8012894:	f7ee fd31 	bl	80012fa <_isatty>
 8012898:	1c43      	adds	r3, r0, #1
 801289a:	d102      	bne.n	80128a2 <_isatty_r+0x1a>
 801289c:	682b      	ldr	r3, [r5, #0]
 801289e:	b103      	cbz	r3, 80128a2 <_isatty_r+0x1a>
 80128a0:	6023      	str	r3, [r4, #0]
 80128a2:	bd38      	pop	{r3, r4, r5, pc}
 80128a4:	20000a38 	.word	0x20000a38

080128a8 <memchr>:
 80128a8:	b2c9      	uxtb	r1, r1
 80128aa:	4603      	mov	r3, r0
 80128ac:	4402      	add	r2, r0
 80128ae:	b510      	push	{r4, lr}
 80128b0:	4293      	cmp	r3, r2
 80128b2:	4618      	mov	r0, r3
 80128b4:	d101      	bne.n	80128ba <memchr+0x12>
 80128b6:	2000      	movs	r0, #0
 80128b8:	e003      	b.n	80128c2 <memchr+0x1a>
 80128ba:	7804      	ldrb	r4, [r0, #0]
 80128bc:	3301      	adds	r3, #1
 80128be:	428c      	cmp	r4, r1
 80128c0:	d1f6      	bne.n	80128b0 <memchr+0x8>
 80128c2:	bd10      	pop	{r4, pc}

080128c4 <_init>:
 80128c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128c6:	bf00      	nop
 80128c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128ca:	bc08      	pop	{r3}
 80128cc:	469e      	mov	lr, r3
 80128ce:	4770      	bx	lr

080128d0 <_fini>:
 80128d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128d2:	bf00      	nop
 80128d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128d6:	bc08      	pop	{r3}
 80128d8:	469e      	mov	lr, r3
 80128da:	4770      	bx	lr
