Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 22 15:57:10 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.882        0.000                      0                 2147        0.081        0.000                      0                 2147        3.750        0.000                       0                   943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.882        0.000                      0                 2147        0.081        0.000                      0                 2147        3.750        0.000                       0                   943  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 2.877ns (32.509%)  route 5.973ns (67.491%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          1.275     6.876    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X11Y21         LUT4 (Prop_lut4_I0_O)        0.152     7.028 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=117, routed)         0.881     7.909    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.326     8.235 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.235    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_100[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.767 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.767    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.881    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.995    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.109    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.223    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.445 r  U_Core/U_DataPath/U_ALU/result0_carry__4/O[0]
                         net (fo=1, routed)           0.902    10.347    U_Core/U_DataPath/U_ALU/result0_carry__4_n_7
    SLICE_X4Y27          LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  U_Core/U_DataPath/U_ALU/q[20]_i_10/O
                         net (fo=1, routed)           0.669    11.315    U_Core/U_ControlUnit/q_reg[20]_3
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.124    11.439 r  U_Core/U_ControlUnit/q[20]_i_4/O
                         net (fo=1, routed)           0.739    12.177    U_Core/U_ControlUnit/q[20]_i_4_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.301 r  U_Core/U_ControlUnit/q[20]_i_1/O
                         net (fo=2, routed)           0.745    13.046    U_Core/U_ControlUnit/D[18]
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.170 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.763    13.933    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X10Y25         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.434    14.775    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y25         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.815    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 1.386ns (15.757%)  route 7.410ns (84.243%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=90, routed)          1.308     6.909    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[3]
    SLICE_X15Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.033 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=1, routed)           0.684     7.716    U_Core/U_DataPath/U_PC/q[31]_i_25
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.840 r  U_Core/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=98, routed)          0.972     8.812    U_Core/U_ControlUnit/q_reg[31]_2[0]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.936 r  U_Core/U_ControlUnit/q[31]_i_25/O
                         net (fo=5, routed)           0.762     9.698    U_Core/U_ControlUnit/q[31]_i_25_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.822 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.470    11.292    U_Core/U_ControlUnit/q_reg[11]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124    11.416 r  U_Core/U_ControlUnit/q[7]_i_4/O
                         net (fo=1, routed)           0.718    12.134    U_Core/U_ControlUnit/q[7]_i_4_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.258 r  U_Core/U_ControlUnit/q[7]_i_1/O
                         net (fo=2, routed)           0.808    13.066    U_Core/U_ControlUnit/D[5]
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.190 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.689    13.879    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA1
    SLICE_X14Y18         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.440    14.781    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y18         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X14Y18         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.762    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 3.449ns (40.082%)  route 5.156ns (59.918%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          1.275     6.876    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X11Y21         LUT4 (Prop_lut4_I0_O)        0.152     7.028 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=117, routed)         0.881     7.909    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.326     8.235 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.235    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_100[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.767 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.767    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.881    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.995    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.109    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.223    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.337    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     9.460    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[1]
                         net (fo=1, routed)           0.732    10.526    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3[1]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.329    10.855 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[29]_i_10/O
                         net (fo=1, routed)           0.551    11.405    U_Core/U_ControlUnit/q_reg[29]_2
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.326    11.731 r  U_Core/U_ControlUnit/q[29]_i_5__0/O
                         net (fo=1, routed)           0.554    12.285    U_Core/U_ControlUnit/q[29]_i_5__0_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.409 r  U_Core/U_ControlUnit/q[29]_i_1/O
                         net (fo=2, routed)           0.674    13.083    U_Core/U_ControlUnit/D[27]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.207 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.481    13.688    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X10Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.436    14.777    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.753    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 2.219ns (24.863%)  route 6.706ns (75.137%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          1.531     7.133    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.257 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=78, routed)          0.948     8.205    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.329 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_1__0/O
                         net (fo=2, routed)           0.758     9.086    U_Core/U_DataPath/U_ALU/DI[3]
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.471 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.471    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.699 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.699    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.158    10.972    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.096 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.378    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           1.005    12.507    U_Core/U_ControlUnit/btaken
    SLICE_X15Y19         LUT5 (Prop_lut5_I0_O)        0.152    12.659 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          1.023    13.682    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.326    14.008 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    14.008    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[20]
    SLICE_X14Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.433    14.774    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.079    15.092    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.219ns (24.888%)  route 6.697ns (75.112%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          1.531     7.133    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.257 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=78, routed)          0.948     8.205    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.329 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_1__0/O
                         net (fo=2, routed)           0.758     9.086    U_Core/U_DataPath/U_ALU/DI[3]
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.471 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.471    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.699 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.699    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.158    10.972    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.096 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.378    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           1.005    12.507    U_Core/U_ControlUnit/btaken
    SLICE_X15Y19         LUT5 (Prop_lut5_I0_O)        0.152    12.659 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          1.014    13.673    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.326    13.999 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    13.999    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[17]
    SLICE_X14Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.433    14.774    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[17]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.079    15.092    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 1.386ns (16.021%)  route 7.265ns (83.979%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=90, routed)          1.308     6.909    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[3]
    SLICE_X15Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.033 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=1, routed)           0.684     7.716    U_Core/U_DataPath/U_PC/q[31]_i_25
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.840 r  U_Core/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=98, routed)          0.972     8.812    U_Core/U_ControlUnit/q_reg[31]_2[0]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.936 r  U_Core/U_ControlUnit/q[31]_i_25/O
                         net (fo=5, routed)           0.767     9.703    U_Core/U_ControlUnit/q[31]_i_25_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.827 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=62, routed)          1.330    11.158    U_Core/U_ControlUnit/q_reg[11]
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124    11.282 r  U_Core/U_ControlUnit/q[14]_i_3__0/O
                         net (fo=1, routed)           0.580    11.861    U_Core/U_ControlUnit/q[14]_i_3__0_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.985 r  U_Core/U_ControlUnit/q[14]_i_1/O
                         net (fo=2, routed)           1.005    12.991    U_Core/U_ControlUnit/D[12]
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.115 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.619    13.734    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB0
    SLICE_X14Y22         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.436    14.777    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y22         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.831    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 2.245ns (25.081%)  route 6.706ns (74.919%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          1.531     7.133    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.257 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=78, routed)          0.948     8.205    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.329 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_1__0/O
                         net (fo=2, routed)           0.758     9.086    U_Core/U_DataPath/U_ALU/DI[3]
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.471 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.471    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.699 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.699    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.158    10.972    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.096 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.378    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           1.005    12.507    U_Core/U_ControlUnit/btaken
    SLICE_X15Y19         LUT5 (Prop_lut5_I0_O)        0.152    12.659 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          1.023    13.682    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.352    14.034 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    14.034    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[22]
    SLICE_X14Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.433    14.774    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[22]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.118    15.131    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 2.248ns (25.131%)  route 6.697ns (74.869%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          1.531     7.133    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.257 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=78, routed)          0.948     8.205    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.329 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_1__0/O
                         net (fo=2, routed)           0.758     9.086    U_Core/U_DataPath/U_ALU/DI[3]
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.471 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.471    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.699 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.699    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.158    10.972    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.096 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.378    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           1.005    12.507    U_Core/U_ControlUnit/btaken
    SLICE_X15Y19         LUT5 (Prop_lut5_I0_O)        0.152    12.659 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          1.014    13.673    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.355    14.028 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    14.028    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[19]
    SLICE_X14Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.433    14.774    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[19]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.118    15.131    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.028    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 3.317ns (38.666%)  route 5.262ns (61.334%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          1.275     6.876    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X11Y21         LUT4 (Prop_lut4_I0_O)        0.152     7.028 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=117, routed)         0.881     7.909    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.326     8.235 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.235    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_100[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.767 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.767    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.881    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.995    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.109    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.223    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.337    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.650 r  U_Core/U_DataPath/U_ALU/result0_carry__5/O[3]
                         net (fo=1, routed)           1.022    10.672    U_Core/U_DataPath/U_ALU/result0_carry__5_n_4
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.330    11.002 r  U_Core/U_DataPath/U_ALU/q[27]_i_10/O
                         net (fo=1, routed)           0.452    11.454    U_Core/U_ControlUnit/q_reg[27]_3
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    11.782 r  U_Core/U_ControlUnit/q[27]_i_5/O
                         net (fo=1, routed)           0.466    12.248    U_Core/U_ControlUnit/q[27]_i_5_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    12.372 r  U_Core/U_ControlUnit/q[27]_i_1/O
                         net (fo=2, routed)           0.663    13.035    U_Core/U_ControlUnit/D[25]
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.159 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.503    13.662    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X10Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.436    14.777    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.774    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 2.219ns (24.982%)  route 6.663ns (75.018%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X14Y15         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          1.531     7.133    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.257 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=78, routed)          0.948     8.205    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.329 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_1__0/O
                         net (fo=2, routed)           0.758     9.086    U_Core/U_DataPath/U_ALU/DI[3]
    SLICE_X7Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.471 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.471    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.699 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.699    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.158    10.972    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.096 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.378    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           1.005    12.507    U_Core/U_ControlUnit/btaken
    SLICE_X15Y19         LUT5 (Prop_lut5_I0_O)        0.152    12.659 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          0.981    13.640    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.326    13.966 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    13.966    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[25]
    SLICE_X14Y25         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         1.433    14.774    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X14Y25         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y25         FDCE (Setup_fdce_C_D)        0.079    15.078    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  1.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.672%)  route 0.319ns (69.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.557     1.440    u_APB_Master/clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  u_APB_Master/temp_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  u_APB_Master/temp_wdata_reg[11]/Q
                         net (fo=12, routed)          0.319     1.900    u_ram/Q[11]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.819    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.594     1.477    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[24]/Q
                         net (fo=1, routed)           0.054     1.672    u_APB_Master/PRDATA_reg[31]_3[16]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.045     1.717 r  u_APB_Master/PRDATA[24]_i_1__1/O
                         net (fo=1, routed)           0.000     1.717    u_GPIOC/u_APB_SlaveIntf_GPIO/D[16]
    SLICE_X2Y8           FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.865     1.992    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[24]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121     1.611    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.562     1.445    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[23]/Q
                         net (fo=1, routed)           0.056     1.642    u_APB_Master/PRDATA_reg[31]_3[15]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.045     1.687 r  u_APB_Master/PRDATA[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.687    u_GPIOC/u_APB_SlaveIntf_GPIO/D[15]
    SLICE_X8Y34          FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.830     1.957    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[23]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.120     1.578    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.594     1.477    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[30]/Q
                         net (fo=1, routed)           0.056     1.674    u_APB_Master/PRDATA_reg[31]_4[22]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.045     1.719 r  u_APB_Master/PRDATA[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.719    u_GPIOC/u_APB_SlaveIntf_GPIO/D[22]
    SLICE_X2Y9           FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.865     1.992    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[30]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     1.610    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.565     1.448    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg2_reg[17]/Q
                         net (fo=1, routed)           0.056     1.645    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg2[17]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.690 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[17]_i_1__3/O
                         net (fo=1, routed)           0.000     1.690    u_FND_CTRL/u_APB_SlaveIntf_FND/p_0_in[17]
    SLICE_X10Y7          FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.835     1.962    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[17]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.120     1.581    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  u_APB_Master/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.214     1.802    u_ram/mem_reg_0[5]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  u_APB_Master/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.217     1.805    u_ram/mem_reg_0[7]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.293%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  u_APB_Master/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.218     1.806    u_ram/mem_reg_0[4]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.564     1.447    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg1_reg[7]/Q
                         net (fo=1, routed)           0.080     1.668    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg1[7]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     1.713 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.713    u_FND_CTRL/u_APB_SlaveIntf_FND/p_0_in[7]
    SLICE_X8Y10          FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.834     1.961    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[7]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     1.581    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.566     1.449    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y6          FDCE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[30]/Q
                         net (fo=1, routed)           0.080     1.670    u_APB_Master/PRDATA_reg[31]_5[22]
    SLICE_X14Y6          LUT4 (Prop_lut4_I2_O)        0.045     1.715 r  u_APB_Master/PRDATA[30]_i_1__2/O
                         net (fo=1, routed)           0.000     1.715    u_GPIOD/u_APB_SlaveIntf_GPIO/D[22]
    SLICE_X14Y6          FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=942, routed)         0.836     1.963    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[30]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.121     1.583    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y18    U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y15   U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y15   U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y15   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y11    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y11    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y15    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y12   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[9]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y26   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y26   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y18   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y18   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y18   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y18   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y18   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y18   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y18   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y18   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK



