\cvsection{Publications}

\begin{cventries}
  \cventry
    {}%{C. Deutschbein, C. Sturton}
    {Evaluating Security Specification Mining for a CISC Architecture} % Project
    {HOST 2020} % Empty date
    %{} % Empty location
    {}
    {C. Deutschbein, C. Sturton\newline\textit{Specification mining can define security over x86 without source access using state partitions to refine search space.}}

  \cventry
    {}%{C. Deutschbein, C. Sturton}
    {Mining Security Critical Linear Temporal Logic Specifications for Processors} % Project
    {MTV 2018} % Empty date
    %{} % Empty location
    {}
    {C. Deutschbein, C. Sturton\newline\textit{Specification mining with typed LTL templates generates manageable numbers of human readable security assertions.}}

  \cventry
    {}
    {End-to-End Automated Exploit Generation for Validating Security of Processor Designs} % Project
    {MICRO 2018} % Empty date
    %{} % Empty location
    {}
    {R. Zhang, C. Deutschbein, P. Huang, C. Sturton\newline\textit{Backwards symbolic execution gives deployable exploits for known security bugs.}\newline\color{red}{Nominated for Best Paper.}}

  \cventry
    {}
    {Multi-core Cyclic Executives for Safety-Critical Systems} % Project
    {SETTA 2017} % Empty date
    %{} % Empty location
    {}
    {C. Deutschbein, T. Fleming, A. Burns, S. Baruah\newline\textit{Real-time scheduling of multiprocessor tasks with mixed periodicity has an optimal solution.}}

  \cventry
    {}
    {Preemptive Uniprocessor EDF Schedulability Analysis with Preemption Costs Considered} % Project
    {RTSS 2016} % Empty date
    %{} % Empty location
    {}
    {C. Deutschbein, S. Baruah\newline\textit{Earliest Deadline First (EDF) scheduling with preemption costs can be reduced to EDF scheduling.}}

  \cventry
    {}
    {Performance and energy limits of a processor-integrated FFT accelerator} % Project
    {HPEC 2014} % Empty date
    %{} % Empty location
    {}
    {T. Thanh-Hoang, A. Shambayati, C. Deutschbein, H. Hoffmann, A. A. Chien\newline\textit{Heterogenous accelerators can improve average case performance and efficiency at minimal cost in chip area.}}

\end{cventries}
