vendor_name = ModelSim
source_file = 1, /home/sahasra/Documents/dld/lab1/main/Testbench.vhd
source_file = 1, /home/sahasra/Documents/dld/lab1/main/andGate.vhd
source_file = 1, /home/sahasra/Documents/dld/lab1/main/notGate.vhd
source_file = 1, /home/sahasra/Documents/dld/lab1/main/orGate.vhd
source_file = 1, /home/sahasra/Documents/dld/lab1/main/main.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/sahasra/Documents/dld/lab1/main/db/main.cbx.xml
design_name = main
instance = comp, \oAnd~output , oAnd~output, main, 1
instance = comp, \oOr~output , oOr~output, main, 1
instance = comp, \oNot~output , oNot~output, main, 1
instance = comp, \A~input , A~input, main, 1
instance = comp, \B~input , B~input, main, 1
instance = comp, \gateAnd|C , gateAnd|C, main, 1
instance = comp, \gateOr|C , gateOr|C, main, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, main, 1
