# **VLSI Project**
## NMOS
### Voltage Transfer Characteristics/ DC transfer characteristics (VTC Curve)
-  Schematic
![id-vgs-schematic](https://github.com/DevinduDh/VLSI/assets/76746921/67988b57-a323-40dd-b8ec-27f88d5e847d)

- Graphs
  #### I_D vs V_DS graph
![id-vgs](https://github.com/DevinduDh/VLSI/assets/76746921/ba4c9f6f-701f-43fd-955c-28a10901f055)

  #### I_D vs V_GS graph
  ![id-vgs1](https://github.com/DevinduDh/VLSI/assets/76746921/3d05363e-fa08-4a6a-aa7e-a0ff4bd61212)
# CMOS INVERTER

-  Schematic
![cmos-schematic](https://github.com/DevinduDh/VLSI/assets/76746921/b789add5-c4e5-4842-99f8-b3794c2b66a5)


-   Graphs


-   Layout

Tools used:- CADENCE Virtuoso <br>
PDK used:- gpdk 45

Firstly, NMOS and PMOS lengths are kept at 50nm and widths are varied using parametric analysis to make rise and fall transition equal.


