#Build: Synplify Pro (R) P-2019.03G, Build 307R, Sep 25 2019
#install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
#OS: Linux 
#Hostname: rochor-Swift-SF315-51G

# Thu Mar 26 14:03:23 2020

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v":1:7:1:13|Synthesizing module instRom in library work.
Running optimization stage 1 on instRom .......
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":1:7:1:9|Synthesizing module cpu in library work.
@W: CG532 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":46:2:46:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":45:10:45:11|Object ha is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on cpu .......
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":1:7:1:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[4] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[3] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[2] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[1] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[0] is always 0.
@W: CL279 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Pruning register bits 4 to 0 of cpu_din[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on top .......
@N: CL159 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":4:10:4:16|Input buttonB is unused.
Running optimization stage 2 on cpu .......
@N: CL159 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":3:10:3:12|Input rst is unused.
Running optimization stage 2 on instRom .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 176MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Mar 26 14:03:26 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 26 14:03:26 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 55MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Mar 26 14:03:26 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 26 14:03:28 2020

###########################################################]
# Thu Mar 26 14:03:28 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@A: MF827 |No constraint file specified.
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt 
Printing clock  summary report in "/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 244MB peak: 244MB)

@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[12\][7:0] (in view: work.cpu(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[13\][7:0] (in view: work.cpu(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[14\][7:0] (in view: work.cpu(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[15\][7:0] (in view: work.cpu(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance read (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)



Clock Summary
******************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       top|clk     100.0 MHz     10.000        inferred     Autoconstr_clkgroup_0     127  
==============================================================================================



Clock Load Summary
***********************

            Clock     Source        Clock Pin          Non-clock Pin     Non-clock Pin
Clock       Load      Pin           Seq Example        Seq Example       Comb Example 
--------------------------------------------------------------------------------------
top|clk     127       clk(port)     cpu_din[7:5].C     -                 -            
======================================================================================

@W: MT529 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Found inferred clock top|clk which controls 127 sequential elements including cpu_instance.ir_addr[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 127 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   127        led_R          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 26 14:03:29 2020

###########################################################]
# Thu Mar 26 14:03:30 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 241MB peak: 241MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[11][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[9][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[8][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[0] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[1] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[2] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[4\][0] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[4\][1] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[4\][2] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[4\][3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[4\][4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[5\][0] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[5\][1] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[5\][2] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[5\][3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[5\][4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[6\][0] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[6\][1] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[6\][2] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[6\][3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[6\][4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[7\][0] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[7\][1] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[7\][2] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[7\][3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[7\][4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][2] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][3] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][4] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][5] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][6] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][7] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][0] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][1] (in view: work.cpu(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][5] because it is equivalent to instance cpu_instance.rf_wdata[5][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][5] because it is equivalent to instance cpu_instance.rf_wdata[5][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][6] because it is equivalent to instance cpu_instance.rf_wdata[5][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][6] because it is equivalent to instance cpu_instance.rf_wdata[5][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][7] because it is equivalent to instance cpu_instance.rf_wdata[5][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][7] because it is equivalent to instance cpu_instance.rf_wdata[5][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Removing sequential instance cpu_din[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][7] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 329MB peak: 329MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 329MB peak: 329MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 329MB peak: 329MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 355MB peak: 355MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.64ns		 168 /        60
   2		0h:00m:02s		    -4.64ns		 161 /        60
   3		0h:00m:02s		    -4.39ns		 160 /        60
   4		0h:00m:02s		    -4.45ns		 159 /        60
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Replicating instance cpu_instance.ir_addr[0] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Replicating instance cpu_instance.ir_addr[2] (in view: work.top(verilog)) with 20 loads 2 times to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.rf_wdata\[10\]_26_5dup[5] (in view: work.top(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.rf_wdata\[10\]_26_5[7] (in view: work.top(verilog)) with 3 loads 2 time(s) to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:02s		    -4.39ns		 169 /        63


   6		0h:00m:02s		    -4.13ns		 170 /        63
   7		0h:00m:02s		    -4.33ns		 171 /        63
   8		0h:00m:02s		    -4.14ns		 172 /        63
   9		0h:00m:02s		    -4.02ns		 173 /        63
  10		0h:00m:02s		    -4.02ns		 173 /        63
  11		0h:00m:02s		    -3.66ns		 174 /        63
  12		0h:00m:02s		    -3.51ns		 175 /        63
  13		0h:00m:02s		    -3.66ns		 175 /        63
  14		0h:00m:02s		    -3.51ns		 175 /        63
  15		0h:00m:02s		    -3.72ns		 177 /        63
  16		0h:00m:02s		    -3.72ns		 177 /        63

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 355MB peak: 355MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 355MB peak: 355MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 355MB peak: 355MB)

Writing Analyst data base /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 355MB peak: 355MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 355MB peak: 355MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 355MB peak: 355MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 355MB peak: 355MB)

@W: MT420 |Found inferred clock top|clk with period 14.27ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Mar 26 14:03:35 2020
#


Top view:               top
Requested Frequency:    70.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.518

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            70.1 MHz      59.6 MHz      14.266        16.783        -2.518     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|clk   top|clk  |  14.266      -2.518  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                            Arrival           
Instance                          Reference     Type     Pin     Net                  Time        Slack 
                                  Clock                                                                 
--------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]           top|clk       DFF      Q       ir_addr[4]           0.367       -2.518
cpu_instance.ir_addr[3]           top|clk       DFF      Q       ir_addr[3]           0.367       -2.450
cpu_instance.ir_addr[7]           top|clk       DFF      Q       ir_addr[7]           0.367       -2.450
cpu_instance.ir_addr[6]           top|clk       DFF      Q       ir_addr[6]           0.367       -2.383
cpu_instance.ir_addr[5]           top|clk       DFF      Q       ir_addr[5]           0.367       -2.240
cpu_instance.ir_addr_fast[2]      top|clk       DFF      Q       ir_addr_fast[2]      0.367       -2.179
cpu_instance.ir_addr_fast[0]      top|clk       DFF      Q       ir_addr_fast[0]      0.367       -2.112
cpu_instance.ir_addr_2_rep1       top|clk       DFF      Q       ir_addr_2_rep1       0.367       -0.945
cpu_instance.ir_addr[1]           top|clk       DFF      Q       ir_addr[1]           0.367       -0.939
cpu_instance.rf_wdata\[0\][2]     top|clk       DFF      Q       rf_wdata\[0\][2]     0.367       -0.141
========================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                     Required           
Instance                          Reference     Type     Pin     Net                           Time         Slack 
                                  Clock                                                                           
------------------------------------------------------------------------------------------------------------------
cpu_instance.rf_wdata\[2\][7]     top|clk       DFFE     D       rf_wdata\[1\]_26_7_rep1       14.133       -2.518
cpu_instance.rf_wdata\[3\][7]     top|clk       DFFE     D       rf_wdata\[1\]_26_7_rep2       14.133       -2.518
cpu_instance.rf_wdata\[4\][7]     top|clk       DFFE     D       rf_wdata\[1\]_26[7]           14.133       -2.518
cpu_instance.rf_wdata\[4\][5]     top|clk       DFFE     D       rf_wdata\[1\]_26[5]           14.133       -2.001
cpu_instance.rf_wdata\[1\][5]     top|clk       DFFE     D       N_102_rep1                    14.133       -1.337
cpu_instance.rf_wdata\[2\][5]     top|clk       DFFE     D       N_102_rep2                    14.133       -1.337
cpu_instance.rf_wdata\[3\][5]     top|clk       DFFE     D       rf_wdata\[10\]_26_5dup[5]     14.133       -1.337
cpu_instance.rf_wdata\[1\][3]     top|clk       DFFE     D       rf_wdata\[1\]_26[3]           14.133       -1.213
cpu_instance.rf_wdata\[2\][3]     top|clk       DFFE     D       rf_wdata\[1\]_26[3]           14.133       -1.213
cpu_instance.rf_wdata\[3\][3]     top|clk       DFFE     D       rf_wdata\[1\]_26[3]           14.133       -1.213
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.266
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.133

    - Propagation time:                      16.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.518

    Number of logic level(s):                8
    Starting point:                          cpu_instance.ir_addr[4] / Q
    Ending point:                            cpu_instance.rf_wdata\[4\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                      DFF           Q        Out     0.367     0.367       -         
ir_addr[4]                                   Net           -        -       1.021     -           7         
cpu_instance.iR.N_20_i_i_o3_2                LUT3          I1       In      -         1.388       -         
cpu_instance.iR.N_20_i_i_o3_2                LUT3          F        Out     1.099     2.487       -         
N_20_i_i_o3_2                                Net           -        -       1.082     -           16        
cpu_instance.iR.un1_m1_0_a2                  LUT4          I1       In      -         3.569       -         
cpu_instance.iR.un1_m1_0_a2                  LUT4          F        Out     1.099     4.668       -         
read8                                        Net           -        -       1.021     -           2         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          I1       In      -         5.689       -         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          F        Out     1.099     6.788       -         
un4_address0[1]                              Net           -        -       0.766     -           1         
cpu_instance.un4_address_m[1]                LUT3          I2       In      -         7.554       -         
cpu_instance.un4_address_m[1]                LUT3          F        Out     0.822     8.376       -         
un4_address_m[1]                             Net           -        -       1.021     -           7         
cpu_instance.m3_0_03_2                       LUT3          I0       In      -         9.397       -         
cpu_instance.m3_0_03_2                       LUT3          F        Out     1.032     10.429      -         
m3_0_03_3                                    Net           -        -       1.021     -           2         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          I1       In      -         11.450      -         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          F        Out     1.099     12.549      -         
rf_wdata\[10\]_26_5_2_1[7]                   Net           -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          I2       In      -         13.314      -         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          F        Out     0.822     14.136      -         
rf_wdata\[10\]_26_5_2[7]                     Net           -        -       1.021     -           3         
cpu_instance.rf_wdata\[10\]_26_5[7]          MUX2_LUT5     S0       In      -         15.157      -         
cpu_instance.rf_wdata\[10\]_26_5[7]          MUX2_LUT5     O        Out     0.472     15.629      -         
rf_wdata\[1\]_26[7]                          Net           -        -       1.021     -           1         
cpu_instance.rf_wdata\[4\][7]                DFFE          D        In      -         16.650      -         
============================================================================================================
Total path delay (propagation time + setup) of 16.783 is 8.044(47.9%) logic and 8.739(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.266
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.133

    - Propagation time:                      16.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.518

    Number of logic level(s):                8
    Starting point:                          cpu_instance.ir_addr[4] / Q
    Ending point:                            cpu_instance.rf_wdata\[3\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                      DFF           Q        Out     0.367     0.367       -         
ir_addr[4]                                   Net           -        -       1.021     -           7         
cpu_instance.iR.N_20_i_i_o3_2                LUT3          I1       In      -         1.388       -         
cpu_instance.iR.N_20_i_i_o3_2                LUT3          F        Out     1.099     2.487       -         
N_20_i_i_o3_2                                Net           -        -       1.082     -           16        
cpu_instance.iR.un1_m1_0_a2                  LUT4          I1       In      -         3.569       -         
cpu_instance.iR.un1_m1_0_a2                  LUT4          F        Out     1.099     4.668       -         
read8                                        Net           -        -       1.021     -           2         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          I1       In      -         5.689       -         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          F        Out     1.099     6.788       -         
un4_address0[1]                              Net           -        -       0.766     -           1         
cpu_instance.un4_address_m[1]                LUT3          I2       In      -         7.554       -         
cpu_instance.un4_address_m[1]                LUT3          F        Out     0.822     8.376       -         
un4_address_m[1]                             Net           -        -       1.021     -           7         
cpu_instance.m3_0_03_2                       LUT3          I0       In      -         9.397       -         
cpu_instance.m3_0_03_2                       LUT3          F        Out     1.032     10.429      -         
m3_0_03_3                                    Net           -        -       1.021     -           2         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          I1       In      -         11.450      -         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          F        Out     1.099     12.549      -         
rf_wdata\[10\]_26_5_2_1[7]                   Net           -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          I2       In      -         13.314      -         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          F        Out     0.822     14.136      -         
rf_wdata\[10\]_26_5_2[7]                     Net           -        -       1.021     -           3         
cpu_instance.rf_wdata\[10\]_26_5_7_rep2      MUX2_LUT5     S0       In      -         15.157      -         
cpu_instance.rf_wdata\[10\]_26_5_7_rep2      MUX2_LUT5     O        Out     0.472     15.629      -         
rf_wdata\[1\]_26_7_rep2                      Net           -        -       1.021     -           1         
cpu_instance.rf_wdata\[3\][7]                DFFE          D        In      -         16.650      -         
============================================================================================================
Total path delay (propagation time + setup) of 16.783 is 8.044(47.9%) logic and 8.739(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.266
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.133

    - Propagation time:                      16.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.518

    Number of logic level(s):                8
    Starting point:                          cpu_instance.ir_addr[4] / Q
    Ending point:                            cpu_instance.rf_wdata\[2\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                      DFF           Q        Out     0.367     0.367       -         
ir_addr[4]                                   Net           -        -       1.021     -           7         
cpu_instance.iR.N_20_i_i_o3_2                LUT3          I1       In      -         1.388       -         
cpu_instance.iR.N_20_i_i_o3_2                LUT3          F        Out     1.099     2.487       -         
N_20_i_i_o3_2                                Net           -        -       1.082     -           16        
cpu_instance.iR.un1_m1_0_a2                  LUT4          I1       In      -         3.569       -         
cpu_instance.iR.un1_m1_0_a2                  LUT4          F        Out     1.099     4.668       -         
read8                                        Net           -        -       1.021     -           2         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          I1       In      -         5.689       -         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          F        Out     1.099     6.788       -         
un4_address0[1]                              Net           -        -       0.766     -           1         
cpu_instance.un4_address_m[1]                LUT3          I2       In      -         7.554       -         
cpu_instance.un4_address_m[1]                LUT3          F        Out     0.822     8.376       -         
un4_address_m[1]                             Net           -        -       1.021     -           7         
cpu_instance.m3_0_03_2                       LUT3          I0       In      -         9.397       -         
cpu_instance.m3_0_03_2                       LUT3          F        Out     1.032     10.429      -         
m3_0_03_3                                    Net           -        -       1.021     -           2         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          I1       In      -         11.450      -         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          F        Out     1.099     12.549      -         
rf_wdata\[10\]_26_5_2_1[7]                   Net           -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          I2       In      -         13.314      -         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          F        Out     0.822     14.136      -         
rf_wdata\[10\]_26_5_2[7]                     Net           -        -       1.021     -           3         
cpu_instance.rf_wdata\[10\]_26_5_7_rep1      MUX2_LUT5     S0       In      -         15.157      -         
cpu_instance.rf_wdata\[10\]_26_5_7_rep1      MUX2_LUT5     O        Out     0.472     15.629      -         
rf_wdata\[1\]_26_7_rep1                      Net           -        -       1.021     -           1         
cpu_instance.rf_wdata\[2\][7]                DFFE          D        In      -         16.650      -         
============================================================================================================
Total path delay (propagation time + setup) of 16.783 is 8.044(47.9%) logic and 8.739(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.266
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.133

    - Propagation time:                      16.583
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.450

    Number of logic level(s):                8
    Starting point:                          cpu_instance.ir_addr[3] / Q
    Ending point:                            cpu_instance.rf_wdata\[4\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[3]                      DFF           Q        Out     0.367     0.367       -         
ir_addr[3]                                   Net           -        -       1.021     -           5         
cpu_instance.iR.N_20_i_i_o3_2                LUT3          I0       In      -         1.388       -         
cpu_instance.iR.N_20_i_i_o3_2                LUT3          F        Out     1.032     2.420       -         
N_20_i_i_o3_2                                Net           -        -       1.082     -           16        
cpu_instance.iR.un1_m1_0_a2                  LUT4          I1       In      -         3.502       -         
cpu_instance.iR.un1_m1_0_a2                  LUT4          F        Out     1.099     4.601       -         
read8                                        Net           -        -       1.021     -           2         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          I1       In      -         5.622       -         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          F        Out     1.099     6.721       -         
un4_address0[1]                              Net           -        -       0.766     -           1         
cpu_instance.un4_address_m[1]                LUT3          I2       In      -         7.487       -         
cpu_instance.un4_address_m[1]                LUT3          F        Out     0.822     8.309       -         
un4_address_m[1]                             Net           -        -       1.021     -           7         
cpu_instance.m3_0_03_2                       LUT3          I0       In      -         9.330       -         
cpu_instance.m3_0_03_2                       LUT3          F        Out     1.032     10.361      -         
m3_0_03_3                                    Net           -        -       1.021     -           2         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          I1       In      -         11.383      -         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          F        Out     1.099     12.482      -         
rf_wdata\[10\]_26_5_2_1[7]                   Net           -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          I2       In      -         13.247      -         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          F        Out     0.822     14.069      -         
rf_wdata\[10\]_26_5_2[7]                     Net           -        -       1.021     -           3         
cpu_instance.rf_wdata\[10\]_26_5[7]          MUX2_LUT5     S0       In      -         15.090      -         
cpu_instance.rf_wdata\[10\]_26_5[7]          MUX2_LUT5     O        Out     0.472     15.562      -         
rf_wdata\[1\]_26[7]                          Net           -        -       1.021     -           1         
cpu_instance.rf_wdata\[4\][7]                DFFE          D        In      -         16.583      -         
============================================================================================================
Total path delay (propagation time + setup) of 16.716 is 7.977(47.7%) logic and 8.739(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.266
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.133

    - Propagation time:                      16.583
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.450

    Number of logic level(s):                8
    Starting point:                          cpu_instance.ir_addr[7] / Q
    Ending point:                            cpu_instance.rf_wdata\[4\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[7]                      DFF           Q        Out     0.367     0.367       -         
ir_addr[7]                                   Net           -        -       1.021     -           10        
cpu_instance.iR.N_20_i_i_o3_1                LUT2          I1       In      -         1.388       -         
cpu_instance.iR.N_20_i_i_o3_1                LUT2          F        Out     1.099     2.487       -         
N_20_i_i_o3_1                                Net           -        -       1.082     -           14        
cpu_instance.iR.un1_m1_0_a2                  LUT4          I0       In      -         3.569       -         
cpu_instance.iR.un1_m1_0_a2                  LUT4          F        Out     1.032     4.601       -         
read8                                        Net           -        -       1.021     -           2         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          I1       In      -         5.622       -         
cpu_instance.un4_address_0_3_xx_mm[1]        LUT4          F        Out     1.099     6.721       -         
un4_address0[1]                              Net           -        -       0.766     -           1         
cpu_instance.un4_address_m[1]                LUT3          I2       In      -         7.487       -         
cpu_instance.un4_address_m[1]                LUT3          F        Out     0.822     8.309       -         
un4_address_m[1]                             Net           -        -       1.021     -           7         
cpu_instance.m3_0_03_2                       LUT3          I0       In      -         9.330       -         
cpu_instance.m3_0_03_2                       LUT3          F        Out     1.032     10.361      -         
m3_0_03_3                                    Net           -        -       1.021     -           2         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          I1       In      -         11.383      -         
cpu_instance.rf_wdata\[10\]_26_5_2_N_2L1     LUT4          F        Out     1.099     12.482      -         
rf_wdata\[10\]_26_5_2_1[7]                   Net           -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          I2       In      -         13.247      -         
cpu_instance.rf_wdata\[10\]_26_5_2[7]        LUT4          F        Out     0.822     14.069      -         
rf_wdata\[10\]_26_5_2[7]                     Net           -        -       1.021     -           3         
cpu_instance.rf_wdata\[10\]_26_5[7]          MUX2_LUT5     S0       In      -         15.090      -         
cpu_instance.rf_wdata\[10\]_26_5[7]          MUX2_LUT5     O        Out     0.472     15.562      -         
rf_wdata\[1\]_26[7]                          Net           -        -       1.021     -           1         
cpu_instance.rf_wdata\[4\][7]                DFFE          D        In      -         16.583      -         
============================================================================================================
Total path delay (propagation time + setup) of 16.716 is 7.977(47.7%) logic and 8.739(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 355MB peak: 355MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 355MB peak: 355MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             31 uses
DFF             32 uses
DFFE            30 uses
DFFR            1 use
GSR             1 use
MUX2_LUT5       13 uses
MUX2_LUT6       2 uses
LUT2            10 uses
LUT3            41 uses
LUT4            112 uses

I/O ports: 6
I/O primitives: 4
IBUF           1 use
OBUF           3 uses

I/O Register bits:                  0
Register bits not including I/Os:   63 of 864 (7%)
Total load per clock:
   top|clk: 63

@S |Mapping Summary:
Total  LUTs: 163 (14%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 355MB peak: 355MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Thu Mar 26 14:03:35 2020

###########################################################]
