\hypertarget{classBaseCPU}{
\section{クラス BaseCPU}
\label{classBaseCPU}\index{BaseCPU@{BaseCPU}}
}


{\ttfamily \#include $<$cpu\_\-dummy.hh$>$}BaseCPUに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=12cm]{classBaseCPU}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classBaseCPU_1_1BaseCPU}{BaseCPU}
\end{DoxyCompactItemize}
\subsection*{Static Public メソッド}
\begin{DoxyCompactItemize}
\item 
static int \hyperlink{classBaseCPU_a3dc27039752f525298c687220bcf26c2}{numSimulatedInsts} ()
\item 
static int \hyperlink{classBaseCPU_a24f07c8c3ace9a4eaf5679ae790106ea}{numSimulatedOps} ()
\item 
static void \hyperlink{classBaseCPU_a75101f8aee74078c8c3c1d1f3617f7cc}{wakeup} ()
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
tuple \hyperlink{classBaseCPU_aaed212049a9dd45ea37d46403a76713a}{default\_\-tracer} = ExeTracer()
\begin{DoxyCompactList}\small\item\em chose ISA section decide import file \item\end{DoxyCompactList}\item 
\hyperlink{classBaseCPU_a7834205597f6fdfa3801594ba899afcb}{isa\_\-class} = AlphaISA
\item 
tuple \hyperlink{classBaseCPU_ab737471139f5a296e5b26e8a0e1b0744}{system} = Param.System(Parent.any, \char`\"{}system object\char`\"{})
\begin{DoxyCompactList}\small\item\em initialize section \item\end{DoxyCompactList}\item 
tuple \hyperlink{classBaseCPU_a367f5d07843a54b9454fa6f733fd6d50}{cpu\_\-id} = Param.Int(-\/1, \char`\"{}CPU identifier\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a15fdecad084e8c7e04ac559e4636c87d}{socket\_\-id} = Param.Unsigned(0, \char`\"{}Physical Socket identifier\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_aac03a586f9fcb28bcbe8c3721888fa93}{numThreads} = Param.Unsigned(1, \char`\"{}number of HW thread contexts\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_ac5000747a59175f68c1efa108516eb16}{function\_\-trace} = Param.Bool(False, \char`\"{}Enable function trace\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_ad9ee026563aba78102ce184249738572}{function\_\-trace\_\-start} = \hyperlink{base_2types_8hh_a5c8ed81b7d238c9083e1037ba6d61643}{Param.Tick}(0, \char`\"{}Tick to start function trace\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_ad79de7771e2fdfe4aa9ba3d4f7e6972c}{checker} = Param.BaseCPU(NULL, \char`\"{}checker CPU\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a6f7595c08ddf31d6a8646b0e14b28c46}{do\_\-checkpoint\_\-insts}
\item 
tuple \hyperlink{classBaseCPU_a110e001546710f99adde87d1746e9c49}{do\_\-statistics\_\-insts}
\item 
tuple \hyperlink{classBaseCPU_a02161747f06d401b8553ce7a53854005}{profile} = Param.Latency('0ns', \char`\"{}trace the kernel stack\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_aa517e445b968db5f6e09649460450220}{do\_\-quiesce} = Param.Bool(True, \char`\"{}enable quiesce instructions\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a73d872f4e6fdf59531004dac33e2cd93}{workload} = VectorParam.Process(\mbox{[}$\,$\mbox{]}, \char`\"{}processes to run\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a6be3ef152e982fb57e224c4a32a431b7}{dtb} = Param.SparcTLB(SparcTLB(), \char`\"{}Data TLB\char`\"{})
\begin{DoxyCompactList}\small\item\em choose inline that I chose dtb,itb is Data and Instructino TLB. \item\end{DoxyCompactList}\item 
tuple \hyperlink{classBaseCPU_a05093b507c1f741f2150103b12ac7056}{itb} = Param.SparcTLB(SparcTLB(), \char`\"{}Instruction TLB\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_abb9c3a7eae9af33c74d2c7da98a171bd}{interrupts}
\item 
tuple \hyperlink{classBaseCPU_a6d1804c8bb7cb5ff7f700541100052c4}{isa} = VectorParam.SparcISA(\mbox{[} \hyperlink{classBaseCPU_a7834205597f6fdfa3801594ba899afcb}{isa\_\-class}() \mbox{]}, \char`\"{}ISA instance\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a3efa5b96277fd1a9947fc495f93d81aa}{istage2\_\-mmu} = Param.ArmStage2MMU(ArmStage2IMMU(), \char`\"{}Stage 2 trans\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a75d388d574fc0e0122be1d7167cba0d3}{dstage2\_\-mmu} = Param.ArmStage2MMU(ArmStage2DMMU(), \char`\"{}Stage 2 trans\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a2d5c6392dac36249566c6dd1ab1629cd}{UnifiedTLB} = Param.Bool(True, \char`\"{}Is this a Unified TLB?\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a5baeef1affeb41d3e04f0d3450d48f0c}{max\_\-insts\_\-all\_\-threads}
\item 
tuple \hyperlink{classBaseCPU_afa4e8faf201b5d5e4da394405ee84805}{max\_\-insts\_\-any\_\-thread}
\item 
tuple \hyperlink{classBaseCPU_a30fe1902651549f6e2fe15e9e1431614}{simpoint\_\-start\_\-insts}
\item 
tuple \hyperlink{classBaseCPU_a1ae95047fbaf997fcce9b1fce56e33c8}{max\_\-loads\_\-all\_\-threads}
\item 
tuple \hyperlink{classBaseCPU_af0e664a8b890f123dd471b9d8f16aa69}{max\_\-loads\_\-any\_\-thread}
\item 
tuple \hyperlink{classBaseCPU_a1446cbc3c813038b4583bfa7ee8cab43}{progress\_\-interval}
\item 
tuple \hyperlink{classBaseCPU_a121f751814e1a758b12f22303623a3f2}{switched\_\-out}
\item 
tuple \hyperlink{classBaseCPU_a7deba7e62c47a4cf4b9f5516fad8b175}{tracer} = Param.InstTracer(\hyperlink{classBaseCPU_aaed212049a9dd45ea37d46403a76713a}{default\_\-tracer}, \char`\"{}Instruction \hyperlink{classBaseCPU_a7deba7e62c47a4cf4b9f5516fad8b175}{tracer}\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_ada744b98d4371502b5cb7c4f036f1344}{icache\_\-port} = \hyperlink{classMasterPort}{MasterPort}(\char`\"{}Instruction \hyperlink{classPort}{Port}\char`\"{})
\item 
tuple \hyperlink{classBaseCPU_a9c199cadc0aca1c84868beea5d4402e7}{dcache\_\-port} = \hyperlink{classMasterPort}{MasterPort}(\char`\"{}Data \hyperlink{classPort}{Port}\char`\"{})
\item 
\hyperlink{classBaseCPU_afb28c1e93e4392feb92bba3a13860de6}{interrupts}
\item 
\hyperlink{classBaseCPU_a91279baac0a912d72511088f03022a74}{apic\_\-clk\_\-domain}
\item 
\hyperlink{classBaseCPU_a6a2f1113123f35e7b40563253458e1bc}{icache}
\item 
\hyperlink{classBaseCPU_a14fe98d2073e51d9684da721ccee155d}{dcache}
\item 
\hyperlink{classBaseCPU_ae92a283dea4788c5640b1c3714fc358f}{icache\_\-port}
\item 
\hyperlink{classBaseCPU_adc175e76d2117b4ce568744b06f0b7f3}{dcache\_\-port}
\item 
\hyperlink{classBaseCPU_a37c8156fb7e91e4bb9bc8beeb4333d40}{itb\_\-walker\_\-cache}
\item 
\hyperlink{classBaseCPU_a62486d185ddea16fa00d4d02f5c39c98}{dtb\_\-walker\_\-cache}
\item 
\hyperlink{classBaseCPU_ac92952e9e23988d0e47b6c41632f9795}{itb\_\-walker\_\-cache\_\-bus}
\item 
\hyperlink{classBaseCPU_a59d7ecff5cf16aa1030de804e2ce2933}{dtb\_\-walker\_\-cache\_\-bus}
\item 
\hyperlink{classBaseCPU_a93e5e48e5669646bc5b83b93fafe6a22}{toL2Bus}
\item 
\hyperlink{classBaseCPU_a9d82c31af4135d722ed9d50479787e9a}{l2cache}
\item 
\hyperlink{classBaseCPU_a39929ad490826f819b29d55d6a5f1fb3}{isa}
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
list \hyperlink{classBaseCPU_a57e86fee16346e0c872def95c935bfea}{\_\-cached\_\-ports} = \mbox{[}'\hyperlink{classBaseCPU_ada744b98d4371502b5cb7c4f036f1344}{icache\_\-port}', '\hyperlink{classBaseCPU_a9c199cadc0aca1c84868beea5d4402e7}{dcache\_\-port}'\mbox{]}
\item 
list \hyperlink{classBaseCPU_a84566b9e98570dae181d316412668254}{\_\-uncached\_\-slave\_\-ports} = \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em I use MIPS. \item\end{DoxyCompactList}\item 
list \hyperlink{classBaseCPU_aa1ea0760d8eaf6d9205060618f4ba032}{\_\-uncached\_\-master\_\-ports} = \mbox{[}$\,$\mbox{]}
\item 
\hyperlink{classBaseCPU_a466be9cc0cce279e1a60edb036677ef9}{\_\-cached\_\-ports}
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{classBaseCPU_a3dc27039752f525298c687220bcf26c2}{
\index{BaseCPU@{BaseCPU}!numSimulatedInsts@{numSimulatedInsts}}
\index{numSimulatedInsts@{numSimulatedInsts}!BaseCPU@{BaseCPU}}
\subsubsection[{numSimulatedInsts}]{\setlength{\rightskip}{0pt plus 5cm}static int numSimulatedInsts ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{classBaseCPU_a3dc27039752f525298c687220bcf26c2}



\begin{DoxyCode}
48 { return 0; }
\end{DoxyCode}
\hypertarget{classBaseCPU_a24f07c8c3ace9a4eaf5679ae790106ea}{
\index{BaseCPU@{BaseCPU}!numSimulatedOps@{numSimulatedOps}}
\index{numSimulatedOps@{numSimulatedOps}!BaseCPU@{BaseCPU}}
\subsubsection[{numSimulatedOps}]{\setlength{\rightskip}{0pt plus 5cm}static int numSimulatedOps ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{classBaseCPU_a24f07c8c3ace9a4eaf5679ae790106ea}



\begin{DoxyCode}
49 { return 0; }
\end{DoxyCode}
\hypertarget{classBaseCPU_a75101f8aee74078c8c3c1d1f3617f7cc}{
\index{BaseCPU@{BaseCPU}!wakeup@{wakeup}}
\index{wakeup@{wakeup}!BaseCPU@{BaseCPU}}
\subsubsection[{wakeup}]{\setlength{\rightskip}{0pt plus 5cm}static void wakeup ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{classBaseCPU_a75101f8aee74078c8c3c1d1f3617f7cc}


\hyperlink{classCheckerCPU_ae674290a26ecbd622c5160e38e8a4fe9}{CheckerCPU}, \hyperlink{classInOrderCPU_ae674290a26ecbd622c5160e38e8a4fe9}{InOrderCPU}, \hyperlink{classBaseKvmCPU_ae674290a26ecbd622c5160e38e8a4fe9}{BaseKvmCPU}, \hyperlink{classFullO3CPU_ae674290a26ecbd622c5160e38e8a4fe9}{FullO3CPU$<$ Impl $>$}, \hyperlink{classOzoneCPU_ae674290a26ecbd622c5160e38e8a4fe9}{OzoneCPU$<$ Impl $>$}, \hyperlink{classBaseSimpleCPU_ae674290a26ecbd622c5160e38e8a4fe9}{BaseSimpleCPU}, \hyperlink{classFullO3CPU_ae674290a26ecbd622c5160e38e8a4fe9}{FullO3CPU$<$ O3CPUImpl $>$}, \hyperlink{classOzoneCPU_ae674290a26ecbd622c5160e38e8a4fe9}{OzoneCPU$<$ OzoneImpl $>$}, と \hyperlink{classOzoneCPU_ae674290a26ecbd622c5160e38e8a4fe9}{OzoneCPU$<$ SimpleImpl $>$}で再定義されています。


\begin{DoxyCode}
50 { ; }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classBaseCPU_a466be9cc0cce279e1a60edb036677ef9}{
\index{BaseCPU@{BaseCPU}!\_\-cached\_\-ports@{\_\-cached\_\-ports}}
\index{\_\-cached\_\-ports@{\_\-cached\_\-ports}!BaseCPU@{BaseCPU}}
\subsubsection[{\_\-cached\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \_\-cached\_\-ports}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBaseCPU_a466be9cc0cce279e1a60edb036677ef9}
\hypertarget{classBaseCPU_a57e86fee16346e0c872def95c935bfea}{
\index{BaseCPU@{BaseCPU}!\_\-cached\_\-ports@{\_\-cached\_\-ports}}
\index{\_\-cached\_\-ports@{\_\-cached\_\-ports}!BaseCPU@{BaseCPU}}
\subsubsection[{\_\-cached\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}list {\bf \_\-cached\_\-ports} = \mbox{[}'{\bf icache\_\-port}', '{\bf dcache\_\-port}'\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBaseCPU_a57e86fee16346e0c872def95c935bfea}
\hypertarget{classBaseCPU_aa1ea0760d8eaf6d9205060618f4ba032}{
\index{BaseCPU@{BaseCPU}!\_\-uncached\_\-master\_\-ports@{\_\-uncached\_\-master\_\-ports}}
\index{\_\-uncached\_\-master\_\-ports@{\_\-uncached\_\-master\_\-ports}!BaseCPU@{BaseCPU}}
\subsubsection[{\_\-uncached\_\-master\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}list {\bf \_\-uncached\_\-master\_\-ports} = \mbox{[}$\,$\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBaseCPU_aa1ea0760d8eaf6d9205060618f4ba032}
\hypertarget{classBaseCPU_a84566b9e98570dae181d316412668254}{
\index{BaseCPU@{BaseCPU}!\_\-uncached\_\-slave\_\-ports@{\_\-uncached\_\-slave\_\-ports}}
\index{\_\-uncached\_\-slave\_\-ports@{\_\-uncached\_\-slave\_\-ports}!BaseCPU@{BaseCPU}}
\subsubsection[{\_\-uncached\_\-slave\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}list {\bf \_\-uncached\_\-slave\_\-ports} = \mbox{[}$\,$\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBaseCPU_a84566b9e98570dae181d316412668254}


I use MIPS. kannkeinai \hypertarget{classBaseCPU_a91279baac0a912d72511088f03022a74}{
\index{BaseCPU@{BaseCPU}!apic\_\-clk\_\-domain@{apic\_\-clk\_\-domain}}
\index{apic\_\-clk\_\-domain@{apic\_\-clk\_\-domain}!BaseCPU@{BaseCPU}}
\subsubsection[{apic\_\-clk\_\-domain}]{\setlength{\rightskip}{0pt plus 5cm}{\bf apic\_\-clk\_\-domain}}}
\label{classBaseCPU_a91279baac0a912d72511088f03022a74}
\hypertarget{classBaseCPU_ad79de7771e2fdfe4aa9ba3d4f7e6972c}{
\index{BaseCPU@{BaseCPU}!checker@{checker}}
\index{checker@{checker}!BaseCPU@{BaseCPU}}
\subsubsection[{checker}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf checker} = Param.BaseCPU(NULL, \char`\"{}checker CPU\char`\"{})}}
\label{classBaseCPU_ad79de7771e2fdfe4aa9ba3d4f7e6972c}


\hyperlink{classFullO3CPU_a85ab02c76c80bbfce7b3ce7981c55f68}{FullO3CPU$<$ Impl $>$}, \hyperlink{classOzoneCPU_af07b45c0b87d6672f4066d2c189013f9}{OzoneCPU$<$ Impl $>$}, \hyperlink{classBaseSimpleCPU_aaa7fb8cd1a26ae3d37471b17ac031f73}{BaseSimpleCPU}, \hyperlink{classFullO3CPU_a85ab02c76c80bbfce7b3ce7981c55f68}{FullO3CPU$<$ O3CPUImpl $>$}, \hyperlink{classOzoneCPU_af07b45c0b87d6672f4066d2c189013f9}{OzoneCPU$<$ OzoneImpl $>$}, と \hyperlink{classOzoneCPU_af07b45c0b87d6672f4066d2c189013f9}{OzoneCPU$<$ SimpleImpl $>$}で再定義されています。\hypertarget{classBaseCPU_a367f5d07843a54b9454fa6f733fd6d50}{
\index{BaseCPU@{BaseCPU}!cpu\_\-id@{cpu\_\-id}}
\index{cpu\_\-id@{cpu\_\-id}!BaseCPU@{BaseCPU}}
\subsubsection[{cpu\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf cpu\_\-id} = Param.Int(-\/1, \char`\"{}CPU identifier\char`\"{})}}
\label{classBaseCPU_a367f5d07843a54b9454fa6f733fd6d50}


\hyperlink{classInOrderCPU_af34f33b8a6a96ac6ee8b68b7ecd34ba9}{InOrderCPU}で再定義されています。\hypertarget{classBaseCPU_a14fe98d2073e51d9684da721ccee155d}{
\index{BaseCPU@{BaseCPU}!dcache@{dcache}}
\index{dcache@{dcache}!BaseCPU@{BaseCPU}}
\subsubsection[{dcache}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcache}}}
\label{classBaseCPU_a14fe98d2073e51d9684da721ccee155d}
\hypertarget{classBaseCPU_adc175e76d2117b4ce568744b06f0b7f3}{
\index{BaseCPU@{BaseCPU}!dcache\_\-port@{dcache\_\-port}}
\index{dcache\_\-port@{dcache\_\-port}!BaseCPU@{BaseCPU}}
\subsubsection[{dcache\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcache\_\-port}}}
\label{classBaseCPU_adc175e76d2117b4ce568744b06f0b7f3}
\hypertarget{classBaseCPU_a9c199cadc0aca1c84868beea5d4402e7}{
\index{BaseCPU@{BaseCPU}!dcache\_\-port@{dcache\_\-port}}
\index{dcache\_\-port@{dcache\_\-port}!BaseCPU@{BaseCPU}}
\subsubsection[{dcache\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf dcache\_\-port} = {\bf MasterPort}(\char`\"{}Data {\bf Port}\char`\"{})}}
\label{classBaseCPU_a9c199cadc0aca1c84868beea5d4402e7}
\hypertarget{classBaseCPU_aaed212049a9dd45ea37d46403a76713a}{
\index{BaseCPU@{BaseCPU}!default\_\-tracer@{default\_\-tracer}}
\index{default\_\-tracer@{default\_\-tracer}!BaseCPU@{BaseCPU}}
\subsubsection[{default\_\-tracer}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf default\_\-tracer} = ExeTracer()}}
\label{classBaseCPU_aaed212049a9dd45ea37d46403a76713a}


chose ISA section decide import file \hypertarget{classBaseCPU_a6f7595c08ddf31d6a8646b0e14b28c46}{
\index{BaseCPU@{BaseCPU}!do\_\-checkpoint\_\-insts@{do\_\-checkpoint\_\-insts}}
\index{do\_\-checkpoint\_\-insts@{do\_\-checkpoint\_\-insts}!BaseCPU@{BaseCPU}}
\subsubsection[{do\_\-checkpoint\_\-insts}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf do\_\-checkpoint\_\-insts}}}
\label{classBaseCPU_a6f7595c08ddf31d6a8646b0e14b28c46}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(True,
        "enable checkpoint pseudo instructions")
\end{DoxyCode}
\hypertarget{classBaseCPU_aa517e445b968db5f6e09649460450220}{
\index{BaseCPU@{BaseCPU}!do\_\-quiesce@{do\_\-quiesce}}
\index{do\_\-quiesce@{do\_\-quiesce}!BaseCPU@{BaseCPU}}
\subsubsection[{do\_\-quiesce}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf do\_\-quiesce} = Param.Bool(True, \char`\"{}enable quiesce instructions\char`\"{})}}
\label{classBaseCPU_aa517e445b968db5f6e09649460450220}
\hypertarget{classBaseCPU_a110e001546710f99adde87d1746e9c49}{
\index{BaseCPU@{BaseCPU}!do\_\-statistics\_\-insts@{do\_\-statistics\_\-insts}}
\index{do\_\-statistics\_\-insts@{do\_\-statistics\_\-insts}!BaseCPU@{BaseCPU}}
\subsubsection[{do\_\-statistics\_\-insts}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf do\_\-statistics\_\-insts}}}
\label{classBaseCPU_a110e001546710f99adde87d1746e9c49}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(True,
        "enable statistics pseudo instructions")
\end{DoxyCode}
\hypertarget{classBaseCPU_a75d388d574fc0e0122be1d7167cba0d3}{
\index{BaseCPU@{BaseCPU}!dstage2\_\-mmu@{dstage2\_\-mmu}}
\index{dstage2\_\-mmu@{dstage2\_\-mmu}!BaseCPU@{BaseCPU}}
\subsubsection[{dstage2\_\-mmu}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf dstage2\_\-mmu} = Param.ArmStage2MMU(ArmStage2DMMU(), \char`\"{}Stage 2 trans\char`\"{})}}
\label{classBaseCPU_a75d388d574fc0e0122be1d7167cba0d3}
\hypertarget{classBaseCPU_a6be3ef152e982fb57e224c4a32a431b7}{
\index{BaseCPU@{BaseCPU}!dtb@{dtb}}
\index{dtb@{dtb}!BaseCPU@{BaseCPU}}
\subsubsection[{dtb}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf dtb} = Param.SparcTLB(SparcTLB(), \char`\"{}Data TLB\char`\"{})}}
\label{classBaseCPU_a6be3ef152e982fb57e224c4a32a431b7}


choose inline that I chose dtb,itb is Data and Instructino TLB. 

\hyperlink{classCheckerCPU_ad2fd039621f87592c4b344d4f8948e78}{CheckerCPU}, \hyperlink{classFullO3CPU_ad2fd039621f87592c4b344d4f8948e78}{FullO3CPU$<$ Impl $>$}, \hyperlink{classOzoneCPU_ad2fd039621f87592c4b344d4f8948e78}{OzoneCPU$<$ Impl $>$}, \hyperlink{classFullO3CPU_ad2fd039621f87592c4b344d4f8948e78}{FullO3CPU$<$ O3CPUImpl $>$}, \hyperlink{classOzoneCPU_ad2fd039621f87592c4b344d4f8948e78}{OzoneCPU$<$ OzoneImpl $>$}, と \hyperlink{classOzoneCPU_ad2fd039621f87592c4b344d4f8948e78}{OzoneCPU$<$ SimpleImpl $>$}で再定義されています。\hypertarget{classBaseCPU_a62486d185ddea16fa00d4d02f5c39c98}{
\index{BaseCPU@{BaseCPU}!dtb\_\-walker\_\-cache@{dtb\_\-walker\_\-cache}}
\index{dtb\_\-walker\_\-cache@{dtb\_\-walker\_\-cache}!BaseCPU@{BaseCPU}}
\subsubsection[{dtb\_\-walker\_\-cache}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dtb\_\-walker\_\-cache}}}
\label{classBaseCPU_a62486d185ddea16fa00d4d02f5c39c98}
\hypertarget{classBaseCPU_a59d7ecff5cf16aa1030de804e2ce2933}{
\index{BaseCPU@{BaseCPU}!dtb\_\-walker\_\-cache\_\-bus@{dtb\_\-walker\_\-cache\_\-bus}}
\index{dtb\_\-walker\_\-cache\_\-bus@{dtb\_\-walker\_\-cache\_\-bus}!BaseCPU@{BaseCPU}}
\subsubsection[{dtb\_\-walker\_\-cache\_\-bus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dtb\_\-walker\_\-cache\_\-bus}}}
\label{classBaseCPU_a59d7ecff5cf16aa1030de804e2ce2933}
\hypertarget{classBaseCPU_ac5000747a59175f68c1efa108516eb16}{
\index{BaseCPU@{BaseCPU}!function\_\-trace@{function\_\-trace}}
\index{function\_\-trace@{function\_\-trace}!BaseCPU@{BaseCPU}}
\subsubsection[{function\_\-trace}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf function\_\-trace} = Param.Bool(False, \char`\"{}Enable function trace\char`\"{})}}
\label{classBaseCPU_ac5000747a59175f68c1efa108516eb16}
\hypertarget{classBaseCPU_ad9ee026563aba78102ce184249738572}{
\index{BaseCPU@{BaseCPU}!function\_\-trace\_\-start@{function\_\-trace\_\-start}}
\index{function\_\-trace\_\-start@{function\_\-trace\_\-start}!BaseCPU@{BaseCPU}}
\subsubsection[{function\_\-trace\_\-start}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf function\_\-trace\_\-start} = {\bf Param.Tick}(0, \char`\"{}Tick to start function trace\char`\"{})}}
\label{classBaseCPU_ad9ee026563aba78102ce184249738572}
\hypertarget{classBaseCPU_a6a2f1113123f35e7b40563253458e1bc}{
\index{BaseCPU@{BaseCPU}!icache@{icache}}
\index{icache@{icache}!BaseCPU@{BaseCPU}}
\subsubsection[{icache}]{\setlength{\rightskip}{0pt plus 5cm}{\bf icache}}}
\label{classBaseCPU_a6a2f1113123f35e7b40563253458e1bc}
\hypertarget{classBaseCPU_ae92a283dea4788c5640b1c3714fc358f}{
\index{BaseCPU@{BaseCPU}!icache\_\-port@{icache\_\-port}}
\index{icache\_\-port@{icache\_\-port}!BaseCPU@{BaseCPU}}
\subsubsection[{icache\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}{\bf icache\_\-port}}}
\label{classBaseCPU_ae92a283dea4788c5640b1c3714fc358f}
\hypertarget{classBaseCPU_ada744b98d4371502b5cb7c4f036f1344}{
\index{BaseCPU@{BaseCPU}!icache\_\-port@{icache\_\-port}}
\index{icache\_\-port@{icache\_\-port}!BaseCPU@{BaseCPU}}
\subsubsection[{icache\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf icache\_\-port} = {\bf MasterPort}(\char`\"{}Instruction {\bf Port}\char`\"{})}}
\label{classBaseCPU_ada744b98d4371502b5cb7c4f036f1344}
\hypertarget{classBaseCPU_afb28c1e93e4392feb92bba3a13860de6}{
\index{BaseCPU@{BaseCPU}!interrupts@{interrupts}}
\index{interrupts@{interrupts}!BaseCPU@{BaseCPU}}
\subsubsection[{interrupts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf interrupts}}}
\label{classBaseCPU_afb28c1e93e4392feb92bba3a13860de6}
\hypertarget{classBaseCPU_abb9c3a7eae9af33c74d2c7da98a171bd}{
\index{BaseCPU@{BaseCPU}!interrupts@{interrupts}}
\index{interrupts@{interrupts}!BaseCPU@{BaseCPU}}
\subsubsection[{interrupts}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf interrupts}}}
\label{classBaseCPU_abb9c3a7eae9af33c74d2c7da98a171bd}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.SparcInterrupts(
                NULL, "Interrupt Controller")
\end{DoxyCode}
\hypertarget{classBaseCPU_a39929ad490826f819b29d55d6a5f1fb3}{
\index{BaseCPU@{BaseCPU}!isa@{isa}}
\index{isa@{isa}!BaseCPU@{BaseCPU}}
\subsubsection[{isa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf isa}}}
\label{classBaseCPU_a39929ad490826f819b29d55d6a5f1fb3}


\hyperlink{classInOrderCPU_aa0d8dc5e214b94342d1f730e4e34ae82}{InOrderCPU}, \hyperlink{classFullO3CPU_aa0d8dc5e214b94342d1f730e4e34ae82}{FullO3CPU$<$ Impl $>$}, と \hyperlink{classFullO3CPU_aa0d8dc5e214b94342d1f730e4e34ae82}{FullO3CPU$<$ O3CPUImpl $>$}で再定義されています。\hypertarget{classBaseCPU_a6d1804c8bb7cb5ff7f700541100052c4}{
\index{BaseCPU@{BaseCPU}!isa@{isa}}
\index{isa@{isa}!BaseCPU@{BaseCPU}}
\subsubsection[{isa}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf isa} = VectorParam.SparcISA(\mbox{[} {\bf isa\_\-class}() \mbox{]}, \char`\"{}ISA instance\char`\"{})}}
\label{classBaseCPU_a6d1804c8bb7cb5ff7f700541100052c4}


\hyperlink{classInOrderCPU_aa0d8dc5e214b94342d1f730e4e34ae82}{InOrderCPU}, \hyperlink{classFullO3CPU_aa0d8dc5e214b94342d1f730e4e34ae82}{FullO3CPU$<$ Impl $>$}, と \hyperlink{classFullO3CPU_aa0d8dc5e214b94342d1f730e4e34ae82}{FullO3CPU$<$ O3CPUImpl $>$}で再定義されています。\hypertarget{classBaseCPU_a7834205597f6fdfa3801594ba899afcb}{
\index{BaseCPU@{BaseCPU}!isa\_\-class@{isa\_\-class}}
\index{isa\_\-class@{isa\_\-class}!BaseCPU@{BaseCPU}}
\subsubsection[{isa\_\-class}]{\setlength{\rightskip}{0pt plus 5cm}{\bf isa\_\-class} = AlphaISA}}
\label{classBaseCPU_a7834205597f6fdfa3801594ba899afcb}
\hypertarget{classBaseCPU_a3efa5b96277fd1a9947fc495f93d81aa}{
\index{BaseCPU@{BaseCPU}!istage2\_\-mmu@{istage2\_\-mmu}}
\index{istage2\_\-mmu@{istage2\_\-mmu}!BaseCPU@{BaseCPU}}
\subsubsection[{istage2\_\-mmu}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf istage2\_\-mmu} = Param.ArmStage2MMU(ArmStage2IMMU(), \char`\"{}Stage 2 trans\char`\"{})}}
\label{classBaseCPU_a3efa5b96277fd1a9947fc495f93d81aa}
\hypertarget{classBaseCPU_a05093b507c1f741f2150103b12ac7056}{
\index{BaseCPU@{BaseCPU}!itb@{itb}}
\index{itb@{itb}!BaseCPU@{BaseCPU}}
\subsubsection[{itb}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf itb} = Param.SparcTLB(SparcTLB(), \char`\"{}Instruction TLB\char`\"{})}}
\label{classBaseCPU_a05093b507c1f741f2150103b12ac7056}


\hyperlink{classCheckerCPU_abcb37ddc11515555d8484702697bc4bb}{CheckerCPU}, \hyperlink{classFullO3CPU_abcb37ddc11515555d8484702697bc4bb}{FullO3CPU$<$ Impl $>$}, \hyperlink{classOzoneCPU_abcb37ddc11515555d8484702697bc4bb}{OzoneCPU$<$ Impl $>$}, \hyperlink{classFullO3CPU_abcb37ddc11515555d8484702697bc4bb}{FullO3CPU$<$ O3CPUImpl $>$}, \hyperlink{classOzoneCPU_abcb37ddc11515555d8484702697bc4bb}{OzoneCPU$<$ OzoneImpl $>$}, と \hyperlink{classOzoneCPU_abcb37ddc11515555d8484702697bc4bb}{OzoneCPU$<$ SimpleImpl $>$}で再定義されています。\hypertarget{classBaseCPU_a37c8156fb7e91e4bb9bc8beeb4333d40}{
\index{BaseCPU@{BaseCPU}!itb\_\-walker\_\-cache@{itb\_\-walker\_\-cache}}
\index{itb\_\-walker\_\-cache@{itb\_\-walker\_\-cache}!BaseCPU@{BaseCPU}}
\subsubsection[{itb\_\-walker\_\-cache}]{\setlength{\rightskip}{0pt plus 5cm}{\bf itb\_\-walker\_\-cache}}}
\label{classBaseCPU_a37c8156fb7e91e4bb9bc8beeb4333d40}
\hypertarget{classBaseCPU_ac92952e9e23988d0e47b6c41632f9795}{
\index{BaseCPU@{BaseCPU}!itb\_\-walker\_\-cache\_\-bus@{itb\_\-walker\_\-cache\_\-bus}}
\index{itb\_\-walker\_\-cache\_\-bus@{itb\_\-walker\_\-cache\_\-bus}!BaseCPU@{BaseCPU}}
\subsubsection[{itb\_\-walker\_\-cache\_\-bus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf itb\_\-walker\_\-cache\_\-bus}}}
\label{classBaseCPU_ac92952e9e23988d0e47b6c41632f9795}
\hypertarget{classBaseCPU_a9d82c31af4135d722ed9d50479787e9a}{
\index{BaseCPU@{BaseCPU}!l2cache@{l2cache}}
\index{l2cache@{l2cache}!BaseCPU@{BaseCPU}}
\subsubsection[{l2cache}]{\setlength{\rightskip}{0pt plus 5cm}{\bf l2cache}}}
\label{classBaseCPU_a9d82c31af4135d722ed9d50479787e9a}
\hypertarget{classBaseCPU_a5baeef1affeb41d3e04f0d3450d48f0c}{
\index{BaseCPU@{BaseCPU}!max\_\-insts\_\-all\_\-threads@{max\_\-insts\_\-all\_\-threads}}
\index{max\_\-insts\_\-all\_\-threads@{max\_\-insts\_\-all\_\-threads}!BaseCPU@{BaseCPU}}
\subsubsection[{max\_\-insts\_\-all\_\-threads}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf max\_\-insts\_\-all\_\-threads}}}
\label{classBaseCPU_a5baeef1affeb41d3e04f0d3450d48f0c}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Counter(0,
        "terminate when all threads have reached this inst count")
\end{DoxyCode}
\hypertarget{classBaseCPU_afa4e8faf201b5d5e4da394405ee84805}{
\index{BaseCPU@{BaseCPU}!max\_\-insts\_\-any\_\-thread@{max\_\-insts\_\-any\_\-thread}}
\index{max\_\-insts\_\-any\_\-thread@{max\_\-insts\_\-any\_\-thread}!BaseCPU@{BaseCPU}}
\subsubsection[{max\_\-insts\_\-any\_\-thread}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf max\_\-insts\_\-any\_\-thread}}}
\label{classBaseCPU_afa4e8faf201b5d5e4da394405ee84805}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Counter(0,
        "terminate when any thread reaches this inst count")
\end{DoxyCode}
\hypertarget{classBaseCPU_a1ae95047fbaf997fcce9b1fce56e33c8}{
\index{BaseCPU@{BaseCPU}!max\_\-loads\_\-all\_\-threads@{max\_\-loads\_\-all\_\-threads}}
\index{max\_\-loads\_\-all\_\-threads@{max\_\-loads\_\-all\_\-threads}!BaseCPU@{BaseCPU}}
\subsubsection[{max\_\-loads\_\-all\_\-threads}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf max\_\-loads\_\-all\_\-threads}}}
\label{classBaseCPU_a1ae95047fbaf997fcce9b1fce56e33c8}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Counter(0,
        "terminate when all threads have reached this load count")
\end{DoxyCode}
\hypertarget{classBaseCPU_af0e664a8b890f123dd471b9d8f16aa69}{
\index{BaseCPU@{BaseCPU}!max\_\-loads\_\-any\_\-thread@{max\_\-loads\_\-any\_\-thread}}
\index{max\_\-loads\_\-any\_\-thread@{max\_\-loads\_\-any\_\-thread}!BaseCPU@{BaseCPU}}
\subsubsection[{max\_\-loads\_\-any\_\-thread}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf max\_\-loads\_\-any\_\-thread}}}
\label{classBaseCPU_af0e664a8b890f123dd471b9d8f16aa69}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Counter(0,
        "terminate when any thread reaches this load count")
\end{DoxyCode}
\hypertarget{classBaseCPU_aac03a586f9fcb28bcbe8c3721888fa93}{
\index{BaseCPU@{BaseCPU}!numThreads@{numThreads}}
\index{numThreads@{numThreads}!BaseCPU@{BaseCPU}}
\subsubsection[{numThreads}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf numThreads} = Param.Unsigned(1, \char`\"{}number of HW thread contexts\char`\"{})}}
\label{classBaseCPU_aac03a586f9fcb28bcbe8c3721888fa93}


\hyperlink{classOzoneCPU_1_1DerivOzoneCPU_aac03a586f9fcb28bcbe8c3721888fa93}{DerivOzoneCPU}, と \hyperlink{classSimpleOzoneCPU_1_1SimpleOzoneCPU_aac03a586f9fcb28bcbe8c3721888fa93}{SimpleOzoneCPU}で再定義されています。\hypertarget{classBaseCPU_a02161747f06d401b8553ce7a53854005}{
\index{BaseCPU@{BaseCPU}!profile@{profile}}
\index{profile@{profile}!BaseCPU@{BaseCPU}}
\subsubsection[{profile}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf profile} = Param.Latency('0ns', \char`\"{}trace the kernel stack\char`\"{})}}
\label{classBaseCPU_a02161747f06d401b8553ce7a53854005}
\hypertarget{classBaseCPU_a1446cbc3c813038b4583bfa7ee8cab43}{
\index{BaseCPU@{BaseCPU}!progress\_\-interval@{progress\_\-interval}}
\index{progress\_\-interval@{progress\_\-interval}!BaseCPU@{BaseCPU}}
\subsubsection[{progress\_\-interval}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf progress\_\-interval}}}
\label{classBaseCPU_a1446cbc3c813038b4583bfa7ee8cab43}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Frequency('0Hz',
        "frequency to print out the progress message")
\end{DoxyCode}
\hypertarget{classBaseCPU_a30fe1902651549f6e2fe15e9e1431614}{
\index{BaseCPU@{BaseCPU}!simpoint\_\-start\_\-insts@{simpoint\_\-start\_\-insts}}
\index{simpoint\_\-start\_\-insts@{simpoint\_\-start\_\-insts}!BaseCPU@{BaseCPU}}
\subsubsection[{simpoint\_\-start\_\-insts}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf simpoint\_\-start\_\-insts}}}
\label{classBaseCPU_a30fe1902651549f6e2fe15e9e1431614}
{\bfseries 初期値:}
\begin{DoxyCode}
VectorParam.Counter([],
        "starting instruction counts of simpoints")
\end{DoxyCode}
\hypertarget{classBaseCPU_a15fdecad084e8c7e04ac559e4636c87d}{
\index{BaseCPU@{BaseCPU}!socket\_\-id@{socket\_\-id}}
\index{socket\_\-id@{socket\_\-id}!BaseCPU@{BaseCPU}}
\subsubsection[{socket\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf socket\_\-id} = Param.Unsigned(0, \char`\"{}Physical Socket identifier\char`\"{})}}
\label{classBaseCPU_a15fdecad084e8c7e04ac559e4636c87d}
\hypertarget{classBaseCPU_a121f751814e1a758b12f22303623a3f2}{
\index{BaseCPU@{BaseCPU}!switched\_\-out@{switched\_\-out}}
\index{switched\_\-out@{switched\_\-out}!BaseCPU@{BaseCPU}}
\subsubsection[{switched\_\-out}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf switched\_\-out}}}
\label{classBaseCPU_a121f751814e1a758b12f22303623a3f2}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(False,
        "Leave the CPU switched out after startup (used when switching " \
        "between CPU models)")
\end{DoxyCode}
\hypertarget{classBaseCPU_ab737471139f5a296e5b26e8a0e1b0744}{
\index{BaseCPU@{BaseCPU}!system@{system}}
\index{system@{system}!BaseCPU@{BaseCPU}}
\subsubsection[{system}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf system} = Param.System(Parent.any, \char`\"{}system object\char`\"{})}}
\label{classBaseCPU_ab737471139f5a296e5b26e8a0e1b0744}


initialize section 

\hyperlink{classInOrderCPU_af27ccd765f13a4b7bd119dc7579e2746}{InOrderCPU}, \hyperlink{classFullO3CPU_af27ccd765f13a4b7bd119dc7579e2746}{FullO3CPU$<$ Impl $>$}, \hyperlink{classOzoneCPU_af27ccd765f13a4b7bd119dc7579e2746}{OzoneCPU$<$ Impl $>$}, \hyperlink{classFullO3CPU_af27ccd765f13a4b7bd119dc7579e2746}{FullO3CPU$<$ O3CPUImpl $>$}, \hyperlink{classOzoneCPU_af27ccd765f13a4b7bd119dc7579e2746}{OzoneCPU$<$ OzoneImpl $>$}, と \hyperlink{classOzoneCPU_af27ccd765f13a4b7bd119dc7579e2746}{OzoneCPU$<$ SimpleImpl $>$}で再定義されています。\hypertarget{classBaseCPU_a93e5e48e5669646bc5b83b93fafe6a22}{
\index{BaseCPU@{BaseCPU}!toL2Bus@{toL2Bus}}
\index{toL2Bus@{toL2Bus}!BaseCPU@{BaseCPU}}
\subsubsection[{toL2Bus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf toL2Bus}}}
\label{classBaseCPU_a93e5e48e5669646bc5b83b93fafe6a22}
\hypertarget{classBaseCPU_a7deba7e62c47a4cf4b9f5516fad8b175}{
\index{BaseCPU@{BaseCPU}!tracer@{tracer}}
\index{tracer@{tracer}!BaseCPU@{BaseCPU}}
\subsubsection[{tracer}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tracer} = Param.InstTracer({\bf default\_\-tracer}, \char`\"{}Instruction {\bf tracer}\char`\"{})}}
\label{classBaseCPU_a7deba7e62c47a4cf4b9f5516fad8b175}
\hypertarget{classBaseCPU_a2d5c6392dac36249566c6dd1ab1629cd}{
\index{BaseCPU@{BaseCPU}!UnifiedTLB@{UnifiedTLB}}
\index{UnifiedTLB@{UnifiedTLB}!BaseCPU@{BaseCPU}}
\subsubsection[{UnifiedTLB}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf UnifiedTLB} = Param.Bool(True, \char`\"{}Is this a Unified TLB?\char`\"{})}}
\label{classBaseCPU_a2d5c6392dac36249566c6dd1ab1629cd}
\hypertarget{classBaseCPU_a73d872f4e6fdf59531004dac33e2cd93}{
\index{BaseCPU@{BaseCPU}!workload@{workload}}
\index{workload@{workload}!BaseCPU@{BaseCPU}}
\subsubsection[{workload}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf workload} = VectorParam.Process(\mbox{[}$\,$\mbox{]}, \char`\"{}processes to run\char`\"{})}}
\label{classBaseCPU_a73d872f4e6fdf59531004dac33e2cd93}


\hyperlink{classCheckerCPU_a9b2cb3a230c37a5bb09eca1375e1a5bf}{CheckerCPU}で再定義されています。

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/null/\hyperlink{cpu__dummy_8hh}{cpu\_\-dummy.hh}\item 
cpu/\hyperlink{BaseCPU_8py}{BaseCPU.py}\end{DoxyCompactItemize}
