#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 18 08:02:29 2024
# Process ID: 24596
# Current directory: C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.runs/synth_1
# Command line: vivado.exe -log I2C_Master.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source I2C_Master.tcl
# Log file: C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.runs/synth_1/I2C_Master.vds
# Journal file: C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.runs/synth_1\vivado.jou
# Running On        :DESKTOP-PR0OU4A
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency     :3194 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33130 MB
# Swap memory       :30064 MB
# Total Virtual     :63195 MB
# Available Virtual :39227 MB
#-----------------------------------------------------------
source I2C_Master.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 571.164 ; gain = 238.988
Command: read_checkpoint -auto_incremental -incremental C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.srcs/utils_1/imports/synth_1/I2C_Master.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.srcs/utils_1/imports/synth_1/I2C_Master.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top I2C_Master -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26852
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.449 ; gain = 444.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'I2C_Master' [C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.srcs/sources_1/new/I2C_Master.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'I2C_Master' (0#1) [C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.srcs/sources_1/new/I2C_Master.vhd:24]
WARNING: [Synth 8-3848] Net data_out in module/entity I2C_Master does not have driver. [C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.srcs/sources_1/new/I2C_Master.vhd:16]
WARNING: [Synth 8-7129] Port data_out[7] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port SdaIn in module I2C_Master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1137.113 ; gain = 554.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1137.113 ; gain = 554.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1137.113 ; gain = 554.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.srcs/utils_1/imports/synth_1/I2C_Master.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1137.113 ; gain = 554.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1137.113 ; gain = 554.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
                 iSTATE5 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2C_Master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1137.113 ; gain = 554.180
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a50ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data_out[7] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port SdaIn in module I2C_Master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     2|
|4     |LUT4  |     3|
|5     |LUT5  |     6|
|6     |LUT6  |    18|
|7     |MUXF7 |     2|
|8     |FDCE  |    12|
|9     |FDPE  |     2|
|10    |FDRE  |     3|
|11    |IBUF  |    19|
|12    |OBUF  |     3|
|13    |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    80|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1330.379 ; gain = 747.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1335.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 692ea77d
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1427.227 ; gain = 851.566
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1427.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mures/OneDrive/Desktop/SSC/PROIECT_SSC/I2C_PTOTOCOL/I2C_PTOTOCOL.runs/synth_1/I2C_Master.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file I2C_Master_utilization_synth.rpt -pb I2C_Master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 08:03:39 2024...
