#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 20 17:31:52 2025
# Process ID: 2073332
# Current directory: /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex
# Command line: vivado pcie_7x_0_ex.xpr
# Log file: /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/vivado.log
# Journal file: /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/vivado.jou
# Running On: capc-ub22-is, OS: Linux, CPU Frequency: 2793.437 MHz, CPU Physical cores: 16, Host memory: 33607 MB
#-----------------------------------------------------------
start_gui
open_project pcie_7x_0_ex.xpr
update_compile_order -fileset sources_1
close_project
create_project project_1 /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1 -part xc7a200tfbg676-2
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
create_ip -name pcie_7x -vendor xilinx.com -library ip -version 3.3 -module_name pcie_7x_0
generate_target {instantiation_template} [get_files /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
generate_target all [get_files  /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
catch { config_ip_cache -export [get_ips -all pcie_7x_0] }
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
launch_runs pcie_7x_0_synth_1 -jobs 8
wait_on_run pcie_7x_0_synth_1
export_simulation -of_objects [get_files /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci] -directory /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.ip_user_files -ipstatic_source_dir /tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.cache/compile_simlib/modelsim} {questa=/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.cache/compile_simlib/questa} {xcelium=/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.cache/compile_simlib/vcs} {riviera=/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
