Running: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/dell/Documents/FFT/csdadder/test_top_isim_beh.exe -prj D:/dell/Documents/FFT/csdadder/test_top_beh.prj work.test_top work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/dell/Documents/FFT/csdadder/tops.vf" into library work
Analyzing Verilog file "d:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/dell/Documents/FFT/csdadder/one_bit_adder.vhd" into library work
Parsing VHDL file "D:/dell/Documents/FFT/csdadder/one_bit_full_adder.vhd" into library work
Parsing VHDL file "D:/dell/Documents/FFT/csdadder/Dff_init_1.vhd" into library work
Parsing VHDL file "D:/dell/Documents/FFT/csdadder/Dff_6.vhd" into library work
Parsing VHDL file "D:/dell/Documents/FFT/csdadder/Dff_2.vhd" into library work
Parsing VHDL file "D:/dell/Documents/FFT/csdadder/Dff.vhd" into library work
Parsing VHDL file "D:/dell/Documents/FFT/csdadder/top.vhd" into library work
WARNING:HDLCompiler:946 - "D:/dell/Documents/FFT/csdadder/top.vhd" Line 100: Actual for formal port b is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/dell/Documents/FFT/csdadder/top.vhd" Line 111: Actual for formal port b is neither a static name nor a globally static expression
Parsing VHDL file "D:/dell/Documents/FFT/csdadder/test_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Dff [dff_default]
Compiling architecture behavioral of entity one_bit_adder [one_bit_adder_default]
Compiling architecture behavioral of entity one_bit_full_adder [one_bit_full_adder_default]
Compiling architecture behavioral of entity Dff_2 [dff_2_default]
Compiling architecture behavioral of entity Dff_init_1 [dff_init_1_default]
Compiling architecture behavioral of entity Dff_6 [dff_6_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity test_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Compiled 1 Verilog Units
Built simulation executable D:/dell/Documents/FFT/csdadder/test_top_isim_beh.exe
Fuse Memory Usage: 50712 KB
Fuse CPU Usage: 686 ms
