{
  "Top": "layernorm",
  "RtlTop": "layernorm",
  "RtlPrefix": "",
  "RtlSubPrefix": "layernorm_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_data_addr": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "input_data_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "gama_addr": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "gama_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "beta_addr": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "beta_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_data_addr": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "output_data_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rows": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols_log": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "cols_log",
          "usage": "data",
          "direction": "in"
        }]
    },
    "q_value": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "q_value",
          "usage": "data",
          "direction": "in"
        }]
    },
    "shift_value": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "shift_value",
          "usage": "data",
          "direction": "in"
        }]
    },
    "done": {
      "index": "8",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "done",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "done_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "inputs": {
      "index": "9",
      "direction": "inout",
      "srcType": "ap_uint<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ln_data",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "inputs_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "inputs_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "outputs": {
      "index": "10",
      "direction": "inout",
      "srcType": "ap_uint<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ln_data",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "outputs_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "outputs_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "paras": {
      "index": "11",
      "direction": "in",
      "srcType": "ap_uint<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ln_paras",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "paras_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ln_addr",
          "name": "paras_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": ["set_directive_top layernorm -name layernorm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "layernorm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "layernorm",
    "Version": "1.0",
    "DisplayName": "Layernorm",
    "Revision": "2113617833",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_layernorm_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/ytq\/codeField\/Prediction_Model_Accelerator\/CSIM\/Layer_Norm_0612\/src\/layernorm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/layernorm_am_submul_8s_8s_18_4_1.vhd",
      "impl\/vhdl\/layernorm_ama_submuladd_8s_8s_18s_18_4_1.vhd",
      "impl\/vhdl\/layernorm_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/layernorm_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1.vhd",
      "impl\/vhdl\/layernorm_entry_proc.vhd",
      "impl\/vhdl\/layernorm_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/layernorm_fifo_w8_d32_S.vhd",
      "impl\/vhdl\/layernorm_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/layernorm_fifo_w32_d7_S.vhd",
      "impl\/vhdl\/layernorm_fifo_w32_d32_S.vhd",
      "impl\/vhdl\/layernorm_fifo_w64_d7_S.vhd",
      "impl\/vhdl\/layernorm_fifo_w256_d16_A.vhd",
      "impl\/vhdl\/layernorm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/layernorm_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/layernorm_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/layernorm_ln_addr_s_axi.vhd",
      "impl\/vhdl\/layernorm_ln_data_m_axi.vhd",
      "impl\/vhdl\/layernorm_ln_paras_m_axi.vhd",
      "impl\/vhdl\/layernorm_mac_muladd_9s_9s_9ns_9_4_1.vhd",
      "impl\/vhdl\/layernorm_mul_32ns_27ns_59_1_1.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_Mean_ap_int_8_5u_s.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_Norm_ap_int_8_float_5u_s.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/layernorm_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.vhd",
      "impl\/vhdl\/layernorm_p_hls_fptosi_float_i32.vhd",
      "impl\/vhdl\/layernorm_sitodp_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/layernorm_sitofp_32s_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0.vhd",
      "impl\/vhdl\/layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0.vhd",
      "impl\/vhdl\/layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0.vhd",
      "impl\/vhdl\/layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0.vhd",
      "impl\/vhdl\/layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0.vhd",
      "impl\/vhdl\/layernorm_uitodp_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/layernorm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/layernorm_am_submul_8s_8s_18_4_1.v",
      "impl\/verilog\/layernorm_ama_submuladd_8s_8s_18s_18_4_1.v",
      "impl\/verilog\/layernorm_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/layernorm_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1.v",
      "impl\/verilog\/layernorm_entry_proc.v",
      "impl\/verilog\/layernorm_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/layernorm_fifo_w8_d32_S.v",
      "impl\/verilog\/layernorm_fifo_w32_d2_S.v",
      "impl\/verilog\/layernorm_fifo_w32_d7_S.v",
      "impl\/verilog\/layernorm_fifo_w32_d32_S.v",
      "impl\/verilog\/layernorm_fifo_w64_d7_S.v",
      "impl\/verilog\/layernorm_fifo_w256_d16_A.v",
      "impl\/verilog\/layernorm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/layernorm_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/layernorm_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/layernorm_hls_deadlock_detection_unit.v",
      "impl\/verilog\/layernorm_hls_deadlock_detector.vh",
      "impl\/verilog\/layernorm_hls_deadlock_report_unit.vh",
      "impl\/verilog\/layernorm_ln_addr_s_axi.v",
      "impl\/verilog\/layernorm_ln_data_m_axi.v",
      "impl\/verilog\/layernorm_ln_paras_m_axi.v",
      "impl\/verilog\/layernorm_mac_muladd_9s_9s_9ns_9_4_1.v",
      "impl\/verilog\/layernorm_mul_32ns_27ns_59_1_1.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_Mean_ap_int_8_5u_s.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_Norm_ap_int_8_float_5u_s.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/layernorm_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.v",
      "impl\/verilog\/layernorm_p_hls_fptosi_float_i32.v",
      "impl\/verilog\/layernorm_sitodp_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/layernorm_sitofp_32s_32_4_no_dsp_1.v",
      "impl\/verilog\/layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0.v",
      "impl\/verilog\/layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0.v",
      "impl\/verilog\/layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0.v",
      "impl\/verilog\/layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0.v",
      "impl\/verilog\/layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0.v",
      "impl\/verilog\/layernorm_uitodp_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/layernorm.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/layernorm_v1_0\/data\/layernorm.mdd",
      "impl\/misc\/drivers\/layernorm_v1_0\/data\/layernorm.tcl",
      "impl\/misc\/drivers\/layernorm_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/layernorm_v1_0\/src\/xlayernorm.c",
      "impl\/misc\/drivers\/layernorm_v1_0\/src\/xlayernorm.h",
      "impl\/misc\/drivers\/layernorm_v1_0\/src\/xlayernorm_hw.h",
      "impl\/misc\/drivers\/layernorm_v1_0\/src\/xlayernorm_linux.c",
      "impl\/misc\/drivers\/layernorm_v1_0\/src\/xlayernorm_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl",
      "impl\/misc\/layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl",
      "impl\/misc\/layernorm_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/layernorm_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/layernorm_sitodp_32ns_64_4_no_dsp_1_ip.tcl",
      "impl\/misc\/layernorm_sitofp_32s_32_4_no_dsp_1_ip.tcl",
      "impl\/misc\/layernorm_uitodp_32ns_64_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/layernorm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 19 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "layernorm_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name layernorm_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "layernorm_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name layernorm_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "layernorm_sitodp_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name layernorm_sitodp_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "layernorm_sitofp_32s_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name layernorm_sitofp_32s_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "layernorm_uitodp_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name layernorm_uitodp_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_ln_addr": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_ln_addr_",
      "paramPrefix": "C_S_AXI_LN_ADDR_",
      "offsetMasterName": "m_axi_ln_paras",
      "ports": [
        "s_axi_ln_addr_ARADDR",
        "s_axi_ln_addr_ARREADY",
        "s_axi_ln_addr_ARVALID",
        "s_axi_ln_addr_AWADDR",
        "s_axi_ln_addr_AWREADY",
        "s_axi_ln_addr_AWVALID",
        "s_axi_ln_addr_BREADY",
        "s_axi_ln_addr_BRESP",
        "s_axi_ln_addr_BVALID",
        "s_axi_ln_addr_RDATA",
        "s_axi_ln_addr_RREADY",
        "s_axi_ln_addr_RRESP",
        "s_axi_ln_addr_RVALID",
        "s_axi_ln_addr_WDATA",
        "s_axi_ln_addr_WREADY",
        "s_axi_ln_addr_WSTRB",
        "s_axi_ln_addr_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_data_addr",
          "access": "W",
          "description": "Data signal of input_data_addr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_data_addr",
              "access": "W",
              "description": "Bit 31 to 0 of input_data_addr"
            }]
        },
        {
          "offset": "0x18",
          "name": "gama_addr",
          "access": "W",
          "description": "Data signal of gama_addr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "gama_addr",
              "access": "W",
              "description": "Bit 31 to 0 of gama_addr"
            }]
        },
        {
          "offset": "0x20",
          "name": "beta_addr",
          "access": "W",
          "description": "Data signal of beta_addr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "beta_addr",
              "access": "W",
              "description": "Bit 31 to 0 of beta_addr"
            }]
        },
        {
          "offset": "0x28",
          "name": "output_data_addr",
          "access": "W",
          "description": "Data signal of output_data_addr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_data_addr",
              "access": "W",
              "description": "Bit 31 to 0 of output_data_addr"
            }]
        },
        {
          "offset": "0x30",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x38",
          "name": "cols_log",
          "access": "W",
          "description": "Data signal of cols_log",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols_log",
              "access": "W",
              "description": "Bit 31 to 0 of cols_log"
            }]
        },
        {
          "offset": "0x40",
          "name": "q_value",
          "access": "W",
          "description": "Data signal of q_value",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "q_value",
              "access": "W",
              "description": "Bit 31 to 0 of q_value"
            }]
        },
        {
          "offset": "0x48",
          "name": "shift_value",
          "access": "W",
          "description": "Data signal of shift_value",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "shift_value",
              "access": "W",
              "description": "Bit 31 to 0 of shift_value"
            }]
        },
        {
          "offset": "0x50",
          "name": "done",
          "access": "R",
          "description": "Data signal of done",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "done",
              "access": "R",
              "description": "Bit 31 to 0 of done"
            }]
        },
        {
          "offset": "0x54",
          "name": "done_ctrl",
          "access": "R",
          "description": "Control signal of done",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "done_ap_vld",
              "access": "R",
              "description": "Control signal done_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "inputs_1",
          "access": "W",
          "description": "Data signal of inputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputs",
              "access": "W",
              "description": "Bit 31 to 0 of inputs"
            }]
        },
        {
          "offset": "0x64",
          "name": "inputs_2",
          "access": "W",
          "description": "Data signal of inputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputs",
              "access": "W",
              "description": "Bit 63 to 32 of inputs"
            }]
        },
        {
          "offset": "0x6c",
          "name": "outputs_1",
          "access": "W",
          "description": "Data signal of outputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputs",
              "access": "W",
              "description": "Bit 31 to 0 of outputs"
            }]
        },
        {
          "offset": "0x70",
          "name": "outputs_2",
          "access": "W",
          "description": "Data signal of outputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputs",
              "access": "W",
              "description": "Bit 63 to 32 of outputs"
            }]
        },
        {
          "offset": "0x78",
          "name": "paras_1",
          "access": "W",
          "description": "Data signal of paras",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "paras",
              "access": "W",
              "description": "Bit 31 to 0 of paras"
            }]
        },
        {
          "offset": "0x7c",
          "name": "paras_2",
          "access": "W",
          "description": "Data signal of paras",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "paras",
              "access": "W",
              "description": "Bit 63 to 32 of paras"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input_data_addr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "gama_addr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "beta_addr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "output_data_addr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "cols_log"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "q_value"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "shift_value"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "done"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "inputs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "108",
          "argName": "outputs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "120",
          "argName": "paras"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ln_addr:m_axi_ln_data:m_axi_ln_paras",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_ln_data": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_ln_data_",
      "paramPrefix": "C_M_AXI_LN_DATA_",
      "offsetSlaveName": "s_axi_ln_addr",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "1",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "64",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ln_data_ARADDR",
        "m_axi_ln_data_ARBURST",
        "m_axi_ln_data_ARCACHE",
        "m_axi_ln_data_ARID",
        "m_axi_ln_data_ARLEN",
        "m_axi_ln_data_ARLOCK",
        "m_axi_ln_data_ARPROT",
        "m_axi_ln_data_ARQOS",
        "m_axi_ln_data_ARREADY",
        "m_axi_ln_data_ARREGION",
        "m_axi_ln_data_ARSIZE",
        "m_axi_ln_data_ARUSER",
        "m_axi_ln_data_ARVALID",
        "m_axi_ln_data_AWADDR",
        "m_axi_ln_data_AWBURST",
        "m_axi_ln_data_AWCACHE",
        "m_axi_ln_data_AWID",
        "m_axi_ln_data_AWLEN",
        "m_axi_ln_data_AWLOCK",
        "m_axi_ln_data_AWPROT",
        "m_axi_ln_data_AWQOS",
        "m_axi_ln_data_AWREADY",
        "m_axi_ln_data_AWREGION",
        "m_axi_ln_data_AWSIZE",
        "m_axi_ln_data_AWUSER",
        "m_axi_ln_data_AWVALID",
        "m_axi_ln_data_BID",
        "m_axi_ln_data_BREADY",
        "m_axi_ln_data_BRESP",
        "m_axi_ln_data_BUSER",
        "m_axi_ln_data_BVALID",
        "m_axi_ln_data_RDATA",
        "m_axi_ln_data_RID",
        "m_axi_ln_data_RLAST",
        "m_axi_ln_data_RREADY",
        "m_axi_ln_data_RRESP",
        "m_axi_ln_data_RUSER",
        "m_axi_ln_data_RVALID",
        "m_axi_ln_data_WDATA",
        "m_axi_ln_data_WID",
        "m_axi_ln_data_WLAST",
        "m_axi_ln_data_WREADY",
        "m_axi_ln_data_WSTRB",
        "m_axi_ln_data_WUSER",
        "m_axi_ln_data_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "32",
          "num_read_outstanding": "64",
          "num_write_outstanding": "1",
          "max_read_burst_length": "64",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "inputs"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "inputs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "32",
          "num_read_outstanding": "64",
          "num_write_outstanding": "1",
          "max_read_burst_length": "64",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "outputs"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "outputs"
        }
      ]
    },
    "m_axi_ln_paras": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_ln_paras_",
      "paramPrefix": "C_M_AXI_LN_PARAS_",
      "offsetSlaveName": "s_axi_ln_addr",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "1",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "64",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ln_paras_ARADDR",
        "m_axi_ln_paras_ARBURST",
        "m_axi_ln_paras_ARCACHE",
        "m_axi_ln_paras_ARID",
        "m_axi_ln_paras_ARLEN",
        "m_axi_ln_paras_ARLOCK",
        "m_axi_ln_paras_ARPROT",
        "m_axi_ln_paras_ARQOS",
        "m_axi_ln_paras_ARREADY",
        "m_axi_ln_paras_ARREGION",
        "m_axi_ln_paras_ARSIZE",
        "m_axi_ln_paras_ARUSER",
        "m_axi_ln_paras_ARVALID",
        "m_axi_ln_paras_AWADDR",
        "m_axi_ln_paras_AWBURST",
        "m_axi_ln_paras_AWCACHE",
        "m_axi_ln_paras_AWID",
        "m_axi_ln_paras_AWLEN",
        "m_axi_ln_paras_AWLOCK",
        "m_axi_ln_paras_AWPROT",
        "m_axi_ln_paras_AWQOS",
        "m_axi_ln_paras_AWREADY",
        "m_axi_ln_paras_AWREGION",
        "m_axi_ln_paras_AWSIZE",
        "m_axi_ln_paras_AWUSER",
        "m_axi_ln_paras_AWVALID",
        "m_axi_ln_paras_BID",
        "m_axi_ln_paras_BREADY",
        "m_axi_ln_paras_BRESP",
        "m_axi_ln_paras_BUSER",
        "m_axi_ln_paras_BVALID",
        "m_axi_ln_paras_RDATA",
        "m_axi_ln_paras_RID",
        "m_axi_ln_paras_RLAST",
        "m_axi_ln_paras_RREADY",
        "m_axi_ln_paras_RRESP",
        "m_axi_ln_paras_RUSER",
        "m_axi_ln_paras_RVALID",
        "m_axi_ln_paras_WDATA",
        "m_axi_ln_paras_WID",
        "m_axi_ln_paras_WLAST",
        "m_axi_ln_paras_WREADY",
        "m_axi_ln_paras_WSTRB",
        "m_axi_ln_paras_WUSER",
        "m_axi_ln_paras_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "32",
          "num_read_outstanding": "64",
          "num_write_outstanding": "1",
          "max_read_burst_length": "64",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "paras"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "paras"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_ln_addr_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ln_addr_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ln_addr_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_ln_addr_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ln_addr_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ln_addr_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ln_addr_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ln_addr_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ln_addr_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ln_addr_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_ln_addr_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ln_addr_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ln_addr_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ln_addr_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ln_addr_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ln_addr_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ln_addr_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_data_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_data_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_data_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ln_data_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ln_data_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ln_data_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ln_data_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ln_data_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_data_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ln_data_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_data_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_data_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_data_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_data_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_ln_data_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ln_data_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_data_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_data_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_data_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ln_data_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ln_data_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ln_data_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ln_data_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ln_data_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_data_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ln_data_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_data_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_data_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_data_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_data_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_ln_data_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_data_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ln_data_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_data_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_data_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ln_data_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_data_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_paras_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_paras_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ln_paras_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ln_paras_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ln_paras_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ln_paras_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ln_paras_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_paras_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ln_paras_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_paras_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_paras_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_paras_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_paras_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_ln_paras_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ln_paras_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_paras_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_paras_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_paras_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ln_paras_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ln_paras_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ln_paras_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ln_paras_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ln_paras_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_paras_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ln_paras_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_paras_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ln_paras_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_paras_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_paras_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_ln_paras_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_paras_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ln_paras_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ln_paras_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ln_paras_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ln_paras_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ln_paras_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "layernorm",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s",
          "InstanceName": "p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0",
          "Instances": [
            {
              "ModuleName": "p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3",
              "InstanceName": "grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162"
            },
            {
              "ModuleName": "p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2",
              "InstanceName": "grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174"
            }
          ]
        },
        {
          "ModuleName": "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s",
          "InstanceName": "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0",
          "Instances": [
            {
              "ModuleName": "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1",
              "InstanceName": "grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210"
            },
            {
              "ModuleName": "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2",
              "InstanceName": "grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219"
            },
            {
              "ModuleName": "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3",
              "InstanceName": "grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232"
            },
            {
              "ModuleName": "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4",
              "InstanceName": "grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241"
            }
          ]
        },
        {
          "ModuleName": "p_anonymous_namespace_Mean_ap_int_8_5u_s",
          "InstanceName": "p_anonymous_namespace_Mean_ap_int_8_5u_U0"
        },
        {
          "ModuleName": "p_anonymous_namespace_StdDev_ap_int_8_float_5u_s",
          "InstanceName": "p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0"
        },
        {
          "ModuleName": "p_anonymous_namespace_Norm_ap_int_8_float_5u_s",
          "InstanceName": "p_anonymous_namespace_Norm_ap_int_8_float_5u_U0",
          "Instances": [
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_1_p_hls_fptosi_float_i32_fu_305"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_3_p_hls_fptosi_float_i32_fu_310"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_5_p_hls_fptosi_float_i32_fu_315"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_7_p_hls_fptosi_float_i32_fu_320"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_9_p_hls_fptosi_float_i32_fu_325"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_10_p_hls_fptosi_float_i32_fu_330"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_12_p_hls_fptosi_float_i32_fu_335"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_14_p_hls_fptosi_float_i32_fu_340"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_16_p_hls_fptosi_float_i32_fu_345"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_18_p_hls_fptosi_float_i32_fu_350"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_20_p_hls_fptosi_float_i32_fu_355"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_22_p_hls_fptosi_float_i32_fu_360"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_24_p_hls_fptosi_float_i32_fu_365"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_26_p_hls_fptosi_float_i32_fu_370"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_28_p_hls_fptosi_float_i32_fu_375"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_30_p_hls_fptosi_float_i32_fu_380"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_32_p_hls_fptosi_float_i32_fu_385"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_34_p_hls_fptosi_float_i32_fu_390"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_36_p_hls_fptosi_float_i32_fu_395"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_38_p_hls_fptosi_float_i32_fu_400"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_40_p_hls_fptosi_float_i32_fu_405"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_42_p_hls_fptosi_float_i32_fu_410"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_44_p_hls_fptosi_float_i32_fu_415"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_46_p_hls_fptosi_float_i32_fu_420"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_48_p_hls_fptosi_float_i32_fu_425"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_50_p_hls_fptosi_float_i32_fu_430"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_52_p_hls_fptosi_float_i32_fu_435"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_54_p_hls_fptosi_float_i32_fu_440"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_56_p_hls_fptosi_float_i32_fu_445"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_58_p_hls_fptosi_float_i32_fu_450"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_60_p_hls_fptosi_float_i32_fu_455"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "i_op_assign_62_p_hls_fptosi_float_i32_fu_460"
            }
          ]
        },
        {
          "ModuleName": "p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s",
          "InstanceName": "p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0",
          "Instances": [{
              "ModuleName": "p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3",
              "InstanceName": "grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157"
            }]
        },
        {
          "ModuleName": "p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s",
          "InstanceName": "p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_Mean_ap_int_8_5u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_StdDev_ap_int_8_float_5u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_hls_fptosi_float_i32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_Norm_ap_int_8_float_5u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "layernorm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.908"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "38",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "303",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "151",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.857"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_45_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "169",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "392",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_33_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "FF": "764",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1420",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "314",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "109",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "",
          "LatencyWorst": "73",
          "PipelineIIMin": "43",
          "PipelineIIMax": "73",
          "PipelineII": "43 ~ 73",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "41",
            "LatencyMax": "71",
            "Latency": "41 ~ 71",
            "PipelineII": "1",
            "PipelineDepth": "41"
          }],
        "Area": {
          "FF": "471",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2273",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "314",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "109",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "",
          "LatencyWorst": "73",
          "PipelineIIMin": "43",
          "PipelineIIMax": "73",
          "PipelineII": "43 ~ 73",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "41",
            "LatencyMax": "71",
            "Latency": "41 ~ 71",
            "PipelineII": "1",
            "PipelineDepth": "41"
          }],
        "Area": {
          "FF": "471",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2273",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_99_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_102_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "FF": "2183",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "6230",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_Mean_ap_int_8_5u_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "1",
          "PipelineIIMax": "-1",
          "PipelineII": "1 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.571"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_124_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "?",
            "PipelineDepth": "2 ~ ?",
            "Loops": [{
                "Name": "Sum",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "?",
                "Latency": "0 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }]
          }],
        "Area": {
          "FF": "285",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1047",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_StdDev_ap_int_8_float_5u_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "5",
          "PipelineIIMax": "-1",
          "PipelineII": "5 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.009"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_160_1",
            "TripCount": "",
            "LatencyMin": "54",
            "LatencyMax": "?",
            "Latency": "54 ~ ?",
            "PipelineII": "",
            "PipelineDepthMin": "55",
            "PipelineDepthMax": "?",
            "PipelineDepth": "55 ~ ?",
            "Loops": [{
                "Name": "StdDev",
                "TripCount": "",
                "LatencyMin": "4",
                "LatencyMax": "?",
                "Latency": "4 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }],
        "Area": {
          "DSP": "35",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "1350",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1906",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_hls_fptosi_float_i32": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.016"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "460800",
          "UTIL_FF": "0",
          "LUT": "623",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_Norm_ap_int_8_float_5u_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "1",
          "PipelineIIMax": "-1",
          "PipelineII": "1 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_208_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "?",
            "PipelineDepth": "2 ~ ?",
            "Loops": [{
                "Name": "norm",
                "TripCount": "",
                "LatencyMin": "18",
                "LatencyMax": "?",
                "Latency": "18 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "19"
              }]
          }],
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "5",
          "FF": "13556",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "30023",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "514",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.857"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_275_3",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s": {
        "Latency": {
          "LatencyBest": "517",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "517",
          "PipelineIIMax": "-1",
          "PipelineII": "517 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.556"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_265_1_VITIS_LOOP_267_2",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "?",
            "Latency": "3 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "519",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "720",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s": {
        "Latency": {
          "LatencyBest": "550",
          "LatencyAvg": "550",
          "LatencyWorst": "551",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_293_1",
            "TripCount": "512",
            "Latency": "550",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "703",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "330",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "layernorm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "137",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "21",
          "DSP": "134",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "7",
          "FF": "24456",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "48708",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-25 13:53:41 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
