--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml vojabesTodo.twx vojabesTodo.ncd -o vojabesTodo.twr
vojabesTodo.pcf -ucf vojabesTodo.ucf

Design file:              vojabesTodo.ncd
Physical constraint file: vojabesTodo.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock S0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Mensaje<0>  |   14.944(R)|XLXN_2            |   0.000|
Mensaje<1>  |   15.054(R)|XLXN_2            |   0.000|
Mensaje<2>  |   14.563(R)|XLXN_2            |   0.000|
Mensaje<3>  |   14.657(R)|XLXN_2            |   0.000|
Mensaje<4>  |   13.918(R)|XLXN_2            |   0.000|
Mensaje<5>  |   14.674(R)|XLXN_2            |   0.000|
Mensaje<6>  |   14.220(R)|XLXN_2            |   0.000|
led<0>      |   13.639(R)|XLXN_2            |   0.000|
led<1>      |   14.004(R)|XLXN_2            |   0.000|
led<2>      |   13.146(R)|XLXN_2            |   0.000|
------------+------------+------------------+--------+

Clock S1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Mensaje<0>  |   13.562(R)|XLXN_2            |   0.000|
Mensaje<1>  |   13.672(R)|XLXN_2            |   0.000|
Mensaje<2>  |   13.181(R)|XLXN_2            |   0.000|
Mensaje<3>  |   13.275(R)|XLXN_2            |   0.000|
Mensaje<4>  |   12.536(R)|XLXN_2            |   0.000|
Mensaje<5>  |   13.292(R)|XLXN_2            |   0.000|
Mensaje<6>  |   12.838(R)|XLXN_2            |   0.000|
led<0>      |   12.257(R)|XLXN_2            |   0.000|
led<1>      |   12.622(R)|XLXN_2            |   0.000|
led<2>      |   11.764(R)|XLXN_2            |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    4.519|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S0             |    3.731|         |         |         |
S1             |    3.731|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S0             |    3.731|         |         |         |
S1             |    3.731|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 22 14:29:00 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 140 MB



