@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode
@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw2a.v":365:7:365:10|Synthesizing module IBUF in library work.
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw2a.v":370:7:370:10|Synthesizing module OBUF in library work.
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\gw_jtag.v":1:7:1:13|Synthesizing module GW_JTAG in library work.
@N: CG364 :"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Synthesizing module gw_gao in library work.
@N|Running in 64-bit mode
@N: NF107 :"e:\rtl_design\others_reference\universityplan1_guangzhou2020\ethernet-1000m_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level
@N: NF107 :"e:\rtl_design\others_reference\universityplan1_guangzhou2020\ethernet-1000m_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level

