// Seed: 2383801549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_6 = 1;
  wire id_7;
  wire id_8, id_9, id_10;
  supply0 id_11 = 1;
  assign id_3 = {id_6};
endmodule
module module_1 (
    input  tri1  id_0,
    inout  wire  id_1,
    output logic id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    input  tri   id_5
);
  wire id_7;
  final id_2 <= 1;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
endmodule
