# Copyright (c) 2025-2026 SandAI. All Rights Reserved.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

import logging
import os
from functools import lru_cache
from pathlib import Path
from typing import Any, Literal

import jinja2
import torch

from magi_attention.common.jit import env as jit_env
from magi_attention.common.jit.core import JitSpec, gen_jit_spec
from magi_attention.common.jit.utils import write_if_different

logger = logging.getLogger(__name__)


_DTYPE_TO_CUTLASS = {
    torch.float16: "cutlass::half_t",
    torch.bfloat16: "cutlass::bfloat16_t",
    torch.float32: "float",
}

from magi_attention.env.build import is_no_build_cache  # noqa: E402

no_build_cache = is_no_build_cache()


def tile_size_fwd_sm90(head_dim: int, softcap: bool) -> tuple[int, int]:
    if head_dim <= 64:
        # return (192 if same_hdim else 64, 128 if same_hdim else 64, same_hdim, same_hdim)
        # With this workaround in Cutlass 3.8, tile size 192 x 128 got slower for non-causal, idk why
        # https://github.com/NVIDIA/cutlass/blob/v3.8.2/include/cute/container/tuple.hpp#L131
        return (192, 128)
        # Good for long seqlen (>= 4k) but suffers from tile quantization at short seqlen
        # return (192, 192 if is_causal or is_local else 176, True, False)
    elif head_dim <= 128:
        return (128, 128)
        # (128, 192, False, False) and (192, 128, False, True) are quite good too
        # 128 x 192 hits the limit of smem if MmaPV_is_RS, 128 x 144 hits the limit if not MmaPV_is_RS
    elif head_dim <= 192:
        return (128, 96)  # 128 x 112 hits the limit of smem
    else:
        return (128, 64)


def round_up_headdim(head_dim: int) -> int:
    if head_dim <= 64:
        return 64
    elif head_dim <= 128:
        return 128
    elif head_dim <= 192:
        return 192
    else:
        return 256


def _assert_register_quota(producer_regs: int, consumer_regs: int):
    """Mirror of the kernel-side setmaxnreg static_asserts (flash_{fwd,bwd}_kernel_sm90.h)."""
    for regs in (producer_regs, consumer_regs):
        assert (
            regs % 8 == 0 and 24 <= regs <= 256
        ), f"setmaxnreg quota must be a multiple of 8 in [24, 256], got {regs}"


def _ffa_register_quota(
    direction: str,
    head_dim: int,
    kblock_m: int | None,
    swap_ab: bool,
    bwd_inner_loop_k: bool,
    block_sparse: bool,
    index_sparse: bool,
    sparse_dx_tma_reduce: bool,
    sparse_k_block_size: int = 1,
    head_dim_v: int | None = None,
) -> tuple[int, int]:
    """Select the setmaxnreg quotas (producer/load WG, consumer/mma WG) for one variant.

    This is the single source of truth for register allocation; the kernels
    (flash_{fwd,bwd}_kernel_sm90.h) only static_assert the constraints.

    fwd (producer, consumer) by mode:
      - scatter load ((index_sparse or block_sparse) with kbs<kBlockN): (64, 216)
        cp.async producer warpgroup needs more registers than the TMA producer warp.
      - TMA KV (kbs>=kBlockN, i.e. kInnerTilesContiguous=true): use Dense quota
        since only thread 0 issues TMA.
      - dense, by MMA warpgroup count (1/2/3 from kBlockM/64, or 1 when SwapAB): (56, 256),
        (40, 232), (32, 160).

    bwd (producer, consumer) by mode:
      - dense: (40, 232) at 2 MMA WGs, (40, 152) at 3 (symmetric kHeadDim=192).
        Asymmetric (192,128) stays at 2 MMA WGs (hdv not divisible by 3).
      - scatter + TMA inner (sparse_dx_tma_reduce=True): (40, 232). Inner Q/dO are
        loaded via TMA (1 warp, minimal regs), so producer matches Dense quota.
        cuobjdump verified: pr=56→STACK=32 (consumer spills), pr=40→STACK=0.
      - scatter + cp.async inner (sparse_dx_tma_reduce=False, scalar-atomicAdd dX
        store fallback): (104, ...). The store-warp code spills at 88 (STACK 3272B).
      Historical note: the sweep that found pr=56 as sweet spot was done with cp.async
      (BlockSparse LoopQ, S=64K/256K), not TMA. With TMA inner loads, the producer
      needs far fewer live variables, and pr=40 gives consumer enough regs to avoid
      MMA accumulator spills.

    Env override MAGI_ATTENTION_FFA_BWD_PRODUCER_REGS (bwd only): producer is forced to
    the given value and the consumer is rederived from the weighted budget.
    """
    kblock_n_fwd = 128  # Default FWD tile N
    hdv = head_dim if head_dim_v is None else head_dim_v
    if direction == "fwd":
        assert kblock_m is not None
        # CpAsync scatter path is used when kInnerTilesContiguous is false:
        #   kInnerTilesContiguous = (!IndexSparse && !BlockSparse) || (KBlockSize >= kBlockN)
        # So scatter is needed when (IndexSparse || BlockSparse) && KBlockSize < kBlockN.
        uses_scatter = (
            index_sparse or block_sparse
        ) and sparse_k_block_size < kblock_n_fwd
        if uses_scatter:
            producer_regs, consumer_regs = 64, 216
        else:
            # TMA KV paths (Dense, BlockSparse, IndexSparse kbs>=kBlockN): same quota
            # mirrors NumMmaWarpGroups = size(TiledMmaPV)/128 (AtomLayoutQK in mainloop_fwd)
            num_mma_wgs = 1 if swap_ab else kblock_m // 64
            producer_regs, consumer_regs = {1: (56, 256), 2: (40, 232), 3: (32, 160)}[
                num_mma_wgs
            ]
    else:
        # mirrors NumMmaWarpGroups in run_mha_bwd_ (flash_bwd_launch_template.h)
        num_mma_wgs = (
            2
            if bwd_inner_loop_k
            else (3 if (head_dim == 192 and hdv == 192) else 2)
        )
        inner_use_scatter = block_sparse or index_sparse
        budget = 168 * (1 + num_mma_wgs)
        if inner_use_scatter:
            if sparse_dx_tma_reduce:
                # TMA path: inner Q/dO loaded via TMA (1 warp), producer needs
                # minimal regs — match Dense quota so consumer gets 232 for MMA
                # accumulators. cuobjdump: pr=56→STACK=32 (spills), pr=40→STACK=0.
                producer_regs = 40
            else:
                producer_regs = 104
            consumer_regs = ((budget - producer_regs) // num_mma_wgs) // 8 * 8
        else:
            producer_regs, consumer_regs = 40, (232 if num_mma_wgs == 2 else 152)
        _bpr = os.environ.get("MAGI_ATTENTION_FFA_BWD_PRODUCER_REGS")
        if _bpr is not None and int(_bpr) != 0:
            producer_regs = int(_bpr)
            consumer_regs = ((budget - producer_regs) // num_mma_wgs) // 8 * 8
        assert (
            producer_regs + num_mma_wgs * consumer_regs <= budget
        ), f"bwd register quota {producer_regs}+{num_mma_wgs}x{consumer_regs} exceeds budget {budget}"
    _assert_register_quota(producer_regs, consumer_regs)
    return producer_regs, consumer_regs


def get_ffa_uri(
    arch_sm_num: str,
    direction: str,
    head_dim: int,
    head_dim_v: int,
    compute_dtype: torch.dtype,
    output_dtype: torch.dtype,
    softcap: bool,
    disable_atomic_reduction: bool,
    disable_dq_atomic_reduction: bool,
    deterministic: bool,
    kblock_m: int | None,
    kblock_n: int | None,
    range_merge: bool,
    swap_ab: bool,
    pack_gqa: bool,
    cat_gqa: bool,
    pack_gqa_factor: int,
    block_sparse: bool,
    index_sparse: bool,
    bwd_inner_loop_k: bool,
    profile_mode: bool,
    return_max_logits: bool,
    dq_dtype: torch.dtype | None = None,
    dkv_dtype: torch.dtype | None = None,
) -> str:
    def _dtype_name(dt: torch.dtype) -> str:
        return str(dt).split(".")[-1]

    hdv = head_dim_v
    hd_suffix = f"{head_dim}hd_" if hdv == head_dim else f"{head_dim}hd_{hdv}hdv_"

    return (
        f"flex_flash_attn_sm_{arch_sm_num}_"
        f"{direction}_"
        f"{hd_suffix}"
        f"compute_{_dtype_name(compute_dtype)}"
        f"{f'_out_{_dtype_name(output_dtype)}' if output_dtype is not None else ''}"
        f"{f'_dq_{_dtype_name(dq_dtype)}' if dq_dtype is not None else ''}"
        f"{f'_dkv_{_dtype_name(dkv_dtype)}' if dkv_dtype is not None else ''}"
        f"{'_softcap' if softcap else ''}"
        f"{'' if disable_atomic_reduction else '_atomic'}"
        f"{'' if not disable_dq_atomic_reduction else '_nodqatomic'}"
        f"{'_deterministic' if deterministic else ''}"
        f"{'_rangemerge' if range_merge else ''}"
        f"{'_swapab' if swap_ab else ''}"
        f"{f'_packgqa{pack_gqa_factor}' if pack_gqa else ''}"
        f"{f'_catgqa{pack_gqa_factor}' if cat_gqa else ''}"
        f"{'_block_sparse' if block_sparse else ''}"
        f"{'_index_sparse' if index_sparse else ''}"
        f"{'_bwdinnerloopk' if bwd_inner_loop_k else ''}"
        f"{'_profile_mode' if profile_mode else ''}"
        f"{'_return_max_logits' if return_max_logits else ''}"
        + (
            f"_m{kblock_m}n{kblock_n}"
            if kblock_m is not None and kblock_n is not None
            else ""
        )
    )


def check_cuda_compute_capability(arch: tuple[int, int]):
    assert arch == (9, 0), "flex_flash_attn only supports sm90"


def sanity_check(
    arch: tuple[int, int],
    direction: Literal["fwd", "bwd"],
    head_dim: int,
    compute_dtype: torch.dtype,
    output_dtype: torch.dtype | None,
    ref_block_size: tuple[int, int] | None = None,
    swap_ab: bool = False,
    block_sparse: bool = False,
    index_sparse: bool = False,
    bwd_inner_loop_k: bool = False,
    return_max_logits: bool = False,
    dq_dtype: torch.dtype | None = None,
    dkv_dtype: torch.dtype | None = None,
    pack_gqa: bool = False,
    cat_gqa: bool = False,
    head_dim_v: int | None = None,
):
    check_cuda_compute_capability(arch)
    assert direction in ("fwd", "bwd"), "direction must be either fwd or bwd"
    hdv = head_dim if head_dim_v is None else head_dim_v
    assert head_dim <= 192, "head_dim must be <= 192 for now"
    assert hdv <= 192, "head_dim_v must be <= 192 for now"
    hd_rounded = round_up_headdim(head_dim)
    hdv_rounded = round_up_headdim(hdv)
    assert hd_rounded in (64, 128, 192), "round_up_headdim(head_dim) must be 64, 128 or 192 for now"
    assert hdv_rounded in (64, 128, 192), "round_up_headdim(head_dim_v) must be 64, 128 or 192 for now"
    assert hd_rounded == hdv_rounded or (
        hd_rounded == 192 and hdv_rounded == 128
    ), "asymmetric head dims must be (192, 128) for now"
    assert compute_dtype in (
        torch.float16,
        torch.bfloat16,
    ), "compute_dtype must be float16 or bfloat16"
    if direction == "fwd":
        assert output_dtype in (
            torch.float16,
            torch.bfloat16,
            torch.float32,
        ), "output_dtype must be float16, bfloat16 or float32"
        assert dq_dtype is None, "dq_dtype must be None when direction == 'fwd'"
        assert dkv_dtype is None, "dkv_dtype must be None when direction == 'fwd'"
    if direction == "bwd":
        assert output_dtype is None, "output_dtype must be None when direction == 'bwd'"
        assert dq_dtype in (
            torch.float16,
            torch.bfloat16,
            torch.float32,
        ), "dq_dtype must be float16, bfloat16 or float32"
        assert dkv_dtype in (
            torch.float16,
            torch.bfloat16,
            torch.float32,
        ), "dkv_dtype must be float16, bfloat16 or float32"
    if swap_ab:
        assert direction == "fwd", "swap_ab only take effect when direction == 'fwd'"
        assert ref_block_size in (
            (8, 64),
            (16, 64),
            (32, 64),
            (64, 64),
        ), "ref_block_size must be (8, 64), (16, 64), (32, 64) or (64, 64) when swap_ab == True"
    else:
        if ref_block_size is not None:
            kblock_m, kblock_n = ref_block_size
            assert kblock_m in (
                64,
                128,
                192,
            ), "ref_block_size: (kblock_m, kblock_n), kblock_m must be 64, 128 or 192 when swapab == False"
            assert (
                kblock_n % 16 == 0 and kblock_n <= 256
            ), "ref_block_size: (kblock_m, kblock_n), kblock_n <= 256 and kblock_n % 16 == 0 must be True"
    if bwd_inner_loop_k:
        assert (
            direction == "bwd"
        ), "bwd_inner_loop_k only take effect when direction == 'bwd'"
    if return_max_logits:
        assert (
            direction == "fwd"
        ), "return_max_logits only take effect when direction == 'fwd'"
    assert not (pack_gqa and cat_gqa), "pack_gqa and cat_gqa cannot be both True"
    if cat_gqa:
        assert direction == "bwd", "cat_gqa only take effect when direction == 'bwd'"


def get_ffa_jit_spec(
    arch: tuple[int, int],
    direction: Literal["fwd", "bwd"],
    head_dim: int,
    compute_dtype: torch.dtype,
    output_dtype: torch.dtype | None,
    softcap: bool,
    disable_atomic_reduction: bool,
    disable_dq_atomic_reduction: bool,
    deterministic: bool,
    ref_block_size: tuple[int, int] | None = None,
    range_merge: bool = False,
    swap_ab: bool = False,
    pack_gqa: bool = False,
    cat_gqa: bool = False,
    pack_gqa_factor: int = 1,
    block_sparse: bool = False,
    index_sparse: bool = False,
    bwd_inner_loop_k: bool = False,
    profile_mode: bool = False,
    return_max_logits: bool = False,
    dq_dtype: torch.dtype | None = None,
    dkv_dtype: torch.dtype | None = None,
    sparse_k_block_size: int = 1,
    head_dim_v: int | None = None,
) -> tuple[JitSpec, str]:
    # TODO: add more sanity checks for the combinations of options
    sanity_check(
        arch=arch,
        direction=direction,
        head_dim=head_dim,
        compute_dtype=compute_dtype,
        output_dtype=output_dtype,
        ref_block_size=ref_block_size,
        swap_ab=swap_ab,
        block_sparse=block_sparse,
        index_sparse=index_sparse,
        bwd_inner_loop_k=bwd_inner_loop_k,
        return_max_logits=return_max_logits,
        dq_dtype=dq_dtype,
        dkv_dtype=dkv_dtype,
        pack_gqa=pack_gqa,
        cat_gqa=cat_gqa,
        head_dim_v=head_dim_v,
    )

    # Convert arch to SM number
    arch_sm_num = f"{arch[0]}{arch[1]}"
    hdv = head_dim if head_dim_v is None else head_dim_v
    head_dim_rounded = round_up_headdim(head_dim)
    head_dim_v_rounded = round_up_headdim(hdv)

    if ref_block_size is not None:
        kblock_m, kblock_n = ref_block_size
    else:
        if direction == "fwd":
            kblock_m, kblock_n = tile_size_fwd_sm90(head_dim, softcap)
        else:
            kblock_m, kblock_n = None, None

    # PackGQA packs Q heads into ((pack_gqa_factor, seqlen), headdim, nheads_kv).
    # TMA requires kBlockM to divide cleanly within this hierarchy:
    #   kBlockM % pack_gqa_factor == 0  OR  pack_gqa_factor % kBlockM == 0
    # When neither holds (e.g. kBlockM=192, pgf=128: 192 straddles the (128,
    # seqlen) mode boundary), reduce kBlockM to pack_gqa_factor.  The adjusted
    # value is clamped to [64, 128] — the valid tile range for SM90 FWD kernels
    # (64 = 1 MMA warp-group, 128 = 2 MMA warp-groups).
    if pack_gqa and kblock_m is not None and pack_gqa_factor > 1:
        if kblock_m % pack_gqa_factor != 0 and pack_gqa_factor % kblock_m != 0:
            old_kblock_m = kblock_m
            kblock_m = max(64, min(128, pack_gqa_factor))
            assert kblock_m % pack_gqa_factor == 0 or pack_gqa_factor % kblock_m == 0, (
                f"pack_gqa: adjusted kBlockM={kblock_m} still incompatible "
                f"with pack_gqa_factor={pack_gqa_factor}"
            )
            logger.info(
                "pack_gqa: kBlockM %d -> %d for pack_gqa_factor=%d (head_dim=%d)",
                old_kblock_m,
                kblock_m,
                pack_gqa_factor,
                head_dim,
            )

    uri = get_ffa_uri(
        arch_sm_num=arch_sm_num,
        direction=direction,
        head_dim=head_dim_rounded,
        head_dim_v=head_dim_v_rounded,
        compute_dtype=compute_dtype,
        output_dtype=output_dtype,
        softcap=softcap,
        disable_atomic_reduction=disable_atomic_reduction,
        disable_dq_atomic_reduction=disable_dq_atomic_reduction,
        deterministic=deterministic,
        kblock_m=kblock_m,
        kblock_n=kblock_n,
        range_merge=range_merge,
        swap_ab=swap_ab,
        pack_gqa=pack_gqa,
        cat_gqa=cat_gqa,
        pack_gqa_factor=pack_gqa_factor,
        block_sparse=block_sparse,
        index_sparse=index_sparse,
        bwd_inner_loop_k=bwd_inner_loop_k,
        profile_mode=profile_mode,
        return_max_logits=return_max_logits,
        dq_dtype=dq_dtype,
        dkv_dtype=dkv_dtype,
    )

    logger.info("Generating FFA JIT spec for URI: %s", uri)
    logger.info(
        "FFA JIT params: arch=sm%s, direction=%s, head_dim=%d, compute_dtype=%s, "
        "output_dtype=%s, softcap=%s, deterministic=%s, block_size=%s, "
        "swap_ab=%s, pack_gqa=%s, cat_gqa=%s, pack_gqa_factor=%d, "
        "block_sparse=%s, index_sparse=%s, profile_mode=%s, return_max_logits=%s",
        arch_sm_num,
        direction,
        head_dim,
        compute_dtype,
        output_dtype,
        softcap,
        deterministic,
        ref_block_size,
        swap_ab,
        pack_gqa,
        cat_gqa,
        pack_gqa_factor,
        block_sparse,
        index_sparse,
        profile_mode,
        return_max_logits,
    )

    # sparse_k_block_size is a compile-time constant baked into the kernel.
    # Different values produce separate JIT cache entries.
    if sparse_k_block_size > 1:
        uri += f"_kbs{sparse_k_block_size}"

    # Optional compile-time overrides for internal kernel tuning knobs (test/bench only)
    extra_template_args: dict[str, str] = {
        "sparse_k_block_size": str(sparse_k_block_size)
    }
    _iwg = os.environ.get("MAGI_ATTENTION_FFA_INTRA_WG_OVERLAP")
    if _iwg is not None and direction == "fwd":
        extra_template_args["intra_wg_overlap"] = _iwg.lower()
        uri += f"_iwg{_iwg}"
    _idm = os.environ.get("MAGI_ATTENTION_FFA_INNER_DIR_MAX_TO_MIN")
    if _idm is not None:
        extra_template_args["inner_dir_max_to_min"] = _idm.lower()
        uri += f"_idm{_idm}"
    # mask_mode: "regular"=0 (direct apply), "dispatch"=1 (3-lambda), "unified"=2
    # BWD default: unified (avoids 3-lambda code bloat that causes register spill).
    # FWD default: dispatch (template default '1' in jinja).
    _mask_mode_map = {"regular": "0", "dispatch": "1", "unified": "2"}
    _mm = os.environ.get("MAGI_ATTENTION_FFA_MASK_MODE")
    if _mm is not None:
        _mm_lower = _mm.lower()
        assert (
            _mm_lower in _mask_mode_map
        ), f"MAGI_ATTENTION_FFA_MASK_MODE must be regular/dispatch/unified, got {_mm}"
        extra_template_args["mask_mode_int"] = _mask_mode_map[_mm_lower]
        uri += f"_mm{_mm_lower}"
    elif direction == "bwd":
        extra_template_args["mask_mode_int"] = _mask_mode_map["unified"]
        uri += "_mmunified"
    # inner_use_scatter mirrors the mainloop predicate (mainloop_bwd_sm90_tma_gmma_ws.hpp):
    # InnerLoopK scatters K/V when block_sparse or index_sparse, InnerLoopQ scatters Q/dO when block_sparse
    # or index_sparse (inner_indices).
    _inner_use_scatter = block_sparse or index_sparse
    _dxp = os.environ.get("MAGI_ATTENTION_FFA_INNER_STORE_IN_PRODUCER")
    # Applies to ALL bwd configs (Dense, IndexSparse, BlockSparse).
    # Default is true (producer store warp handles dX reduce-add to GMEM).
    # false → consumer WGs handle dX store directly; frees one producer warp but
    # shifts code pressure to the consumer (Dense: cr needs ~232 to avoid spill).
    if _dxp is not None and direction == "bwd":
        _dxp_lower = _dxp.lower()
        assert _dxp_lower in (
            "true",
            "false",
        ), f"MAGI_ATTENTION_FFA_INNER_STORE_IN_PRODUCER must be true/false, got {_dxp}"
        extra_template_args["inner_store_in_producer"] = _dxp_lower
        uri += f"_dxp{_dxp_lower}"
    # ─── InnerLoadMode: tma=0, cpasync=2 ───
    # C++ uses template param directly (no default). Always set explicitly.
    if _inner_use_scatter:
        _load_mode_map = {"tma": "0", "cpasync": "2"}
        _load_env = os.environ.get("MAGI_ATTENTION_FFA_INNER_LOAD_MODE")
        if _load_env is not None:
            _load_lower = _load_env.lower()
            assert (
                _load_lower in _load_mode_map
            ), f"MAGI_ATTENTION_FFA_INNER_LOAD_MODE must be tma/cpasync, got {_load_env}"
            extra_template_args["inner_load_mode"] = _load_mode_map[_load_lower]
            uri += f"_sload{_load_mode_map[_load_lower]}"
        else:
            _kblock_n = 128
            _contiguous = sparse_k_block_size >= _kblock_n
            if direction == "bwd" and not bwd_inner_loop_k:
                _contiguous = pack_gqa and pack_gqa_factor >= 128
            _auto_mode = "0" if _contiguous else "2"
            extra_template_args["inner_load_mode"] = _auto_mode
    else:
        extra_template_args["inner_load_mode"] = "0"
    # ─── InnerStoreMode (BWD only): 0=tma(2D), 1=tma1d, 2=atomicadd, 3=bypass_smem ───
    if direction == "bwd":
        _store_env = os.environ.get("MAGI_ATTENTION_FFA_INNER_STORE_MODE")
        _use_smem_env = os.environ.get("MAGI_ATTENTION_FFA_BWD_DKV_USE_SMEM")
        if _use_smem_env is not None and _use_smem_env == "0":
            extra_template_args["inner_store_mode"] = "3"
            uri += "_sstore3"
        elif _store_env is not None:
            _store_lower = _store_env.lower()
            _store_mode_map = {
                "tma": "0",
                "tma2d": "0",
                "tma1d": "1",
                "atomicadd": "2",
                "cpasync": "2",
                "bypass": "3",
            }
            assert (
                _store_lower in _store_mode_map
            ), f"MAGI_ATTENTION_FFA_INNER_STORE_MODE must be tma/tma2d/tma1d/atomicadd/bypass, got {_store_env}"
            extra_template_args["inner_store_mode"] = _store_mode_map[_store_lower]
            uri += f"_sstore{_store_mode_map[_store_lower]}"
        elif _inner_use_scatter:
            extra_template_args["inner_store_mode"] = "1"
    # Tile/stage overrides for A/B benchmarking (BWD only).
    # Each distinct combo produces a separate JIT URI → separate .so cache.
    if direction == "bwd":
        for _env_name, _tpl_key, _uri_key in [
            ("MAGI_ATTENTION_FFA_BWD_TILE_M", "bwd_tile_m", "tm"),
            ("MAGI_ATTENTION_FFA_BWD_TILE_N", "bwd_tile_n", "tn"),
            ("MAGI_ATTENTION_FFA_BWD_STAGES", "bwd_stages", "stg"),
            ("MAGI_ATTENTION_FFA_BWD_STAGES_DS", "bwd_stages_ds", "stds"),
            ("MAGI_ATTENTION_FFA_BWD_STAGES_V", "bwd_stages_v", "stv"),
        ]:
            _val = os.environ.get(_env_name)
            if _val is not None:
                extra_template_args[_tpl_key] = str(int(_val))
                _uri_val = _val.replace("-", "n")
                uri += f"_{_uri_key}{_uri_val}"

        # Default for LoopK: separate dK/dV SMEM buffers (UnionDkvSmem=false) + stgV=1.
        # Separate mode (+38T, +11%): SMEM 198KB → 214KB (stgV=1 frees 16KB for +32KB).
        # Convenience override: MAGI_ATTENTION_FFA_BWD_PERF_UNION_STGV2=1 restores legacy union.
        # Fine-grained: BWD_UNION_DKV_SMEM / BWD_STAGES_V still work individually.
        _union_env = os.environ.get("MAGI_ATTENTION_FFA_BWD_UNION_DKV_SMEM")
        if _union_env is not None:
            extra_template_args["bwd_union_dkv_smem"] = (
                "true" if _union_env != "0" else "false"
            )
            if _union_env != "0":
                uri += f"_ud{_union_env}"
        _perf_union = os.environ.get("MAGI_ATTENTION_FFA_BWD_PERF_UNION_STGV2")
        if _perf_union is not None and _perf_union != "0":
            extra_template_args.setdefault("bwd_union_dkv_smem", "true")
            extra_template_args.setdefault("bwd_stages_v", "2")
            uri += "_pus1"
        elif bwd_inner_loop_k:
            if "bwd_stages_v" not in extra_template_args:
                extra_template_args["bwd_stages_v"] = "1"
                uri += "_stv1"

        # Inner store pipeline stages: 1 = single-buffer (default), 2 = double-buffer dKV SMEM.
        _inner_store_stages = os.environ.get(
            "MAGI_ATTENTION_FFA_BWD_INNER_STORE_STAGES"
        )
        if _inner_store_stages is not None:
            extra_template_args["inner_store_stages"] = _inner_store_stages
            if _inner_store_stages != "1":
                uri += f"_iss{_inner_store_stages}"

        # Per-switch debug overrides (LoopK perf isolation, correctness NOT guaranteed).
        for _env_name, _tpl_key, _uri_key in [
            ("MAGI_ATTENTION_FFA_BWD_SKIP_V_LOAD", "bwd_skip_v_load", "svl"),
            ("MAGI_ATTENTION_FFA_BWD_SKIP_DV_STORE", "bwd_skip_dv_store", "svs"),
            ("MAGI_ATTENTION_FFA_BWD_SKIP_DK_STORE", "bwd_skip_dk_store", "sks"),
            ("MAGI_ATTENTION_FFA_BWD_SKIP_DV_MMA", "bwd_skip_dv_mma", "svm"),
        ]:
            _val = os.environ.get(_env_name)
            if _val is not None and _val != "0":
                extra_template_args[_tpl_key] = "true"
                uri += f"_{_uri_key}1"

        # IndexSparse InnerLoopQ with block-level K: override tile_n to match sparse_k_block_size
        # so that kBlockN = sparse_k_block_size (full-tile outer K, no waste).
        if (
            index_sparse
            and not bwd_inner_loop_k
            and "bwd_tile_n" not in extra_template_args
        ):
            if sparse_k_block_size >= 128:
                extra_template_args["bwd_tile_n"] = str(sparse_k_block_size)
                uri += f"_tn{sparse_k_block_size}"

    # Register quota selection (single source of truth, kernels only assert)
    _producer_regs, _consumer_regs = _ffa_register_quota(
        direction=direction,
        head_dim=head_dim,
        kblock_m=kblock_m,
        swap_ab=swap_ab,
        bwd_inner_loop_k=bwd_inner_loop_k,
        block_sparse=block_sparse,
        index_sparse=index_sparse,
        sparse_dx_tma_reduce=extra_template_args.get("inner_store_mode", "0") == "1",
        sparse_k_block_size=sparse_k_block_size,
        head_dim_v=head_dim_v_rounded,
    )
    extra_template_args[f"{direction}_producer_regs"] = str(_producer_regs)
    extra_template_args[f"{direction}_consumer_regs"] = str(_consumer_regs)
    uri += f"_pr{_producer_regs}_cr{_consumer_regs}"

    # ─── OuterStoreMode: 0=Tma, 1=Stg ───
    # FWD default: Tma when SwapAB=true and PackGQA shape divides kBlockM.
    #   SwapAB=false defaults to Stg (bank-conflict-free R2S with SmemLayoutOSTS).
    #   Env var MAGI_ATTENTION_FFA_OUTER_STORE_MODE can force Tma for SwapAB=false
    #   (C++ SmemLayoutO follows Use_TMA_O, so TMA store is correct regardless of
    #   SwapAB; R2S into SmemLayoutOTMA has bank conflicts but TMA store may still win).
    # BWD: Tma when OuterStoreNeedReduction=true and not IndexSparse partial tile.
    _outer_store_env = os.environ.get("MAGI_ATTENTION_FFA_OUTER_STORE_MODE")
    if _outer_store_env is not None:
        _osm_map = {"tma": "0", "stg": "1", "tma1d": "2", "0": "0", "1": "1", "2": "2"}
        _osm_lower = _outer_store_env.lower()
        assert (
            _osm_lower in _osm_map
        ), f"MAGI_ATTENTION_FFA_OUTER_STORE_MODE must be tma/stg/tma1d, got {_outer_store_env}"
        extra_template_args["outer_store_mode"] = _osm_map[_osm_lower]
        uri += f"_osm{_osm_map[_osm_lower]}"
    elif direction == "fwd":
        _can_tma = swap_ab and (
            not pack_gqa or (kblock_m is not None and kblock_m % pack_gqa_factor == 0)
        )
        extra_template_args["outer_store_mode"] = "0" if _can_tma else "1"
    elif direction == "bwd":
        # BWD: Tma when reduction is needed and tile is not partial (IndexSparse LoopQ)
        _outer_needs_reduction = (
            bwd_inner_loop_k and not disable_dq_atomic_reduction
        ) or (not bwd_inner_loop_k and not disable_atomic_reduction)
        _is_partial_tile = index_sparse and not bwd_inner_loop_k
        _can_tma = _outer_needs_reduction and not _is_partial_tile
        extra_template_args["outer_store_mode"] = "0" if _can_tma else "1"

    gen_directory = jit_env.MAGI_ATTENTION_GEN_SRC_DIR / uri
    gen_directory.mkdir(parents=True, exist_ok=True)
    logger.info("Generated source directory: %s", gen_directory)

    template_path = (
        Path(__file__).resolve().parents[1]
        / "csrc"
        / "flexible_flash_attention"
        / f"{direction}_inst_template.jinja"
    )
    logger.info("Loading Jinja template: %s", template_path)
    template = jinja2.Template(template_path.read_text(encoding="utf-8"))

    compute_t = _DTYPE_TO_CUTLASS[compute_dtype]
    out_t = (
        _DTYPE_TO_CUTLASS[output_dtype]
        if output_dtype is not None
        else _DTYPE_TO_CUTLASS[dq_dtype]
    )
    # set dq_t and dkv_t to out_t by default
    dq_t = _DTYPE_TO_CUTLASS[dq_dtype] if dq_dtype is not None else out_t
    dkv_t = _DTYPE_TO_CUTLASS[dkv_dtype] if dkv_dtype is not None else out_t
    has_softcap = bool(softcap)
    disable_atomic = bool(disable_atomic_reduction)
    disable_dq_atomic = bool(disable_dq_atomic_reduction)
    deterministic = bool(deterministic)
    profile_mode = bool(profile_mode)
    range_merge = bool(range_merge)
    swap_ab = bool(swap_ab)
    pack_gqa = bool(pack_gqa)
    cat_gqa = bool(cat_gqa)
    block_sparse = bool(block_sparse)
    bwd_inner_loop_k = bool(bwd_inner_loop_k)

    rendered = template.render(
        arch_sm_num=arch_sm_num,
        compute_t=compute_t,
        out_t=out_t,
        dq_t=dq_t,
        dkv_t=dkv_t,
        head_dim=head_dim_rounded,
        head_dim_v=head_dim_v_rounded,
        has_softcap=str(has_softcap).lower(),
        disable_atomic=str(disable_atomic).lower(),
        disable_dq_atomic=str(disable_dq_atomic).lower(),
        deterministic=str(deterministic).lower(),
        profile_mode=str(profile_mode).lower(),
        kblock_m=(kblock_m if kblock_m is not None else ""),
        kblock_n=(kblock_n if kblock_n is not None else ""),
        range_merge=str(range_merge).lower(),
        swap_ab=str(swap_ab).lower(),
        pack_gqa=str(pack_gqa).lower(),
        cat_gqa=str(cat_gqa).lower(),
        pack_gqa_factor=pack_gqa_factor,
        block_sparse=str(block_sparse).lower(),
        index_sparse=str(index_sparse).lower(),
        bwd_inner_loop_k=str(bwd_inner_loop_k).lower(),
        return_max_logits=str(bool(return_max_logits)).lower(),
        **extra_template_args,
    )

    inst_cu = gen_directory / f"{direction}_inst.cu"
    changed = write_if_different(inst_cu, rendered)
    logger.info(
        "Rendered template -> %s (%s)",
        inst_cu,
        "updated" if changed else "unchanged",
    )
    inst_sources = [
        inst_cu,
    ]

    common_sources = [
        jit_env.FLEXIBLE_FLASH_ATTENTION_CSRC_DIR / "flex_flash_common.cpp",
        jit_env.FLEXIBLE_FLASH_ATTENTION_CSRC_DIR / "flash_fwd_postprocess.cu",
        jit_env.FLEXIBLE_FLASH_ATTENTION_CSRC_DIR / "flash_bwd_postprocess.cu",
    ]

    # For CUDA13+: the cccl header path needs to be explicitly included
    CUDA13_CCCL_PATH = os.path.join(
        os.getenv("CUDA_HOME", "/usr/local/cuda"), "include", "cccl"
    )

    include_dirs = [
        jit_env.MAGI_ATTENTION_INCLUDE_DIR.resolve(),
        jit_env.FLEXIBLE_FLASH_ATTENTION_CSRC_DIR.resolve(),
        jit_env.CUTLASS_INCLUDE_DIRS[0].resolve(),
        jit_env.CUTLASS_INCLUDE_DIRS[1].resolve(),
        CUDA13_CCCL_PATH,
    ]

    # Disable other head dimensions to reduce compile time
    disable_dims = {64, 128, 192, 256} - {head_dim_rounded, head_dim_v_rounded}
    extra_cflags = []
    for d in sorted(disable_dims):
        extra_cflags.append(f"-DFLASHATTENTION_DISABLE_HDIM{d}")
    extra_cuda_cflags = []
    arch_sm_num_with_suffix = f"{arch_sm_num}a" if arch == (9, 0) else arch_sm_num
    extra_cuda_cflags.append(
        f"-gencode=arch=compute_{arch_sm_num_with_suffix},code=sm_{arch_sm_num_with_suffix}"
    )

    def extra_objects_cb():
        common_uri = f"{head_dim_rounded}hd_{head_dim_v_rounded}hdv_common" if head_dim_v_rounded != head_dim_rounded else f"{head_dim_rounded}hd_common"
        common_spec = gen_jit_spec(
            name=common_uri,
            sources=[str(x) for x in common_sources],
            extra_cflags=extra_cflags,
            extra_cuda_cflags=extra_cuda_cflags,
            extra_ldflags=None,
            extra_include_paths=[str(x) for x in include_dirs],
            needs_device_linking=False,
        )

        common_objects = common_spec.build_and_get_objects()

        if profile_mode:
            from magi_attention import magi_attn_ext  # type: ignore[attr-defined]

            utils_so_path = Path(magi_attn_ext.__file__)

            common_objects += [str(utils_so_path)]

        return common_objects

    logger.info("Creating JIT spec for FFA URI: %s", uri)
    spec = gen_jit_spec(
        name=uri,
        sources=[str(x) for x in inst_sources],
        extra_cflags=extra_cflags,
        extra_cuda_cflags=extra_cuda_cflags,
        extra_ldflags=None,
        extra_include_paths=[str(x) for x in include_dirs],
        extra_objects_cb=extra_objects_cb,
        needs_device_linking=False,
    )
    logger.info("FFA JIT spec ready for URI: %s", uri)

    return spec, uri


_ENV_PREFIX = "MAGI_ATTENTION_FFA_"


def _snapshot_env() -> tuple[tuple[str, str], ...]:
    """Capture all MAGI_ATTENTION_FFA_* env vars into a hashable tuple.

    Passed as ``_env_snapshot`` to ``get_ffa_jit_mod`` so that ``lru_cache``
    sees different keys when env vars change between calls.
    Any new env var with the prefix automatically invalidates the cache.
    """
    return tuple(
        sorted((k, v) for k, v in os.environ.items() if k.startswith(_ENV_PREFIX))
    )


def get_ffa_jit_mod(
    direction: Literal["fwd", "bwd"],
    head_dim: int,
    compute_dtype: torch.dtype,
    output_dtype: torch.dtype,
    softcap: bool,
    disable_atomic_reduction: bool,
    disable_dq_atomic_reduction: bool,
    deterministic: bool,
    ref_block_size: tuple[int, int] | None = None,
    range_merge: bool = False,
    swap_ab: bool = False,
    pack_gqa: bool = False,
    cat_gqa: bool = False,
    pack_gqa_factor: int = 1,
    block_sparse: bool = False,
    index_sparse: bool = False,
    bwd_inner_loop_k: bool = False,
    profile_mode: bool = False,
    return_max_logits: bool = False,
    dq_dtype: torch.dtype | None = None,
    dkv_dtype: torch.dtype | None = None,
    sparse_k_block_size: int = 1,
    head_dim_v: int | None = None,
    _env_snapshot: tuple[tuple[str, str | None], ...] = (),
) -> Any:
    assert torch.cuda.is_available(), "CUDA is not available"
    arch = torch.cuda.get_device_capability()
    check_cuda_compute_capability(arch)

    logger.info(
        "get_ffa_jit_mod called: direction=%s, head_dim=%d, compute_dtype=%s, "
        "output_dtype=%s, arch=%s",
        direction,
        head_dim,
        compute_dtype,
        output_dtype,
        arch,
    )

    pack_gqa_factor = 1 if not pack_gqa and not cat_gqa else pack_gqa_factor

    spec, _ = get_ffa_jit_spec(
        arch=arch,
        direction=direction,
        head_dim=head_dim,
        head_dim_v=head_dim_v,
        compute_dtype=compute_dtype,
        output_dtype=output_dtype,
        softcap=softcap,
        disable_atomic_reduction=disable_atomic_reduction,
        disable_dq_atomic_reduction=disable_dq_atomic_reduction,
        deterministic=deterministic,
        ref_block_size=ref_block_size,
        range_merge=range_merge,
        swap_ab=swap_ab,
        pack_gqa=pack_gqa,
        cat_gqa=cat_gqa,
        pack_gqa_factor=pack_gqa_factor,
        block_sparse=block_sparse,
        index_sparse=index_sparse,
        bwd_inner_loop_k=bwd_inner_loop_k,
        profile_mode=profile_mode,
        return_max_logits=return_max_logits,
        dq_dtype=dq_dtype,
        dkv_dtype=dkv_dtype,
        sparse_k_block_size=sparse_k_block_size,
    )

    logger.info(
        "Building and loading FFA JIT module for direction=%s, head_dim=%d",
        direction,
        head_dim,
    )
    mod = spec.build_and_load()
    logger.info(
        "FFA JIT module loaded successfully for direction=%s, head_dim=%d",
        direction,
        head_dim,
    )
    return mod


if not no_build_cache:
    get_ffa_jit_mod = lru_cache(maxsize=None)(get_ffa_jit_mod)
