/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/procedures/hwp/perv/p10_sbe_hreset.C $   */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2017,2024                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
//------------------------------------------------------------------------------
/// @file  p10_sbe_hreset.C
///
/// @brief Restart SBE Runtime
//------------------------------------------------------------------------------
// *HWP HW Owner        : Manish Chowdhary <manichow@in.ibm.com>
// *HWP HW Backup Owner : Rajees Rahman  <rajerpp1@in.ibm.com>
// *HWP FW Owner        : Manish Chowdhary <manichow@in.ibm.com>
// *HWP Team            : Perv
// *HWP Level           : 3
// *HWP Consumed by     : HB
//------------------------------------------------------------------------------
#include "p10_sbe_hreset.H"
#include "p10_scom_proc_0.H"
#include "p10_scom_perv_c.H"
#include <p10_scom_proc_1.H>
#include <p10_scom_perv_a.H>
#include <p10_scom_perv_d.H>
#include <p10_scom_perv_1.H>
#include <p10_scom_perv_2.H>
#include <p10_scom_perv_9.H>
#include <p10_scom_perv_f.H>
//#include <reg00002.H>

// ----------------
// Constants
// ----------------

// Bit definitions for MBOX SCRATCH 3 reg (CFAM 283A, SCOM 0x5003A)
#define SCRATCH_3_REG_IPL_MODE_BIT       0
#define SCRATCH_3_REG_RUNTIME_MODE_BIT   1
#define SCRATCH_4_REG_VALID_BIT   3
#define SB_MSG_REG_VIRTUAL_HALT_STATE_BIT 2
#define SB_MSG_REG_BOOT_STATUS_BIT 1

// See doxygen in header file
fapi2::ReturnCode p10_sbe_hreset(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target,
    bool i_is_fsp)
{
    using namespace scomt;
    using namespace scomt::proc;
    using namespace scomt::perv;

    FAPI_DBG("p10_sbe_hreset: Entering...");
    fapi2::buffer<uint32_t> l_data32(0);
    fapi2::buffer<uint64_t> l_data64(0);
    fapi2::buffer<uint64_t> l_data64_sb_msg(0);
    fapi2::buffer<uint32_t> l_data32_sb_msg(0);
    fapi2::buffer<uint64_t> l_data64_cbs(0);
    fapi2::buffer<uint32_t> l_data32_cbs(0);
    fapi2::buffer<uint16_t> l_spi_clock_value(0);
    uint8_t l_masterProc = 0;
    bool l_hostboot_runtime = true;

    // Determine if target is a master
    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PROC_SBE_MASTER_CHIP, i_target,
                           l_masterProc),
             "Error from FAPI_ATTR_GET (ATTR_PROC_SBE_MASTER_CHIP)");

#ifndef __HOSTBOOT_RUNTIME
    l_hostboot_runtime = false;
#endif

    // Must do SCOM access for master; CFAM access for slaves
    if (!i_is_fsp && ((l_hostboot_runtime) || (!l_hostboot_runtime && l_masterProc)))
    {
// Use CSB start bit to decide on reset vector0 or reset vector1

        // Set MBOX scratch_3 register to indicate IPL/Runtime
        FAPI_TRY(PREP_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_RW(i_target));
        FAPI_TRY(GET_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_RW(i_target, l_data64));
        FAPI_TRY(l_data64.clearBit(SCRATCH_3_REG_IPL_MODE_BIT));
        FAPI_TRY(l_data64.setBit(SCRATCH_3_REG_RUNTIME_MODE_BIT));
        FAPI_TRY(PUT_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_RW(i_target, l_data64));

        //Scratch Register 16 will have SPI clock value
        FAPI_TRY(PREP_FSXCOMP_FSXLOG_SCRATCH_REGISTER_16_RW(i_target));
        FAPI_TRY(GET_FSXCOMP_FSXLOG_SCRATCH_REGISTER_16_RW(i_target, l_data64));
        l_spi_clock_value.flush<0>();
        l_data64.extractToRight(l_spi_clock_value, 0, 16);

        //Copy settings to scratch register 4
        FAPI_TRY(PREP_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_RW(i_target));
        FAPI_TRY(GET_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_RW(i_target, l_data64));
        l_data64.insertFromRight<0, 16>(l_spi_clock_value);
        FAPI_TRY(PUT_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_RW(i_target, l_data64));

        //Set valid bit for scratch regsiter 4 in scratch register 8
        FAPI_TRY(PREP_FSXCOMP_FSXLOG_SCRATCH_REGISTER_8_RW(i_target));
        FAPI_TRY(GET_FSXCOMP_FSXLOG_SCRATCH_REGISTER_8_RW(i_target, l_data64));
        FAPI_TRY(l_data64.setBit(SCRATCH_4_REG_VALID_BIT));
        FAPI_TRY(PUT_FSXCOMP_FSXLOG_SCRATCH_REGISTER_8_RW(i_target, l_data64));

        //Reset Vector0 or Vector1 usage depends on CBS start bit state
        // If CBS Start Bit is 1, use reset vector 1 else use reset vector 0
        FAPI_TRY(PREP_FSXCOMP_FSXLOG_CBS_CS(i_target));
        FAPI_TRY(GET_FSXCOMP_FSXLOG_CBS_CS(i_target, l_data64_cbs));

        //Reset usage depends on SB MSG register bit 2 state
        // If SB_MSG Bit 2 is 1, use SBE Interrupt S1 else use depending on CBS start bit state
        FAPI_TRY(PREP_FSXCOMP_FSXLOG_SB_MSG(i_target));
        FAPI_TRY(GET_FSXCOMP_FSXLOG_SB_MSG(i_target, l_data64_sb_msg));

        // HRESET
        FAPI_TRY(PREP_FSXCOMP_FSXLOG_SB_CS(i_target));
        FAPI_TRY(GET_FSXCOMP_FSXLOG_SB_CS(i_target, l_data64));
        CLEAR_FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR0(l_data64);
        CLEAR_FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR1(l_data64);
        CLEAR_FSXCOMP_FSXLOG_SB_CS_INTERRUPT_S1(l_data64);
        FAPI_TRY(PUT_FSXCOMP_FSXLOG_SB_CS(i_target, l_data64));

        if(l_data64_sb_msg.getBit<SB_MSG_REG_VIRTUAL_HALT_STATE_BIT>())
        {
            SET_FSXCOMP_FSXLOG_SB_CS_INTERRUPT_S1(l_data64);
        }
        else
        {
            if(l_data64_cbs.getBit<scomt::perv::FSXCOMP_FSXLOG_CBS_CS_START_BOOT_SEQUENCER>())
            {
                SET_FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR1(l_data64);
            }
            else
            {
                SET_FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR0(l_data64);
            }
        }

        FAPI_DBG("Clearing SBE boot status bit before triggering HRESET/INTERRUPT_S1");
        l_data64_sb_msg.clearBit<SB_MSG_REG_BOOT_STATUS_BIT>();
        FAPI_TRY(PUT_FSXCOMP_FSXLOG_SB_MSG(i_target, l_data64_sb_msg));

        FAPI_TRY(PUT_FSXCOMP_FSXLOG_SB_CS(i_target, l_data64));

    }

    else
    {
        // Set MBOX scratch_3 register to indicate IPL/Runtime
        FAPI_TRY(fapi2::getCfamRegister(i_target, FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_FSI,
                                        l_data32));
        FAPI_TRY(l_data32.clearBit(SCRATCH_3_REG_IPL_MODE_BIT));
        FAPI_TRY(l_data32.setBit(SCRATCH_3_REG_RUNTIME_MODE_BIT));
        FAPI_TRY(fapi2::putCfamRegister(i_target, FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_FSI,
                                        l_data32));

        //Scratch Register 16 will have SPI clock value
        FAPI_TRY(fapi2::getCfamRegister(i_target, FSXCOMP_FSXLOG_SCRATCH_REGISTER_16_FSI,
                                        l_data32));
        l_spi_clock_value.flush<0>();
        l_data32.extractToRight(l_spi_clock_value, 0, 16);

        //Copy settings to scratch register 4
        FAPI_TRY(fapi2::getCfamRegister(i_target, FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_FSI,
                                        l_data32));
        l_data32.insertFromRight<0, 16>(l_spi_clock_value);
        FAPI_TRY(fapi2::putCfamRegister(i_target, FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_FSI,
                                        l_data32));

        //Set valid bit for scratch regsiter 4 in scratch register 8
        FAPI_TRY(fapi2::getCfamRegister(i_target, FSXCOMP_FSXLOG_SCRATCH_REGISTER_8_FSI,
                                        l_data32));
        FAPI_TRY(l_data32.setBit(SCRATCH_4_REG_VALID_BIT));
        FAPI_TRY(fapi2::putCfamRegister(i_target, FSXCOMP_FSXLOG_SCRATCH_REGISTER_8_FSI,
                                        l_data32));

        //Reset Vector0 or Vector1 usage depends on CBS start bit state
        // If CBS Start Bit is 1, use reset vector 1 else use reset vector 0
        FAPI_TRY(fapi2::getCfamRegister(i_target, FSXCOMP_FSXLOG_CBS_CS_FSI,
                                        l_data32_cbs));

        //Reset usage depends on SB MSG register bit 2 state
        // If SB_MSG Bit 2 is 1, use SBE Interrupt S1 else use depending on CBS start bit state
        FAPI_TRY(fapi2::getCfamRegister(i_target, FSXCOMP_FSXLOG_SB_MSG_FSI,
                                        l_data32_sb_msg));


        // HRESET
        FAPI_TRY(fapi2::getCfamRegister(i_target, FSXCOMP_FSXLOG_SB_CS_FSI, l_data32),
                 "Error from getCfamRegister to FSXCOMP_FSXLOG_SB_CS_FSI");
        FAPI_TRY(l_data32.clearBit(FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR0));
        FAPI_TRY(l_data32.clearBit(FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR1));
        FAPI_TRY(l_data32.clearBit(FSXCOMP_FSXLOG_SB_CS_INTERRUPT_S1));
        FAPI_TRY(fapi2::putCfamRegister(i_target, FSXCOMP_FSXLOG_SB_CS_FSI, l_data32),
                 "Error from putCfamRegister to FSXCOMP_FSXLOG_SB_CS_FSI");


        if(l_data32_sb_msg.getBit<SB_MSG_REG_VIRTUAL_HALT_STATE_BIT>())
        {
            FAPI_TRY(l_data32.setBit(FSXCOMP_FSXLOG_SB_CS_INTERRUPT_S1));
        }
        else
        {
            if(l_data32_cbs.getBit<scomt::perv::FSXCOMP_FSXLOG_CBS_CS_START_BOOT_SEQUENCER>())
            {
                FAPI_TRY(l_data32.setBit(FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR1));
            }
            else
            {
                FAPI_TRY(l_data32.setBit(FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR0));
            }
        }

        FAPI_DBG("Clearing SBE boot status bit before triggering HRESET/INTERRUPT_S1");
        l_data32_sb_msg.clearBit<SB_MSG_REG_BOOT_STATUS_BIT>();
        FAPI_TRY(fapi2::putCfamRegister(i_target, FSXCOMP_FSXLOG_SB_MSG_FSI, l_data32_sb_msg),
                 "Error from putCfamRegister to FSXCOMP_FSXLOG_SB_MSG_FSI");

        FAPI_TRY(fapi2::putCfamRegister(i_target, FSXCOMP_FSXLOG_SB_CS_FSI, l_data32),
                 "Error from putCfamRegister to FSXCOMP_FSXLOG_SB_CS_FSI");
    }

fapi_try_exit:
    FAPI_INF("p10_sbe_hreset: Exiting ...");
    return fapi2::current_err;
}
