TimeQuest Timing Analyzer report for my_first_fpga
Mon Nov 21 18:49:31 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; my_first_fpga                                       ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX150DF31C7                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; my_first_fpga.sdc ; OK     ; Mon Nov 21 18:49:28 2016 ;
+-------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 304.79 MHz ; 304.79 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 16.719 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.398 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 9.621 ; 0.000         ;
; CLOCK_50                                          ; 9.891 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 16.719 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.197      ;
; 16.720 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.196      ;
; 16.740 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.176      ;
; 16.759 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.157      ;
; 16.826 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.090      ;
; 16.829 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.087      ;
; 16.851 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.065      ;
; 16.851 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.065      ;
; 16.852 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.064      ;
; 16.872 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.044      ;
; 16.876 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.040      ;
; 16.891 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.025      ;
; 16.895 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.021      ;
; 16.958 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.958      ;
; 16.958 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.958      ;
; 16.961 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.955      ;
; 16.981 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.935      ;
; 16.983 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.933      ;
; 16.983 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.933      ;
; 16.984 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.932      ;
; 17.003 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.913      ;
; 17.004 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.912      ;
; 17.008 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.908      ;
; 17.022 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.894      ;
; 17.023 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.893      ;
; 17.027 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.889      ;
; 17.090 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.826      ;
; 17.090 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.826      ;
; 17.093 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.823      ;
; 17.093 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.823      ;
; 17.113 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.803      ;
; 17.113 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.803      ;
; 17.115 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.801      ;
; 17.115 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.801      ;
; 17.116 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.800      ;
; 17.135 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.781      ;
; 17.135 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.781      ;
; 17.136 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.780      ;
; 17.140 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.776      ;
; 17.154 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.762      ;
; 17.154 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.762      ;
; 17.155 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.761      ;
; 17.159 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.757      ;
; 17.222 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.694      ;
; 17.222 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.694      ;
; 17.225 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.691      ;
; 17.225 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.691      ;
; 17.225 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.691      ;
; 17.245 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.671      ;
; 17.245 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.671      ;
; 17.247 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.669      ;
; 17.247 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.669      ;
; 17.247 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.669      ;
; 17.248 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.668      ;
; 17.267 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.649      ;
; 17.267 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.649      ;
; 17.267 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.649      ;
; 17.268 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.648      ;
; 17.272 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.644      ;
; 17.286 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.630      ;
; 17.286 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.630      ;
; 17.286 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.630      ;
; 17.287 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.629      ;
; 17.291 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.625      ;
; 17.353 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.563      ;
; 17.354 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.562      ;
; 17.354 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.562      ;
; 17.357 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.559      ;
; 17.357 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.559      ;
; 17.357 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.559      ;
; 17.377 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.539      ;
; 17.377 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.539      ;
; 17.379 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.537      ;
; 17.379 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.537      ;
; 17.379 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.537      ;
; 17.380 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.536      ;
; 17.380 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.536      ;
; 17.399 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.517      ;
; 17.399 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.517      ;
; 17.399 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.517      ;
; 17.400 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.516      ;
; 17.400 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.516      ;
; 17.404 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.512      ;
; 17.418 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.498      ;
; 17.418 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.498      ;
; 17.418 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.498      ;
; 17.419 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.497      ;
; 17.419 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.497      ;
; 17.423 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.493      ;
; 17.485 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.431      ;
; 17.485 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.431      ;
; 17.486 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.430      ;
; 17.486 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.430      ;
; 17.489 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.427      ;
; 17.489 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.427      ;
; 17.489 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.427      ;
; 17.509 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.407      ;
; 17.509 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.407      ;
; 17.511 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.405      ;
; 17.511 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.405      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.398 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.674      ;
; 0.428 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.705      ;
; 0.627 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.904      ;
; 0.628 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.904      ;
; 0.629 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.906      ;
; 0.629 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.906      ;
; 0.629 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.905      ;
; 0.630 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.906      ;
; 0.631 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.907      ;
; 0.631 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.907      ;
; 0.631 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.907      ;
; 0.632 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.908      ;
; 0.645 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.921      ;
; 0.648 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.924      ;
; 0.651 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.928      ;
; 0.653 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.930      ;
; 0.654 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.931      ;
; 0.654 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.931      ;
; 0.944 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.221      ;
; 0.945 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.222      ;
; 0.945 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.221      ;
; 0.946 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.223      ;
; 0.946 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 0.946 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 0.946 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 0.946 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 0.947 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.223      ;
; 0.947 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.224      ;
; 0.948 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.233      ;
; 0.953 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.238      ;
; 0.957 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.234      ;
; 0.958 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.235      ;
; 0.958 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.234      ;
; 0.958 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.235      ;
; 0.958 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.234      ;
; 0.958 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.234      ;
; 0.958 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.234      ;
; 0.958 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.234      ;
; 0.959 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.235      ;
; 0.959 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.235      ;
; 0.962 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.239      ;
; 0.963 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.240      ;
; 0.963 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.239      ;
; 0.963 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.239      ;
; 0.963 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.239      ;
; 0.963 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.239      ;
; 0.963 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.240      ;
; 0.963 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.239      ;
; 0.964 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.240      ;
; 0.964 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.240      ;
; 0.968 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.245      ;
; 0.968 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.245      ;
; 0.980 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.257      ;
; 0.981 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.258      ;
; 0.981 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.258      ;
; 0.986 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.263      ;
; 0.986 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.263      ;
; 1.057 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.342      ;
; 1.062 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.347      ;
; 1.065 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.342      ;
; 1.066 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.343      ;
; 1.067 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.344      ;
; 1.067 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.343      ;
; 1.067 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.343      ;
; 1.067 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.343      ;
; 1.067 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.343      ;
; 1.068 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.344      ;
; 1.068 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.345      ;
; 1.070 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.347      ;
; 1.071 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.348      ;
; 1.072 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.348      ;
; 1.072 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.348      ;
; 1.072 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.348      ;
; 1.072 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.349      ;
; 1.072 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.348      ;
; 1.073 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.349      ;
; 1.073 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.350      ;
; 1.074 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.359      ;
; 1.075 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.360      ;
; 1.079 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.364      ;
; 1.080 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.365      ;
; 1.083 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.360      ;
; 1.084 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.361      ;
; 1.084 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.360      ;
; 1.084 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.360      ;
; 1.084 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.360      ;
; 1.084 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.361      ;
; 1.084 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.360      ;
; 1.085 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.361      ;
; 1.085 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.361      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 341.65 MHz ; 341.65 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 17.073 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.356 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 9.628 ; 0.000         ;
; CLOCK_50                                          ; 9.911 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 17.073 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.851      ;
; 17.076 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.848      ;
; 17.103 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.821      ;
; 17.132 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.792      ;
; 17.179 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.745      ;
; 17.183 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.741      ;
; 17.189 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.735      ;
; 17.191 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.733      ;
; 17.192 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.732      ;
; 17.219 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.705      ;
; 17.224 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.700      ;
; 17.248 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.676      ;
; 17.253 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.671      ;
; 17.295 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.629      ;
; 17.295 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.629      ;
; 17.299 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.625      ;
; 17.303 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.621      ;
; 17.305 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.619      ;
; 17.307 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.617      ;
; 17.308 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.616      ;
; 17.334 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.590      ;
; 17.335 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.589      ;
; 17.340 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.584      ;
; 17.363 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.561      ;
; 17.364 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.560      ;
; 17.369 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.555      ;
; 17.411 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.513      ;
; 17.411 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.513      ;
; 17.413 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.511      ;
; 17.415 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.509      ;
; 17.419 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.505      ;
; 17.420 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.504      ;
; 17.421 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.503      ;
; 17.423 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.501      ;
; 17.424 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.500      ;
; 17.450 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.474      ;
; 17.451 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.473      ;
; 17.451 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.473      ;
; 17.456 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.468      ;
; 17.479 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.445      ;
; 17.480 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.444      ;
; 17.480 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.444      ;
; 17.485 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.439      ;
; 17.527 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.397      ;
; 17.527 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.397      ;
; 17.529 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.395      ;
; 17.529 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.395      ;
; 17.531 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.393      ;
; 17.535 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.389      ;
; 17.536 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.388      ;
; 17.537 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.387      ;
; 17.539 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.385      ;
; 17.539 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.385      ;
; 17.540 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.384      ;
; 17.566 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.358      ;
; 17.567 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.357      ;
; 17.567 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.357      ;
; 17.567 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.357      ;
; 17.572 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.352      ;
; 17.595 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.329      ;
; 17.596 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.328      ;
; 17.596 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.328      ;
; 17.596 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.328      ;
; 17.601 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.323      ;
; 17.642 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.282      ;
; 17.643 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.281      ;
; 17.643 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.281      ;
; 17.645 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.279      ;
; 17.645 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.279      ;
; 17.647 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.277      ;
; 17.651 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.273      ;
; 17.652 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.272      ;
; 17.653 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.271      ;
; 17.655 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.269      ;
; 17.655 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.269      ;
; 17.656 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.268      ;
; 17.656 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.268      ;
; 17.682 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.242      ;
; 17.683 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.241      ;
; 17.683 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.241      ;
; 17.683 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.241      ;
; 17.684 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.240      ;
; 17.688 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.236      ;
; 17.711 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.213      ;
; 17.712 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.212      ;
; 17.712 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.212      ;
; 17.712 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.212      ;
; 17.713 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.211      ;
; 17.717 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.207      ;
; 17.758 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.166      ;
; 17.759 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.165      ;
; 17.759 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.165      ;
; 17.759 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.165      ;
; 17.761 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.163      ;
; 17.761 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.163      ;
; 17.763 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.161      ;
; 17.767 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.157      ;
; 17.768 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.156      ;
; 17.769 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.155      ;
; 17.771 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.153      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.356 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.608      ;
; 0.384 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.637      ;
; 0.574 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.574 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.575 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.575 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.575 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.576 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.576 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.576 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.576 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.576 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.577 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.577 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.579 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.831      ;
; 0.579 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.831      ;
; 0.593 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.845      ;
; 0.595 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.847      ;
; 0.596 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.849      ;
; 0.598 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.851      ;
; 0.855 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.114      ;
; 0.860 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.112      ;
; 0.860 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.113      ;
; 0.862 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.115      ;
; 0.862 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.115      ;
; 0.863 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.116      ;
; 0.863 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.863 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.116      ;
; 0.863 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.863 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.863 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.116      ;
; 0.863 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.863 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.863 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.863 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.864 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.116      ;
; 0.864 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.116      ;
; 0.865 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.118      ;
; 0.866 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.125      ;
; 0.866 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.118      ;
; 0.867 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.119      ;
; 0.867 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.119      ;
; 0.873 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.126      ;
; 0.874 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.126      ;
; 0.874 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.127      ;
; 0.874 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.126      ;
; 0.874 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.126      ;
; 0.874 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.126      ;
; 0.876 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.129      ;
; 0.877 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.129      ;
; 0.878 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.130      ;
; 0.878 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.130      ;
; 0.883 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.136      ;
; 0.883 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.136      ;
; 0.883 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.136      ;
; 0.886 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.139      ;
; 0.886 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.139      ;
; 0.897 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.150      ;
; 0.897 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.150      ;
; 0.955 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.214      ;
; 0.956 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.208      ;
; 0.957 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.210      ;
; 0.961 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.214      ;
; 0.962 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.215      ;
; 0.962 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.215      ;
; 0.962 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.214      ;
; 0.962 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.214      ;
; 0.963 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.963 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.965 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.224      ;
; 0.966 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.225      ;
; 0.966 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.225      ;
; 0.970 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.222      ;
; 0.970 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.223      ;
; 0.972 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.225      ;
; 0.972 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.225      ;
; 0.973 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.226      ;
; 0.973 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.225      ;
; 0.973 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.226      ;
; 0.973 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.225      ;
; 0.973 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.225      ;
; 0.973 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.226      ;
; 0.973 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.225      ;
; 0.973 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.225      ;
; 0.974 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.226      ;
; 0.974 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.226      ;
; 0.975 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.228      ;
; 0.976 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.235      ;
; 0.976 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.228      ;
; 0.977 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.229      ;
; 0.977 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.229      ;
; 0.977 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.236      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 18.370 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLOCK_50                                          ; 9.621 ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 9.730 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 18.370 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.574      ;
; 18.374 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.570      ;
; 18.379 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.565      ;
; 18.380 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.564      ;
; 18.422 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.522      ;
; 18.423 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.521      ;
; 18.438 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.506      ;
; 18.442 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.502      ;
; 18.442 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.502      ;
; 18.446 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.498      ;
; 18.446 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.498      ;
; 18.447 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.497      ;
; 18.448 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.496      ;
; 18.490 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.454      ;
; 18.490 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.454      ;
; 18.491 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.453      ;
; 18.506 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.438      ;
; 18.507 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.437      ;
; 18.510 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.434      ;
; 18.510 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.434      ;
; 18.511 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.433      ;
; 18.514 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.430      ;
; 18.514 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.430      ;
; 18.515 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.429      ;
; 18.515 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.429      ;
; 18.516 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.428      ;
; 18.558 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.386      ;
; 18.558 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.386      ;
; 18.559 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.385      ;
; 18.559 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.385      ;
; 18.574 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.370      ;
; 18.574 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.370      ;
; 18.575 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.369      ;
; 18.578 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.366      ;
; 18.578 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.366      ;
; 18.578 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.366      ;
; 18.579 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.365      ;
; 18.582 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.362      ;
; 18.582 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.362      ;
; 18.583 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.361      ;
; 18.583 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.361      ;
; 18.583 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.361      ;
; 18.584 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.360      ;
; 18.626 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.318      ;
; 18.626 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.318      ;
; 18.626 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.318      ;
; 18.627 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.317      ;
; 18.627 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.317      ;
; 18.642 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.302      ;
; 18.642 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.302      ;
; 18.642 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.302      ;
; 18.643 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.301      ;
; 18.646 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.298      ;
; 18.646 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.298      ;
; 18.646 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.298      ;
; 18.646 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.298      ;
; 18.647 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.297      ;
; 18.650 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.294      ;
; 18.650 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.294      ;
; 18.650 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.294      ;
; 18.651 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.293      ;
; 18.651 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.293      ;
; 18.651 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.293      ;
; 18.652 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.292      ;
; 18.694 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.250      ;
; 18.694 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.250      ;
; 18.694 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.250      ;
; 18.694 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.250      ;
; 18.695 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.249      ;
; 18.695 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.249      ;
; 18.710 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.234      ;
; 18.710 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.234      ;
; 18.710 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.234      ;
; 18.711 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.233      ;
; 18.711 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.233      ;
; 18.714 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.230      ;
; 18.714 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.230      ;
; 18.714 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.230      ;
; 18.714 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.230      ;
; 18.715 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.229      ;
; 18.715 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.229      ;
; 18.718 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.226      ;
; 18.718 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.226      ;
; 18.718 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.226      ;
; 18.719 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.225      ;
; 18.719 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.225      ;
; 18.719 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.225      ;
; 18.719 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.225      ;
; 18.720 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.224      ;
; 18.762 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.182      ;
; 18.762 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.182      ;
; 18.762 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.182      ;
; 18.762 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.182      ;
; 18.762 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.182      ;
; 18.763 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.181      ;
; 18.763 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.181      ;
; 18.773 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 1.165      ;
; 18.777 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 1.162      ;
; 18.777 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 1.161      ;
; 18.778 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 1.166      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.182 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.192 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.325      ;
; 0.284 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.417      ;
; 0.285 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.417      ;
; 0.286 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.419      ;
; 0.291 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.423      ;
; 0.292 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.424      ;
; 0.296 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.429      ;
; 0.297 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.430      ;
; 0.298 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.431      ;
; 0.433 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.566      ;
; 0.434 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.566      ;
; 0.434 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.567      ;
; 0.434 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.567      ;
; 0.434 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.566      ;
; 0.434 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.566      ;
; 0.434 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.566      ;
; 0.434 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.567      ;
; 0.435 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.567      ;
; 0.435 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.567      ;
; 0.437 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.575      ;
; 0.440 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.578      ;
; 0.443 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.576      ;
; 0.444 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.577      ;
; 0.444 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.577      ;
; 0.444 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.576      ;
; 0.444 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.576      ;
; 0.444 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.576      ;
; 0.444 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.576      ;
; 0.444 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.576      ;
; 0.444 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.576      ;
; 0.445 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.577      ;
; 0.445 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.578      ;
; 0.446 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.579      ;
; 0.447 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.579      ;
; 0.447 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.580      ;
; 0.447 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.579      ;
; 0.447 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.579      ;
; 0.447 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.579      ;
; 0.447 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.580      ;
; 0.447 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.579      ;
; 0.447 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.579      ;
; 0.448 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.580      ;
; 0.455 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.588      ;
; 0.455 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.588      ;
; 0.456 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.589      ;
; 0.458 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.591      ;
; 0.459 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.592      ;
; 0.491 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.629      ;
; 0.494 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.632      ;
; 0.496 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.629      ;
; 0.497 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.630      ;
; 0.497 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.630      ;
; 0.497 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.629      ;
; 0.497 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.629      ;
; 0.497 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.629      ;
; 0.497 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.630      ;
; 0.498 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.630      ;
; 0.498 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.630      ;
; 0.499 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.632      ;
; 0.500 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.633      ;
; 0.500 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.632      ;
; 0.500 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.632      ;
; 0.500 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.633      ;
; 0.500 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.632      ;
; 0.500 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.633      ;
; 0.501 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.633      ;
; 0.501 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.633      ;
; 0.503 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.641      ;
; 0.504 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.642      ;
; 0.506 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.644      ;
; 0.507 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.645      ;
; 0.508 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.641      ;
; 0.509 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[26] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.642      ;
; 0.509 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.642      ;
; 0.510 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.643      ;
; 0.510 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.642      ;
; 0.510 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.642      ;
; 0.510 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.642      ;
; 0.510 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.643      ;
; 0.510 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.642      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 16.719 ; 0.182 ; N/A      ; N/A     ; 9.621               ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.621               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 16.719 ; 0.182 ; N/A      ; N/A     ; 9.621               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 378      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 378      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 21 18:49:24 2016
Info: Command: quartus_sta my_first_fpga -c my_first_fpga
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'my_first_fpga.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.719               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.621               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 CLOCK_50 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.073
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.073               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.628               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.911               0.000 CLOCK_50 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.370               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.621               0.000 CLOCK_50 
    Info (332119):     9.730               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 999 megabytes
    Info: Processing ended: Mon Nov 21 18:49:31 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


