<HTML>         <HEAD><TITLE></TITLE>                                   <STYLE TYPE="text/css">                               <!--                                                    body,pre{                                                  font-family:'Courier New', monospace;                 color: #000000;                                         font-size:88%;                                          background-color: #ffffff;                          }                                                       h1 {                                                        font-weight: bold;                                      margin-top: 24px;                                       margin-bottom: 10px;                                    border-bottom: 3px solid #000;    font-size: 1em;   }                                                       h2 {                                                        font-weight: bold;                                      margin-top: 18px;                                       margin-bottom: 5px;                                     font-size: 0.90em;                                  }                                                       h3 {                                                        font-weight: bold;                                      margin-top: 12px;                                       margin-bottom: 5px;                                     font-size: 0.80em;                                       }                                                       p {                                                         font-size:78%;                                      }                                                       P.Table {                                                   margin-top: 4px;                                        margin-bottom: 4px;                                     margin-right: 4px;                                      margin-left: 4px;                                   }                                                       table                                                   {                                                           border-width: 1px 1px 1px 1px;                          border-style: solid solid solid solid;                  border-color: black black black black;                  border-collapse: collapse;                          }                                                       th {                                                        font-weight:bold;                                       padding: 4px;                                           border-width: 1px 1px 1px 1px;                          border-style: solid solid solid solid;                  border-color: black black black black;                  vertical-align:top;                                     text-align:left;                                        font-size:78%;                                           }                                                       td {                                                        padding: 4px;                                           border-width: 1px 1px 1px 1px;                          border-style: solid solid solid solid;                  border-color: black black black black;                  vertical-align:top;                                     font-size:78%;                                      }                                                       a {                                                         color:#013C9A;                                          text-decoration:none;                               }                                                                                                               a:visited {                                                 color:#013C9A;                                      }                                                                                                               a:hover, a:active {                                         text-decoration:underline;                              color:#5BAFD4;                                      }                                                       .pass                                                   {                                                       background-color: #00ff00;                              }                                                                .fail                                                   {                                                       background-color: #ff0000;                              }                                                       .comment                                                {                                                           font-size: 90%;                                         font-style: italic;                                 }                                                                                                               -->                                                     </STYLE>                                                </HEAD>                                                 <BODY>                                                  <PRE>#INFO: (ST-1216) Setting log file to 'G:/zjf/mhub4k862-cpld/IR_RS232_SW/hdldiagram_gen_hierarchy.html'.
FileList::LoadDesign
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/ir_rx.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/my_uart_top.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/my_uart_tx.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/speed_select.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/HC74595.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/IR_RS232_SW.v
#g:/zjf/mhub4k862-cpld/ir_rs232_sw.v(182,5-182,11) -- (VERI-1362) tx_int is already implicitly declared earlier
#g:/zjf/mhub4k862-cpld/ir_rs232_sw.v(209,11-209,18) -- (VERI-1362) bps_sel is already implicitly declared earlier
#g:/zjf/mhub4k862-cpld/ir_rs232_sw.v(122,16-122,20) -- (VERI-1875) identifier wren is used before its declaration
#g:/zjf/mhub4k862-cpld/ir_rs232_sw.v(149,33-149,50) -- (VERI-1875) identifier psg_clock_count15 is used before its declaration
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/ir_car_detect.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/check_IR_defv.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/fifo64x8.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/new_uart/uart_rx.v
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/new_uart/uart_tx.v
#g:/zjf/mhub4k862-cpld/new_uart/uart_tx.v(163,10-163,17) -- (VERI-1875) identifier tx_step is used before its declaration
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/new_uart/pc2mcu_uart_top.v
#g:/zjf/mhub4k862-cpld/new_uart/pc2mcu_uart_top.v(26,12-26,14) -- (VERI-1372) redeclaration of ansi port tx is not allowed
#g:/zjf/mhub4k862-cpld/new_uart/pc2mcu_uart_top.v(81,5-81,11) -- (VERI-1362) tx_int is already implicitly declared earlier
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/new_uart/mcu2pc_uart_top.v
#g:/zjf/mhub4k862-cpld/new_uart/mcu2pc_uart_top.v(28,12-28,14) -- (VERI-1372) redeclaration of ansi port tx is not allowed
#g:/zjf/mhub4k862-cpld/new_uart/mcu2pc_uart_top.v(86,5-86,11) -- (VERI-1362) tx_int is already implicitly declared earlier
#-- (VERI-1482) Analyzing Verilog file G:/zjf/mhub4k862-cpld/ir_def_lv.v
#--Elaborating Design
#g:/zjf/mhub4k862-cpld/ir_rs232_sw.v(6,8-6,19) INFO: (VERI-1018) compiling module IR_RS232_SW
#-- (VERI-1482) Analyzing Verilog file D:/lscc/diamond/2.0/cae_library/synthesis/verilog/machxo2.v
#-- (VERI-1489)       Resolving module VHI
#-- (VERI-1489)       Resolving module VLO
#-- (VERI-1489)       Resolving module FIFO8KB
#g:/zjf/mhub4k862-cpld/ir_rs232_sw.v(6,1-964,10) INFO: (VERI-9000) elaborating module 'IR_RS232_SW'
#g:/zjf/mhub4k862-cpld/hc74595.v(1,1-79,10) INFO: (VERI-9000) elaborating module 'hc74595'
#g:/zjf/mhub4k862-cpld/fifo64x8.v(8,1-65,10) INFO: (VERI-9000) elaborating module 'fifo64x8'
#g:/zjf/mhub4k862-cpld/my_uart_top.v(21,1-64,10) INFO: (VERI-9000) elaborating module 'my_uart_top'
#g:/zjf/mhub4k862-cpld/check_ir_defv.v(21,1-104,10) INFO: (VERI-9000) elaborating module 'check_IR_defv'
#g:/zjf/mhub4k862-cpld/ir_car_detect.v(1,1-91,10) INFO: (VERI-9000) elaborating module 'ir_car_detect'
#g:/zjf/mhub4k862-cpld/ir_def_lv.v(11,1-74,10) INFO: (VERI-9000) elaborating module 'ir_def_lv(BIT_NUM=3'd1,IO_NUM=7'd1)'
#g:/zjf/mhub4k862-cpld/ir_rx.v(1,1-46,10) INFO: (VERI-9000) elaborating module 'ir_rx'
#g:/zjf/mhub4k862-cpld/new_uart/mcu2pc_uart_top.v(1,1-90,10) INFO: (VERI-9000) elaborating module 'mcu2pc_uart_top'
#g:/zjf/mhub4k862-cpld/new_uart/pc2mcu_uart_top.v(1,1-85,10) INFO: (VERI-9000) elaborating module 'pc2mcu_uart_top'
#d:/lscc/diamond/2.0/cae_library/synthesis/verilog/machxo2.v(1120,1-1122,10) INFO: (VERI-9000) elaborating module 'VHI'
#d:/lscc/diamond/2.0/cae_library/synthesis/verilog/machxo2.v(1124,1-1126,10) INFO: (VERI-9000) elaborating module 'VLO'
#d:/lscc/diamond/2.0/cae_library/synthesis/verilog/machxo2.v(1482,1-1510,10) INFO: (VERI-9000) elaborating module 'FIFO8KB(DATA_WIDTH_W=18,DATA_WIDTH_R=18,REGMODE="NOREG",RESETMODE="ASYNC",ASYNC_RESET_RELEASE="SYNC",CSDECODE_W="0b11",CSDECODE_R="0b11",AEPOINTER="0b00000001010000",AEPOINTER1="0b00000001100000",AFPOINTER="0b00001111000000",AFPOINTER1="0b00001110110000",FULLPOINTER="0b10000000000000",FULLPOINTER1="0b01111111110000",GSR="DISABLED")'
#g:/zjf/mhub4k862-cpld/speed_select.v(21,1-101,10) INFO: (VERI-9000) elaborating module 'speed_select'
#g:/zjf/mhub4k862-cpld/my_uart_tx.v(21,1-120,10) INFO: (VERI-9000) elaborating module 'my_uart_tx'
#g:/zjf/mhub4k862-cpld/new_uart/uart_rx.v(1,1-100,10) INFO: (VERI-9000) elaborating module 'uart_rx'
#g:/zjf/mhub4k862-cpld/new_uart/uart_tx.v(118,1-204,10) INFO: (VERI-9000) elaborating module 'uart_tx'
#-- (ST-1001) Root modules/entities/cells (1):
#-- 	IR_RS232_SW
#Design load finished with (0) errors, and (0) warnings.
</PRE></BODY></HTML>