simVerilogNetlistFileList = '(
    (("16nm_Tests" "MC_6TWrite_Test") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("16nm" "inv_1x") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("16nm" "6T_CHUNK") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("16nm" "6T_SetRead") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("16nm" "6T_32x4") 
	("cds5/netlist" "cds5/map" "schematic")
    )
    (("16nm" "nand4_1x") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("16nm" "6T_32x_CTRL") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("16nm" "6T_32x") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("16nm" "6T_4x") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("16nm" "6T") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("16nm" "16nm_Tests")
simVerilogNetlistFileCellList = '(
    ("16nm" 
	("6T" "6T_4x" "6T_32x" "6T_32x_CTRL" "nand4_1x"
	    "6T_32x4" "6T_SetRead" "6T_CHUNK" "inv_1x"
	)
    ) 
    ("16nm_Tests" 
	("MC_6TWrite_Test")
    )
)
hnlIncrementalDirectory = '"ihnl"
