module full_adder_tb;

  reg a, b, cin;
  wire sum, cout;

  // DUT instantiation
  full_adder_gatelevel DUT (
      .a(a),
      .b(b),
      .cin(cin),
      .sum(sum),
      .cout(cout)
  );

  initial begin
    $display("time a b cin sum cout");
    $display("t=%0t a=%b b=%b cin=%b | sum=%b cout=%b",
              $time, a, b, cin, sum, cout);

    a=0; b=0; cin=0; #10;
    a=0; b=0; cin=1; #10;
    a=0; b=1; cin=0; #10;
    a=0; b=1; cin=1; #10;
    a=1; b=0; cin=0; #10;
    a=1; b=0; cin=1; #10;
    a=1; b=1; cin=0; #10;
    a=1; b=1; cin=1; #10;

    $finish;
  end

  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, full_adder_tb);
  end

endmodule
