
SN_Keyboard_assistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a48  08008464  08008464  00009464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008eac  08008eac  0000a088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008eac  08008eac  00009eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008eb4  08008eb4  0000a088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008eb4  08008eb4  00009eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008eb8  08008eb8  00009eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08008ebc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b4  20000088  08008f44  0000a088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000093c  08008f44  0000a93c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001174f  00000000  00000000  0000a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035cb  00000000  00000000  0001b807  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  0001edd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a3e  00000000  00000000  0001fbb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028981  00000000  00000000  000205f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c7f  00000000  00000000  00048f77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec019  00000000  00000000  0005abf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146c0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e64  00000000  00000000  00146c54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0014aab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800844c 	.word	0x0800844c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800844c 	.word	0x0800844c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002a8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002ac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80002b0:	f003 0301 	and.w	r3, r3, #1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d013      	beq.n	80002e0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80002b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002bc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80002c0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d00b      	beq.n	80002e0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80002c8:	e000      	b.n	80002cc <ITM_SendChar+0x2c>
    {
      __NOP();
 80002ca:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80002cc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d0f9      	beq.n	80002ca <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80002d6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002da:	687a      	ldr	r2, [r7, #4]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80002e0:	687b      	ldr	r3, [r7, #4]
}
 80002e2:	4618      	mov	r0, r3
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ec:	4770      	bx	lr
	...

080002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002f0:	b590      	push	{r4, r7, lr}
 80002f2:	b08d      	sub	sp, #52	@ 0x34
 80002f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f6:	f000 fc9d 	bl	8000c34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002fa:	f000 f8fb 	bl	80004f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002fe:	f000 f95b 	bl	80005b8 <MX_GPIO_Init>
  MX_USB_HOST_Init();
 8000302:	f006 fda3 	bl	8006e4c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n==== SN_Keyboard_assistant started (SWV printf active) ====\r\n");
 8000306:	486a      	ldr	r0, [pc, #424]	@ (80004b0 <main+0x1c0>)
 8000308:	f007 fae4 	bl	80078d4 <puts>

  /* Example lesson-like array of names */
  const char *lessonNames[] = { "C4", "D5", "E4", "CIS4" };
 800030c:	4b69      	ldr	r3, [pc, #420]	@ (80004b4 <main+0x1c4>)
 800030e:	f107 040c 	add.w	r4, r7, #12
 8000312:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000314:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  #define LESSON_LEN  (sizeof(lessonNames) / sizeof(lessonNames[0]))
  uint8_t lessonNotes[LESSON_LEN];

  NoteParseStatus st = NoteNameArray_ToMidi(lessonNames, LESSON_LEN, lessonNotes);
 8000318:	f107 0208 	add.w	r2, r7, #8
 800031c:	f107 030c 	add.w	r3, r7, #12
 8000320:	2104      	movs	r1, #4
 8000322:	4618      	mov	r0, r3
 8000324:	f000 fb18 	bl	8000958 <NoteNameArray_ToMidi>
 8000328:	4603      	mov	r3, r0
 800032a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (st != NOTE_OK)
 800032e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000332:	2b00      	cmp	r3, #0
 8000334:	d006      	beq.n	8000344 <main+0x54>
  {
      printf("Error parsing lesson notes, status = %d\r\n", st);
 8000336:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800033a:	4619      	mov	r1, r3
 800033c:	485e      	ldr	r0, [pc, #376]	@ (80004b8 <main+0x1c8>)
 800033e:	f007 fa61 	bl	8007804 <iprintf>
 8000342:	e020      	b.n	8000386 <main+0x96>
  }
  else
  {
      printf("Lesson note names -> MIDI:\r\n");
 8000344:	485d      	ldr	r0, [pc, #372]	@ (80004bc <main+0x1cc>)
 8000346:	f007 fac5 	bl	80078d4 <puts>
      for (size_t i = 0; i < LESSON_LEN; i++)
 800034a:	2300      	movs	r3, #0
 800034c:	627b      	str	r3, [r7, #36]	@ 0x24
 800034e:	e017      	b.n	8000380 <main+0x90>
      {
          printf("  %s -> %u (0x%02X)\r\n",
 8000350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000352:	009b      	lsls	r3, r3, #2
 8000354:	3328      	adds	r3, #40	@ 0x28
 8000356:	443b      	add	r3, r7
 8000358:	f853 1c1c 	ldr.w	r1, [r3, #-28]
                 lessonNames[i],
                 (unsigned)lessonNotes[i],
 800035c:	f107 0208 	add.w	r2, r7, #8
 8000360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000362:	4413      	add	r3, r2
 8000364:	781b      	ldrb	r3, [r3, #0]
          printf("  %s -> %u (0x%02X)\r\n",
 8000366:	4618      	mov	r0, r3
                 (unsigned)lessonNotes[i]);
 8000368:	f107 0208 	add.w	r2, r7, #8
 800036c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800036e:	4413      	add	r3, r2
 8000370:	781b      	ldrb	r3, [r3, #0]
          printf("  %s -> %u (0x%02X)\r\n",
 8000372:	4602      	mov	r2, r0
 8000374:	4852      	ldr	r0, [pc, #328]	@ (80004c0 <main+0x1d0>)
 8000376:	f007 fa45 	bl	8007804 <iprintf>
      for (size_t i = 0; i < LESSON_LEN; i++)
 800037a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800037c:	3301      	adds	r3, #1
 800037e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000382:	2b03      	cmp	r3, #3
 8000384:	d9e4      	bls.n	8000350 <main+0x60>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USB Host background processing */
    MX_USB_HOST_Process();
 8000386:	f006 fdb7 	bl	8006ef8 <MX_USB_HOST_Process>

    /* Log application state changes */
    if (Appli_state != prevState)
 800038a:	4b4e      	ldr	r3, [pc, #312]	@ (80004c4 <main+0x1d4>)
 800038c:	781a      	ldrb	r2, [r3, #0]
 800038e:	4b4e      	ldr	r3, [pc, #312]	@ (80004c8 <main+0x1d8>)
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	429a      	cmp	r2, r3
 8000394:	d021      	beq.n	80003da <main+0xea>
    {
      switch (Appli_state)
 8000396:	4b4b      	ldr	r3, [pc, #300]	@ (80004c4 <main+0x1d4>)
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	2b03      	cmp	r3, #3
 800039c:	d00e      	beq.n	80003bc <main+0xcc>
 800039e:	2b03      	cmp	r3, #3
 80003a0:	dc10      	bgt.n	80003c4 <main+0xd4>
 80003a2:	2b01      	cmp	r3, #1
 80003a4:	d002      	beq.n	80003ac <main+0xbc>
 80003a6:	2b02      	cmp	r3, #2
 80003a8:	d004      	beq.n	80003b4 <main+0xc4>
 80003aa:	e00b      	b.n	80003c4 <main+0xd4>
      {
        case APPLICATION_START:
          printf("State: APPLICATION_START (device connected)\r\n");
 80003ac:	4847      	ldr	r0, [pc, #284]	@ (80004cc <main+0x1dc>)
 80003ae:	f007 fa91 	bl	80078d4 <puts>
          break;
 80003b2:	e00e      	b.n	80003d2 <main+0xe2>
        case APPLICATION_READY:
          printf("State: APPLICATION_READY (MIDI class active)\r\n");
 80003b4:	4846      	ldr	r0, [pc, #280]	@ (80004d0 <main+0x1e0>)
 80003b6:	f007 fa8d 	bl	80078d4 <puts>
          break;
 80003ba:	e00a      	b.n	80003d2 <main+0xe2>
        case APPLICATION_DISCONNECT:
          printf("State: APPLICATION_DISCONNECT (device disconnected)\r\n");
 80003bc:	4845      	ldr	r0, [pc, #276]	@ (80004d4 <main+0x1e4>)
 80003be:	f007 fa89 	bl	80078d4 <puts>
          break;
 80003c2:	e006      	b.n	80003d2 <main+0xe2>
        default:
          printf("State: %d\r\n", Appli_state);
 80003c4:	4b3f      	ldr	r3, [pc, #252]	@ (80004c4 <main+0x1d4>)
 80003c6:	781b      	ldrb	r3, [r3, #0]
 80003c8:	4619      	mov	r1, r3
 80003ca:	4843      	ldr	r0, [pc, #268]	@ (80004d8 <main+0x1e8>)
 80003cc:	f007 fa1a 	bl	8007804 <iprintf>
          break;
 80003d0:	bf00      	nop
      }
      prevState = Appli_state;
 80003d2:	4b3c      	ldr	r3, [pc, #240]	@ (80004c4 <main+0x1d4>)
 80003d4:	781a      	ldrb	r2, [r3, #0]
 80003d6:	4b3c      	ldr	r3, [pc, #240]	@ (80004c8 <main+0x1d8>)
 80003d8:	701a      	strb	r2, [r3, #0]
    }

    /* When device is started or ready -> read MIDI events */
    if (Appli_state == APPLICATION_START || Appli_state == APPLICATION_READY)
 80003da:	4b3a      	ldr	r3, [pc, #232]	@ (80004c4 <main+0x1d4>)
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	2b01      	cmp	r3, #1
 80003e0:	d003      	beq.n	80003ea <main+0xfa>
 80003e2:	4b38      	ldr	r3, [pc, #224]	@ (80004c4 <main+0x1d4>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	2b02      	cmp	r3, #2
 80003e8:	d1cd      	bne.n	8000386 <main+0x96>
    {
        uint8_t midi_event[4];

        if (USBH_MIDI_GetEvent(&hUsbHostFS, midi_event) == USBH_OK)
 80003ea:	1d3b      	adds	r3, r7, #4
 80003ec:	4619      	mov	r1, r3
 80003ee:	483b      	ldr	r0, [pc, #236]	@ (80004dc <main+0x1ec>)
 80003f0:	f005 f881 	bl	80054f6 <USBH_MIDI_GetEvent>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d14a      	bne.n	8000490 <main+0x1a0>
        {
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
                 midi_event[0], midi_event[1], midi_event[2], midi_event[3],
 80003fa:	793b      	ldrb	r3, [r7, #4]
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
 80003fc:	4619      	mov	r1, r3
                 midi_event[0], midi_event[1], midi_event[2], midi_event[3],
 80003fe:	797b      	ldrb	r3, [r7, #5]
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
 8000400:	4618      	mov	r0, r3
                 midi_event[0], midi_event[1], midi_event[2], midi_event[3],
 8000402:	79bb      	ldrb	r3, [r7, #6]
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
 8000404:	461c      	mov	r4, r3
                 midi_event[0], midi_event[1], midi_event[2], midi_event[3],
 8000406:	79fb      	ldrb	r3, [r7, #7]
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
 8000408:	461a      	mov	r2, r3
 800040a:	4b2e      	ldr	r3, [pc, #184]	@ (80004c4 <main+0x1d4>)
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	9301      	str	r3, [sp, #4]
 8000410:	9200      	str	r2, [sp, #0]
 8000412:	4623      	mov	r3, r4
 8000414:	4602      	mov	r2, r0
 8000416:	4832      	ldr	r0, [pc, #200]	@ (80004e0 <main+0x1f0>)
 8000418:	f007 f9f4 	bl	8007804 <iprintf>
                 Appli_state);

          uint8_t status  = midi_event[1] & 0xF0;
 800041c:	797b      	ldrb	r3, [r7, #5]
 800041e:	f023 030f 	bic.w	r3, r3, #15
 8000422:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
          uint8_t channel = midi_event[1] & 0x0F;
 8000426:	797b      	ldrb	r3, [r7, #5]
 8000428:	f003 030f 	and.w	r3, r3, #15
 800042c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
          uint8_t note    = midi_event[2];
 8000430:	79bb      	ldrb	r3, [r7, #6]
 8000432:	f887 3020 	strb.w	r3, [r7, #32]
          uint8_t vel     = midi_event[3];
 8000436:	79fb      	ldrb	r3, [r7, #7]
 8000438:	77fb      	strb	r3, [r7, #31]

          if (status == 0x90 && vel != 0)
 800043a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800043e:	2b90      	cmp	r3, #144	@ 0x90
 8000440:	d10b      	bne.n	800045a <main+0x16a>
 8000442:	7ffb      	ldrb	r3, [r7, #31]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d008      	beq.n	800045a <main+0x16a>
          {
            printf("NOTE ON  - ch:%u note:%u vel:%u\r\n",
 8000448:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 800044c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000450:	7ffb      	ldrb	r3, [r7, #31]
 8000452:	4824      	ldr	r0, [pc, #144]	@ (80004e4 <main+0x1f4>)
 8000454:	f007 f9d6 	bl	8007804 <iprintf>
 8000458:	e029      	b.n	80004ae <main+0x1be>
                   (unsigned)channel, (unsigned)note, (unsigned)vel);
          }
          else if (status == 0x80 || (status == 0x90 && vel == 0))
 800045a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800045e:	2b80      	cmp	r3, #128	@ 0x80
 8000460:	d006      	beq.n	8000470 <main+0x180>
 8000462:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000466:	2b90      	cmp	r3, #144	@ 0x90
 8000468:	d10b      	bne.n	8000482 <main+0x192>
 800046a:	7ffb      	ldrb	r3, [r7, #31]
 800046c:	2b00      	cmp	r3, #0
 800046e:	d108      	bne.n	8000482 <main+0x192>
          {
            printf("NOTE OFF - ch:%u note:%u vel:%u\r\n",
 8000470:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 8000474:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000478:	7ffb      	ldrb	r3, [r7, #31]
 800047a:	481b      	ldr	r0, [pc, #108]	@ (80004e8 <main+0x1f8>)
 800047c:	f007 f9c2 	bl	8007804 <iprintf>
 8000480:	e015      	b.n	80004ae <main+0x1be>
                   (unsigned)channel, (unsigned)note, (unsigned)vel);
          }
          else
          {
            printf("Other MIDI status: 0x%02X\r\n", status);
 8000482:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000486:	4619      	mov	r1, r3
 8000488:	4818      	ldr	r0, [pc, #96]	@ (80004ec <main+0x1fc>)
 800048a:	f007 f9bb 	bl	8007804 <iprintf>
 800048e:	e77a      	b.n	8000386 <main+0x96>
          }
        }
        else
        {
          if (HAL_GetTick() - lastEmptyPrintTick >= 1000)
 8000490:	f000 fc40 	bl	8000d14 <HAL_GetTick>
 8000494:	4602      	mov	r2, r0
 8000496:	4b16      	ldr	r3, [pc, #88]	@ (80004f0 <main+0x200>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	1ad3      	subs	r3, r2, r3
 800049c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80004a0:	f4ff af71 	bcc.w	8000386 <main+0x96>
          {
            //printf("No MIDI events (FIFO empty), Appli_state=%d\r\n", Appli_state);
            lastEmptyPrintTick = HAL_GetTick();
 80004a4:	f000 fc36 	bl	8000d14 <HAL_GetTick>
 80004a8:	4603      	mov	r3, r0
 80004aa:	4a11      	ldr	r2, [pc, #68]	@ (80004f0 <main+0x200>)
 80004ac:	6013      	str	r3, [r2, #0]
    MX_USB_HOST_Process();
 80004ae:	e76a      	b.n	8000386 <main+0x96>
 80004b0:	08008464 	.word	0x08008464
 80004b4:	08008654 	.word	0x08008654
 80004b8:	080084a4 	.word	0x080084a4
 80004bc:	080084d0 	.word	0x080084d0
 80004c0:	080084ec 	.word	0x080084ec
 80004c4:	2000048c 	.word	0x2000048c
 80004c8:	200000a4 	.word	0x200000a4
 80004cc:	08008504 	.word	0x08008504
 80004d0:	08008534 	.word	0x08008534
 80004d4:	08008564 	.word	0x08008564
 80004d8:	0800859c 	.word	0x0800859c
 80004dc:	200000b4 	.word	0x200000b4
 80004e0:	080085a8 	.word	0x080085a8
 80004e4:	080085dc 	.word	0x080085dc
 80004e8:	08008600 	.word	0x08008600
 80004ec:	08008624 	.word	0x08008624
 80004f0:	200000a8 	.word	0x200000a8

080004f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b096      	sub	sp, #88	@ 0x58
 80004f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004fa:	f107 0314 	add.w	r3, r7, #20
 80004fe:	2244      	movs	r2, #68	@ 0x44
 8000500:	2100      	movs	r1, #0
 8000502:	4618      	mov	r0, r3
 8000504:	f007 fac6 	bl	8007a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000508:	463b      	mov	r3, r7
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
 800050e:	605a      	str	r2, [r3, #4]
 8000510:	609a      	str	r2, [r3, #8]
 8000512:	60da      	str	r2, [r3, #12]
 8000514:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000516:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800051a:	f002 fb35 	bl	8002b88 <HAL_PWREx_ControlVoltageScaling>
 800051e:	4603      	mov	r3, r0
 8000520:	2b00      	cmp	r3, #0
 8000522:	d001      	beq.n	8000528 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000524:	f000 f891 	bl	800064a <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000528:	f002 fb10 	bl	8002b4c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800052c:	4b21      	ldr	r3, [pc, #132]	@ (80005b4 <SystemClock_Config+0xc0>)
 800052e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000532:	4a20      	ldr	r2, [pc, #128]	@ (80005b4 <SystemClock_Config+0xc0>)
 8000534:	f023 0318 	bic.w	r3, r3, #24
 8000538:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800053c:	2314      	movs	r3, #20
 800053e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000540:	2301      	movs	r3, #1
 8000542:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000544:	2301      	movs	r3, #1
 8000546:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000548:	2300      	movs	r3, #0
 800054a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800054c:	2360      	movs	r3, #96	@ 0x60
 800054e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000550:	2302      	movs	r3, #2
 8000552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000554:	2301      	movs	r3, #1
 8000556:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000558:	2301      	movs	r3, #1
 800055a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800055c:	2310      	movs	r3, #16
 800055e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000560:	2307      	movs	r3, #7
 8000562:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000564:	2302      	movs	r3, #2
 8000566:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000568:	2302      	movs	r3, #2
 800056a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800056c:	f107 0314 	add.w	r3, r7, #20
 8000570:	4618      	mov	r0, r3
 8000572:	f002 fb6f 	bl	8002c54 <HAL_RCC_OscConfig>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800057c:	f000 f865 	bl	800064a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000580:	230f      	movs	r3, #15
 8000582:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000584:	2303      	movs	r3, #3
 8000586:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000588:	2300      	movs	r3, #0
 800058a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800058c:	2300      	movs	r3, #0
 800058e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000590:	2300      	movs	r3, #0
 8000592:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000594:	463b      	mov	r3, r7
 8000596:	2101      	movs	r1, #1
 8000598:	4618      	mov	r0, r3
 800059a:	f002 ff37 	bl	800340c <HAL_RCC_ClockConfig>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80005a4:	f000 f851 	bl	800064a <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80005a8:	f003 fc06 	bl	8003db8 <HAL_RCCEx_EnableMSIPLLMode>
}
 80005ac:	bf00      	nop
 80005ae:	3758      	adds	r7, #88	@ 0x58
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40021000 	.word	0x40021000

080005b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005be:	4b1b      	ldr	r3, [pc, #108]	@ (800062c <MX_GPIO_Init+0x74>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	4a1a      	ldr	r2, [pc, #104]	@ (800062c <MX_GPIO_Init+0x74>)
 80005c4:	f043 0304 	orr.w	r3, r3, #4
 80005c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ca:	4b18      	ldr	r3, [pc, #96]	@ (800062c <MX_GPIO_Init+0x74>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	f003 0304 	and.w	r3, r3, #4
 80005d2:	60fb      	str	r3, [r7, #12]
 80005d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d6:	4b15      	ldr	r3, [pc, #84]	@ (800062c <MX_GPIO_Init+0x74>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005da:	4a14      	ldr	r2, [pc, #80]	@ (800062c <MX_GPIO_Init+0x74>)
 80005dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005e2:	4b12      	ldr	r3, [pc, #72]	@ (800062c <MX_GPIO_Init+0x74>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005ea:	60bb      	str	r3, [r7, #8]
 80005ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ee:	4b0f      	ldr	r3, [pc, #60]	@ (800062c <MX_GPIO_Init+0x74>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f2:	4a0e      	ldr	r2, [pc, #56]	@ (800062c <MX_GPIO_Init+0x74>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005fa:	4b0c      	ldr	r3, [pc, #48]	@ (800062c <MX_GPIO_Init+0x74>)
 80005fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	607b      	str	r3, [r7, #4]
 8000604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000606:	4b09      	ldr	r3, [pc, #36]	@ (800062c <MX_GPIO_Init+0x74>)
 8000608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060a:	4a08      	ldr	r2, [pc, #32]	@ (800062c <MX_GPIO_Init+0x74>)
 800060c:	f043 0302 	orr.w	r3, r3, #2
 8000610:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000612:	4b06      	ldr	r3, [pc, #24]	@ (800062c <MX_GPIO_Init+0x74>)
 8000614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000616:	f003 0302 	and.w	r3, r3, #2
 800061a:	603b      	str	r3, [r7, #0]
 800061c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800061e:	bf00      	nop
 8000620:	3714      	adds	r7, #20
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	40021000 	.word	0x40021000

08000630 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
    return ITM_SendChar(ch);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff fe30 	bl	80002a0 <ITM_SendChar>
 8000640:	4603      	mov	r3, r0
}
 8000642:	4618      	mov	r0, r3
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}

0800064a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800064a:	b480      	push	{r7}
 800064c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800064e:	b672      	cpsid	i
}
 8000650:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000652:	bf00      	nop
 8000654:	e7fd      	b.n	8000652 <Error_Handler+0x8>
	...

08000658 <str_to_upper>:
/**
 * @brief  Convert string to UPPERCASE in-place.
 *         Note: used to make note names case-insensitive.
 */
static void str_to_upper(char *s)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
    while (*s)
 8000660:	e015      	b.n	800068e <str_to_upper+0x36>
    {
        *s = (char)toupper((unsigned char)*s);
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	73fb      	strb	r3, [r7, #15]
 8000668:	7bfb      	ldrb	r3, [r7, #15]
 800066a:	3301      	adds	r3, #1
 800066c:	4a0d      	ldr	r2, [pc, #52]	@ (80006a4 <str_to_upper+0x4c>)
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	f003 0303 	and.w	r3, r3, #3
 8000676:	2b02      	cmp	r3, #2
 8000678:	d102      	bne.n	8000680 <str_to_upper+0x28>
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	3b20      	subs	r3, #32
 800067e:	e000      	b.n	8000682 <str_to_upper+0x2a>
 8000680:	7bfb      	ldrb	r3, [r7, #15]
 8000682:	b2da      	uxtb	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	701a      	strb	r2, [r3, #0]
        s++;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	3301      	adds	r3, #1
 800068c:	607b      	str	r3, [r7, #4]
    while (*s)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d1e5      	bne.n	8000662 <str_to_upper+0xa>
    }
}
 8000696:	bf00      	nop
 8000698:	bf00      	nop
 800069a:	3714      	adds	r7, #20
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	08008d78 	.word	0x08008d78

080006a8 <note_root_to_semitone>:
 *
 * @param  root  Note root string in uppercase.
 * @retval 0..11 for valid roots, or -1 if unknown.
 */
static int8_t note_root_to_semitone(const char *root)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
    if (strcmp(root, "C") == 0)      return 0;
 80006b0:	4958      	ldr	r1, [pc, #352]	@ (8000814 <note_root_to_semitone+0x16c>)
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f7ff fd8c 	bl	80001d0 <strcmp>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d101      	bne.n	80006c2 <note_root_to_semitone+0x1a>
 80006be:	2300      	movs	r3, #0
 80006c0:	e0a3      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "CIS") == 0)    return 1;
 80006c2:	4955      	ldr	r1, [pc, #340]	@ (8000818 <note_root_to_semitone+0x170>)
 80006c4:	6878      	ldr	r0, [r7, #4]
 80006c6:	f7ff fd83 	bl	80001d0 <strcmp>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d101      	bne.n	80006d4 <note_root_to_semitone+0x2c>
 80006d0:	2301      	movs	r3, #1
 80006d2:	e09a      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "DES") == 0)    return 1;
 80006d4:	4951      	ldr	r1, [pc, #324]	@ (800081c <note_root_to_semitone+0x174>)
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f7ff fd7a 	bl	80001d0 <strcmp>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d101      	bne.n	80006e6 <note_root_to_semitone+0x3e>
 80006e2:	2301      	movs	r3, #1
 80006e4:	e091      	b.n	800080a <note_root_to_semitone+0x162>

    if (strcmp(root, "D") == 0)      return 2;
 80006e6:	494e      	ldr	r1, [pc, #312]	@ (8000820 <note_root_to_semitone+0x178>)
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	f7ff fd71 	bl	80001d0 <strcmp>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d101      	bne.n	80006f8 <note_root_to_semitone+0x50>
 80006f4:	2302      	movs	r3, #2
 80006f6:	e088      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "DIS") == 0)    return 3;
 80006f8:	494a      	ldr	r1, [pc, #296]	@ (8000824 <note_root_to_semitone+0x17c>)
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f7ff fd68 	bl	80001d0 <strcmp>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d101      	bne.n	800070a <note_root_to_semitone+0x62>
 8000706:	2303      	movs	r3, #3
 8000708:	e07f      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "ES") == 0)     return 3;  // E-flat
 800070a:	4947      	ldr	r1, [pc, #284]	@ (8000828 <note_root_to_semitone+0x180>)
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff fd5f 	bl	80001d0 <strcmp>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d101      	bne.n	800071c <note_root_to_semitone+0x74>
 8000718:	2303      	movs	r3, #3
 800071a:	e076      	b.n	800080a <note_root_to_semitone+0x162>

    if (strcmp(root, "E") == 0)      return 4;
 800071c:	4943      	ldr	r1, [pc, #268]	@ (800082c <note_root_to_semitone+0x184>)
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff fd56 	bl	80001d0 <strcmp>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d101      	bne.n	800072e <note_root_to_semitone+0x86>
 800072a:	2304      	movs	r3, #4
 800072c:	e06d      	b.n	800080a <note_root_to_semitone+0x162>

    if (strcmp(root, "F") == 0)      return 5;
 800072e:	4940      	ldr	r1, [pc, #256]	@ (8000830 <note_root_to_semitone+0x188>)
 8000730:	6878      	ldr	r0, [r7, #4]
 8000732:	f7ff fd4d 	bl	80001d0 <strcmp>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d101      	bne.n	8000740 <note_root_to_semitone+0x98>
 800073c:	2305      	movs	r3, #5
 800073e:	e064      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "FIS") == 0)    return 6;
 8000740:	493c      	ldr	r1, [pc, #240]	@ (8000834 <note_root_to_semitone+0x18c>)
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f7ff fd44 	bl	80001d0 <strcmp>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d101      	bne.n	8000752 <note_root_to_semitone+0xaa>
 800074e:	2306      	movs	r3, #6
 8000750:	e05b      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "GES") == 0)    return 6;
 8000752:	4939      	ldr	r1, [pc, #228]	@ (8000838 <note_root_to_semitone+0x190>)
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff fd3b 	bl	80001d0 <strcmp>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d101      	bne.n	8000764 <note_root_to_semitone+0xbc>
 8000760:	2306      	movs	r3, #6
 8000762:	e052      	b.n	800080a <note_root_to_semitone+0x162>

    if (strcmp(root, "G") == 0)      return 7;
 8000764:	4935      	ldr	r1, [pc, #212]	@ (800083c <note_root_to_semitone+0x194>)
 8000766:	6878      	ldr	r0, [r7, #4]
 8000768:	f7ff fd32 	bl	80001d0 <strcmp>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d101      	bne.n	8000776 <note_root_to_semitone+0xce>
 8000772:	2307      	movs	r3, #7
 8000774:	e049      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "GIS") == 0)    return 8;
 8000776:	4932      	ldr	r1, [pc, #200]	@ (8000840 <note_root_to_semitone+0x198>)
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f7ff fd29 	bl	80001d0 <strcmp>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d101      	bne.n	8000788 <note_root_to_semitone+0xe0>
 8000784:	2308      	movs	r3, #8
 8000786:	e040      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "AS") == 0)     return 8;  // A-flat
 8000788:	492e      	ldr	r1, [pc, #184]	@ (8000844 <note_root_to_semitone+0x19c>)
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff fd20 	bl	80001d0 <strcmp>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d101      	bne.n	800079a <note_root_to_semitone+0xf2>
 8000796:	2308      	movs	r3, #8
 8000798:	e037      	b.n	800080a <note_root_to_semitone+0x162>

    if (strcmp(root, "A") == 0)      return 9;
 800079a:	492b      	ldr	r1, [pc, #172]	@ (8000848 <note_root_to_semitone+0x1a0>)
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff fd17 	bl	80001d0 <strcmp>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d101      	bne.n	80007ac <note_root_to_semitone+0x104>
 80007a8:	2309      	movs	r3, #9
 80007aa:	e02e      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "AIS") == 0)    return 10;
 80007ac:	4927      	ldr	r1, [pc, #156]	@ (800084c <note_root_to_semitone+0x1a4>)
 80007ae:	6878      	ldr	r0, [r7, #4]
 80007b0:	f7ff fd0e 	bl	80001d0 <strcmp>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d101      	bne.n	80007be <note_root_to_semitone+0x116>
 80007ba:	230a      	movs	r3, #10
 80007bc:	e025      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "B") == 0)      return 10; // B (PL) = Bb
 80007be:	4924      	ldr	r1, [pc, #144]	@ (8000850 <note_root_to_semitone+0x1a8>)
 80007c0:	6878      	ldr	r0, [r7, #4]
 80007c2:	f7ff fd05 	bl	80001d0 <strcmp>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d101      	bne.n	80007d0 <note_root_to_semitone+0x128>
 80007cc:	230a      	movs	r3, #10
 80007ce:	e01c      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "BES") == 0)    return 10;
 80007d0:	4920      	ldr	r1, [pc, #128]	@ (8000854 <note_root_to_semitone+0x1ac>)
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	f7ff fcfc 	bl	80001d0 <strcmp>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d101      	bne.n	80007e2 <note_root_to_semitone+0x13a>
 80007de:	230a      	movs	r3, #10
 80007e0:	e013      	b.n	800080a <note_root_to_semitone+0x162>

    if (strcmp(root, "H") == 0)      return 11; // H = B natural
 80007e2:	491d      	ldr	r1, [pc, #116]	@ (8000858 <note_root_to_semitone+0x1b0>)
 80007e4:	6878      	ldr	r0, [r7, #4]
 80007e6:	f7ff fcf3 	bl	80001d0 <strcmp>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d101      	bne.n	80007f4 <note_root_to_semitone+0x14c>
 80007f0:	230b      	movs	r3, #11
 80007f2:	e00a      	b.n	800080a <note_root_to_semitone+0x162>
    if (strcmp(root, "HES") == 0)    return 10; // HES = Bb
 80007f4:	4919      	ldr	r1, [pc, #100]	@ (800085c <note_root_to_semitone+0x1b4>)
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	f7ff fcea 	bl	80001d0 <strcmp>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d101      	bne.n	8000806 <note_root_to_semitone+0x15e>
 8000802:	230a      	movs	r3, #10
 8000804:	e001      	b.n	800080a <note_root_to_semitone+0x162>

    return -1; // unknown root
 8000806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	08008664 	.word	0x08008664
 8000818:	08008668 	.word	0x08008668
 800081c:	0800866c 	.word	0x0800866c
 8000820:	08008670 	.word	0x08008670
 8000824:	08008674 	.word	0x08008674
 8000828:	08008678 	.word	0x08008678
 800082c:	0800867c 	.word	0x0800867c
 8000830:	08008680 	.word	0x08008680
 8000834:	08008684 	.word	0x08008684
 8000838:	08008688 	.word	0x08008688
 800083c:	0800868c 	.word	0x0800868c
 8000840:	08008690 	.word	0x08008690
 8000844:	08008694 	.word	0x08008694
 8000848:	08008698 	.word	0x08008698
 800084c:	0800869c 	.word	0x0800869c
 8000850:	080086a0 	.word	0x080086a0
 8000854:	080086a4 	.word	0x080086a4
 8000858:	080086a8 	.word	0x080086a8
 800085c:	080086ac 	.word	0x080086ac

08000860 <NoteName_ToMidi>:
 *
 * Example valid inputs (case-insensitive):
 *   "C4", "c4", "Cis4", "cis4", "H3", "b3", "Bes3", "FIS5"
 */
NoteParseStatus NoteName_ToMidi(const char *name, uint8_t *outNote)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	@ 0x28
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
    if (name == NULL || outNote == NULL)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d002      	beq.n	8000876 <NoteName_ToMidi+0x16>
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d101      	bne.n	800087a <NoteName_ToMidi+0x1a>
        return NOTE_ERR_INVALID_FORMAT;
 8000876:	2301      	movs	r3, #1
 8000878:	e068      	b.n	800094c <NoteName_ToMidi+0xec>

    size_t len = strlen(name);
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f7ff fcb2 	bl	80001e4 <strlen>
 8000880:	6278      	str	r0, [r7, #36]	@ 0x24
    if (len < 2 || len > 5)
 8000882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000884:	2b01      	cmp	r3, #1
 8000886:	d902      	bls.n	800088e <NoteName_ToMidi+0x2e>
 8000888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800088a:	2b05      	cmp	r3, #5
 800088c:	d901      	bls.n	8000892 <NoteName_ToMidi+0x32>
        return NOTE_ERR_INVALID_FORMAT;
 800088e:	2301      	movs	r3, #1
 8000890:	e05c      	b.n	800094c <NoteName_ToMidi+0xec>

    // Copy to local buffer to safely modify (uppercase, etc.)
    char buf[8];
    if (len >= sizeof(buf))
 8000892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000894:	2b07      	cmp	r3, #7
 8000896:	d901      	bls.n	800089c <NoteName_ToMidi+0x3c>
        return NOTE_ERR_INVALID_FORMAT;
 8000898:	2301      	movs	r3, #1
 800089a:	e057      	b.n	800094c <NoteName_ToMidi+0xec>

    strcpy(buf, name);
 800089c:	f107 0308 	add.w	r3, r7, #8
 80008a0:	6879      	ldr	r1, [r7, #4]
 80008a2:	4618      	mov	r0, r3
 80008a4:	f007 f981 	bl	8007baa <strcpy>
    str_to_upper(buf);
 80008a8:	f107 0308 	add.w	r3, r7, #8
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fed3 	bl	8000658 <str_to_upper>

    // Last character must be an octave digit (0..9)
    char last = buf[len - 1];
 80008b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008b4:	3b01      	subs	r3, #1
 80008b6:	3328      	adds	r3, #40	@ 0x28
 80008b8:	443b      	add	r3, r7
 80008ba:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80008be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (!isdigit((unsigned char)last))
 80008c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80008c6:	3301      	adds	r3, #1
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <NoteName_ToMidi+0xf4>)
 80008ca:	4413      	add	r3, r2
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	f003 0304 	and.w	r3, r3, #4
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d101      	bne.n	80008da <NoteName_ToMidi+0x7a>
        return NOTE_ERR_INVALID_OCTAVE;
 80008d6:	2303      	movs	r3, #3
 80008d8:	e038      	b.n	800094c <NoteName_ToMidi+0xec>

    int octave = last - '0';   // assume octave 0..9
 80008da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80008de:	3b30      	subs	r3, #48	@ 0x30
 80008e0:	61fb      	str	r3, [r7, #28]
    if (octave < 0 || octave > 9)
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	db02      	blt.n	80008ee <NoteName_ToMidi+0x8e>
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	2b09      	cmp	r3, #9
 80008ec:	dd01      	ble.n	80008f2 <NoteName_ToMidi+0x92>
        return NOTE_ERR_INVALID_OCTAVE;
 80008ee:	2303      	movs	r3, #3
 80008f0:	e02c      	b.n	800094c <NoteName_ToMidi+0xec>

    // Root is everything except the last character (octave)
    buf[len - 1] = '\0';
 80008f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008f4:	3b01      	subs	r3, #1
 80008f6:	3328      	adds	r3, #40	@ 0x28
 80008f8:	443b      	add	r3, r7
 80008fa:	2200      	movs	r2, #0
 80008fc:	f803 2c20 	strb.w	r2, [r3, #-32]
    const char *root = buf;
 8000900:	f107 0308 	add.w	r3, r7, #8
 8000904:	61bb      	str	r3, [r7, #24]

    int8_t semitone = note_root_to_semitone(root);
 8000906:	69b8      	ldr	r0, [r7, #24]
 8000908:	f7ff fece 	bl	80006a8 <note_root_to_semitone>
 800090c:	4603      	mov	r3, r0
 800090e:	75fb      	strb	r3, [r7, #23]
    if (semitone < 0)
 8000910:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000914:	2b00      	cmp	r3, #0
 8000916:	da01      	bge.n	800091c <NoteName_ToMidi+0xbc>
        return NOTE_ERR_INVALID_NOTE;
 8000918:	2302      	movs	r3, #2
 800091a:	e017      	b.n	800094c <NoteName_ToMidi+0xec>

    // Standard MIDI: C4 = 60, A4 = 69
    // Formula: midi = 12 * (octave + 1) + semitone
    int midi = 12 * (octave + 1) + semitone;
 800091c:	69fb      	ldr	r3, [r7, #28]
 800091e:	1c5a      	adds	r2, r3, #1
 8000920:	4613      	mov	r3, r2
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	4413      	add	r3, r2
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	461a      	mov	r2, r3
 800092a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800092e:	4413      	add	r3, r2
 8000930:	613b      	str	r3, [r7, #16]
    if (midi < 0 || midi > 127)
 8000932:	693b      	ldr	r3, [r7, #16]
 8000934:	2b00      	cmp	r3, #0
 8000936:	db02      	blt.n	800093e <NoteName_ToMidi+0xde>
 8000938:	693b      	ldr	r3, [r7, #16]
 800093a:	2b7f      	cmp	r3, #127	@ 0x7f
 800093c:	dd01      	ble.n	8000942 <NoteName_ToMidi+0xe2>
        return NOTE_ERR_INVALID_NOTE;
 800093e:	2302      	movs	r3, #2
 8000940:	e004      	b.n	800094c <NoteName_ToMidi+0xec>

    *outNote = (uint8_t)midi;
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	b2da      	uxtb	r2, r3
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	701a      	strb	r2, [r3, #0]
    return NOTE_OK;
 800094a:	2300      	movs	r3, #0
}
 800094c:	4618      	mov	r0, r3
 800094e:	3728      	adds	r7, #40	@ 0x28
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	08008d78 	.word	0x08008d78

08000958 <NoteNameArray_ToMidi>:

/**
 * @brief  Convert array of note name strings to MIDI note numbers.
 */
NoteParseStatus NoteNameArray_ToMidi(const char *names[], size_t count, uint8_t outNotes[])
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
    if (names == NULL || outNotes == NULL)
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d002      	beq.n	8000970 <NoteNameArray_ToMidi+0x18>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d101      	bne.n	8000974 <NoteNameArray_ToMidi+0x1c>
        return NOTE_ERR_INVALID_FORMAT;
 8000970:	2301      	movs	r3, #1
 8000972:	e01c      	b.n	80009ae <NoteNameArray_ToMidi+0x56>

    for (size_t i = 0; i < count; i++)
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
 8000978:	e014      	b.n	80009a4 <NoteNameArray_ToMidi+0x4c>
    {
        NoteParseStatus st = NoteName_ToMidi(names[i], &outNotes[i]);
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	68fa      	ldr	r2, [r7, #12]
 8000980:	4413      	add	r3, r2
 8000982:	6818      	ldr	r0, [r3, #0]
 8000984:	687a      	ldr	r2, [r7, #4]
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	4413      	add	r3, r2
 800098a:	4619      	mov	r1, r3
 800098c:	f7ff ff68 	bl	8000860 <NoteName_ToMidi>
 8000990:	4603      	mov	r3, r0
 8000992:	74fb      	strb	r3, [r7, #19]
        if (st != NOTE_OK)
 8000994:	7cfb      	ldrb	r3, [r7, #19]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <NoteNameArray_ToMidi+0x46>
        {
            // You can add logging here for the failing index if needed.
            return st;
 800099a:	7cfb      	ldrb	r3, [r7, #19]
 800099c:	e007      	b.n	80009ae <NoteNameArray_ToMidi+0x56>
    for (size_t i = 0; i < count; i++)
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	3301      	adds	r3, #1
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d3e6      	bcc.n	800097a <NoteNameArray_ToMidi+0x22>
        }
    }

    return NOTE_OK;
 80009ac:	2300      	movs	r3, #0
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
	...

080009b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009be:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <HAL_MspInit+0x44>)
 80009c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009c2:	4a0e      	ldr	r2, [pc, #56]	@ (80009fc <HAL_MspInit+0x44>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80009ca:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <HAL_MspInit+0x44>)
 80009cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d6:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <HAL_MspInit+0x44>)
 80009d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009da:	4a08      	ldr	r2, [pc, #32]	@ (80009fc <HAL_MspInit+0x44>)
 80009dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <HAL_MspInit+0x44>)
 80009e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ee:	bf00      	nop
 80009f0:	370c      	adds	r7, #12
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	40021000 	.word	0x40021000

08000a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <NMI_Handler+0x4>

08000a08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <HardFault_Handler+0x4>

08000a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <MemManage_Handler+0x4>

08000a18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <BusFault_Handler+0x4>

08000a20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <UsageFault_Handler+0x4>

08000a28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a2c:	bf00      	nop
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr

08000a36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr

08000a52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a56:	f000 f949 	bl	8000cec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000a64:	4802      	ldr	r0, [pc, #8]	@ (8000a70 <OTG_FS_IRQHandler+0x10>)
 8000a66:	f000 feb1 	bl	80017cc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000490 	.word	0x20000490

08000a74 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	60f8      	str	r0, [r7, #12]
 8000a7c:	60b9      	str	r1, [r7, #8]
 8000a7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
 8000a84:	e00a      	b.n	8000a9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a86:	f3af 8000 	nop.w
 8000a8a:	4601      	mov	r1, r0
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	1c5a      	adds	r2, r3, #1
 8000a90:	60ba      	str	r2, [r7, #8]
 8000a92:	b2ca      	uxtb	r2, r1
 8000a94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	697a      	ldr	r2, [r7, #20]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	dbf0      	blt.n	8000a86 <_read+0x12>
  }

  return len;
 8000aa4:	687b      	ldr	r3, [r7, #4]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b086      	sub	sp, #24
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	60f8      	str	r0, [r7, #12]
 8000ab6:	60b9      	str	r1, [r7, #8]
 8000ab8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	e009      	b.n	8000ad4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	1c5a      	adds	r2, r3, #1
 8000ac4:	60ba      	str	r2, [r7, #8]
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff fdb1 	bl	8000630 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	697a      	ldr	r2, [r7, #20]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	dbf1      	blt.n	8000ac0 <_write+0x12>
  }
  return len;
 8000adc:	687b      	ldr	r3, [r7, #4]
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	3718      	adds	r7, #24
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <_close>:

int _close(int file)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	b083      	sub	sp, #12
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000aee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr

08000afe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000afe:	b480      	push	{r7}
 8000b00:	b083      	sub	sp, #12
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
 8000b06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b0e:	605a      	str	r2, [r3, #4]
  return 0;
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	370c      	adds	r7, #12
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <_isatty>:

int _isatty(int file)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	b083      	sub	sp, #12
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b26:	2301      	movs	r3, #1
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
	...

08000b50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b086      	sub	sp, #24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b58:	4a14      	ldr	r2, [pc, #80]	@ (8000bac <_sbrk+0x5c>)
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <_sbrk+0x60>)
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b64:	4b13      	ldr	r3, [pc, #76]	@ (8000bb4 <_sbrk+0x64>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d102      	bne.n	8000b72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b6c:	4b11      	ldr	r3, [pc, #68]	@ (8000bb4 <_sbrk+0x64>)
 8000b6e:	4a12      	ldr	r2, [pc, #72]	@ (8000bb8 <_sbrk+0x68>)
 8000b70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b72:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <_sbrk+0x64>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	d207      	bcs.n	8000b90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b80:	f006 ffe6 	bl	8007b50 <__errno>
 8000b84:	4603      	mov	r3, r0
 8000b86:	220c      	movs	r2, #12
 8000b88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b8e:	e009      	b.n	8000ba4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b90:	4b08      	ldr	r3, [pc, #32]	@ (8000bb4 <_sbrk+0x64>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b96:	4b07      	ldr	r3, [pc, #28]	@ (8000bb4 <_sbrk+0x64>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	4a05      	ldr	r2, [pc, #20]	@ (8000bb4 <_sbrk+0x64>)
 8000ba0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3718      	adds	r7, #24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20018000 	.word	0x20018000
 8000bb0:	00000400 	.word	0x00000400
 8000bb4:	200000ac 	.word	0x200000ac
 8000bb8:	20000940 	.word	0x20000940

08000bbc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <SystemInit+0x20>)
 8000bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bc6:	4a05      	ldr	r2, [pc, #20]	@ (8000bdc <SystemInit+0x20>)
 8000bc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	e000ed00 	.word	0xe000ed00

08000be0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000be0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c18 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000be4:	f7ff ffea 	bl	8000bbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000be8:	480c      	ldr	r0, [pc, #48]	@ (8000c1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000bea:	490d      	ldr	r1, [pc, #52]	@ (8000c20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bec:	4a0d      	ldr	r2, [pc, #52]	@ (8000c24 <LoopForever+0xe>)
  movs r3, #0
 8000bee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf0:	e002      	b.n	8000bf8 <LoopCopyDataInit>

08000bf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bf6:	3304      	adds	r3, #4

08000bf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bfc:	d3f9      	bcc.n	8000bf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000c28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c00:	4c0a      	ldr	r4, [pc, #40]	@ (8000c2c <LoopForever+0x16>)
  movs r3, #0
 8000c02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c04:	e001      	b.n	8000c0a <LoopFillZerobss>

08000c06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c08:	3204      	adds	r2, #4

08000c0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c0c:	d3fb      	bcc.n	8000c06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c0e:	f006 ffa5 	bl	8007b5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c12:	f7ff fb6d 	bl	80002f0 <main>

08000c16 <LoopForever>:

LoopForever:
    b LoopForever
 8000c16:	e7fe      	b.n	8000c16 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c18:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c20:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000c24:	08008ebc 	.word	0x08008ebc
  ldr r2, =_sbss
 8000c28:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000c2c:	2000093c 	.word	0x2000093c

08000c30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c30:	e7fe      	b.n	8000c30 <ADC1_2_IRQHandler>
	...

08000c34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <HAL_Init+0x3c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a0b      	ldr	r2, [pc, #44]	@ (8000c70 <HAL_Init+0x3c>)
 8000c44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c48:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c4a:	2003      	movs	r0, #3
 8000c4c:	f000 f962 	bl	8000f14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c50:	2000      	movs	r0, #0
 8000c52:	f000 f80f 	bl	8000c74 <HAL_InitTick>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d002      	beq.n	8000c62 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	71fb      	strb	r3, [r7, #7]
 8000c60:	e001      	b.n	8000c66 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c62:	f7ff fea9 	bl	80009b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c66:	79fb      	ldrb	r3, [r7, #7]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40022000 	.word	0x40022000

08000c74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c80:	4b17      	ldr	r3, [pc, #92]	@ (8000ce0 <HAL_InitTick+0x6c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d023      	beq.n	8000cd0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c88:	4b16      	ldr	r3, [pc, #88]	@ (8000ce4 <HAL_InitTick+0x70>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b14      	ldr	r3, [pc, #80]	@ (8000ce0 <HAL_InitTick+0x6c>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	4619      	mov	r1, r3
 8000c92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f000 f96d 	bl	8000f7e <HAL_SYSTICK_Config>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d10f      	bne.n	8000cca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b0f      	cmp	r3, #15
 8000cae:	d809      	bhi.n	8000cc4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb8:	f000 f937 	bl	8000f2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce8 <HAL_InitTick+0x74>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6013      	str	r3, [r2, #0]
 8000cc2:	e007      	b.n	8000cd4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	73fb      	strb	r3, [r7, #15]
 8000cc8:	e004      	b.n	8000cd4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	73fb      	strb	r3, [r7, #15]
 8000cce:	e001      	b.n	8000cd4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20000008 	.word	0x20000008
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	20000004 	.word	0x20000004

08000cec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <HAL_IncTick+0x20>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <HAL_IncTick+0x24>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	4a04      	ldr	r2, [pc, #16]	@ (8000d10 <HAL_IncTick+0x24>)
 8000cfe:	6013      	str	r3, [r2, #0]
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	200000b0 	.word	0x200000b0

08000d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return uwTick;
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <HAL_GetTick+0x14>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	200000b0 	.word	0x200000b0

08000d2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d34:	f7ff ffee 	bl	8000d14 <HAL_GetTick>
 8000d38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d44:	d005      	beq.n	8000d52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d46:	4b0a      	ldr	r3, [pc, #40]	@ (8000d70 <HAL_Delay+0x44>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4413      	add	r3, r2
 8000d50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d52:	bf00      	nop
 8000d54:	f7ff ffde 	bl	8000d14 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d8f7      	bhi.n	8000d54 <HAL_Delay+0x28>
  {
  }
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000008 	.word	0x20000008

08000d74 <__NVIC_SetPriorityGrouping>:
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f003 0307 	and.w	r3, r3, #7
 8000d82:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d84:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d90:	4013      	ands	r3, r2
 8000d92:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000da6:	4a04      	ldr	r2, [pc, #16]	@ (8000db8 <__NVIC_SetPriorityGrouping+0x44>)
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	60d3      	str	r3, [r2, #12]
}
 8000dac:	bf00      	nop
 8000dae:	3714      	adds	r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <__NVIC_GetPriorityGrouping>:
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dc0:	4b04      	ldr	r3, [pc, #16]	@ (8000dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	0a1b      	lsrs	r3, r3, #8
 8000dc6:	f003 0307 	and.w	r3, r3, #7
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <__NVIC_EnableIRQ>:
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	db0b      	blt.n	8000e02 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	f003 021f 	and.w	r2, r3, #31
 8000df0:	4907      	ldr	r1, [pc, #28]	@ (8000e10 <__NVIC_EnableIRQ+0x38>)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	095b      	lsrs	r3, r3, #5
 8000df8:	2001      	movs	r0, #1
 8000dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8000dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e02:	bf00      	nop
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000e100 	.word	0xe000e100

08000e14 <__NVIC_SetPriority>:
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	6039      	str	r1, [r7, #0]
 8000e1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	db0a      	blt.n	8000e3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	490c      	ldr	r1, [pc, #48]	@ (8000e60 <__NVIC_SetPriority+0x4c>)
 8000e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e32:	0112      	lsls	r2, r2, #4
 8000e34:	b2d2      	uxtb	r2, r2
 8000e36:	440b      	add	r3, r1
 8000e38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000e3c:	e00a      	b.n	8000e54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	b2da      	uxtb	r2, r3
 8000e42:	4908      	ldr	r1, [pc, #32]	@ (8000e64 <__NVIC_SetPriority+0x50>)
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	f003 030f 	and.w	r3, r3, #15
 8000e4a:	3b04      	subs	r3, #4
 8000e4c:	0112      	lsls	r2, r2, #4
 8000e4e:	b2d2      	uxtb	r2, r2
 8000e50:	440b      	add	r3, r1
 8000e52:	761a      	strb	r2, [r3, #24]
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	e000e100 	.word	0xe000e100
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <NVIC_EncodePriority>:
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b089      	sub	sp, #36	@ 0x24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	f1c3 0307 	rsb	r3, r3, #7
 8000e82:	2b04      	cmp	r3, #4
 8000e84:	bf28      	it	cs
 8000e86:	2304      	movcs	r3, #4
 8000e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3304      	adds	r3, #4
 8000e8e:	2b06      	cmp	r3, #6
 8000e90:	d902      	bls.n	8000e98 <NVIC_EncodePriority+0x30>
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	3b03      	subs	r3, #3
 8000e96:	e000      	b.n	8000e9a <NVIC_EncodePriority+0x32>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43da      	mvns	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	401a      	ands	r2, r3
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eba:	43d9      	mvns	r1, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec0:	4313      	orrs	r3, r2
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3724      	adds	r7, #36	@ 0x24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <SysTick_Config>:
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ee0:	d301      	bcc.n	8000ee6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e00f      	b.n	8000f06 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f10 <SysTick_Config+0x40>)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eee:	210f      	movs	r1, #15
 8000ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef4:	f7ff ff8e 	bl	8000e14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ef8:	4b05      	ldr	r3, [pc, #20]	@ (8000f10 <SysTick_Config+0x40>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000efe:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <SysTick_Config+0x40>)
 8000f00:	2207      	movs	r2, #7
 8000f02:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	e000e010 	.word	0xe000e010

08000f14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff ff29 	bl	8000d74 <__NVIC_SetPriorityGrouping>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b086      	sub	sp, #24
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	4603      	mov	r3, r0
 8000f32:	60b9      	str	r1, [r7, #8]
 8000f34:	607a      	str	r2, [r7, #4]
 8000f36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f3c:	f7ff ff3e 	bl	8000dbc <__NVIC_GetPriorityGrouping>
 8000f40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	68b9      	ldr	r1, [r7, #8]
 8000f46:	6978      	ldr	r0, [r7, #20]
 8000f48:	f7ff ff8e 	bl	8000e68 <NVIC_EncodePriority>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f52:	4611      	mov	r1, r2
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff ff5d 	bl	8000e14 <__NVIC_SetPriority>
}
 8000f5a:	bf00      	nop
 8000f5c:	3718      	adds	r7, #24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b082      	sub	sp, #8
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	4603      	mov	r3, r0
 8000f6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff ff31 	bl	8000dd8 <__NVIC_EnableIRQ>
}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ffa2 	bl	8000ed0 <SysTick_Config>
 8000f8c:	4603      	mov	r3, r0
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b087      	sub	sp, #28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fa6:	e17f      	b.n	80012a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	2101      	movs	r1, #1
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f000 8171 	beq.w	80012a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f003 0303 	and.w	r3, r3, #3
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d005      	beq.n	8000fd8 <HAL_GPIO_Init+0x40>
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d130      	bne.n	800103a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	4013      	ands	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	68da      	ldr	r2, [r3, #12]
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800100e:	2201      	movs	r2, #1
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43db      	mvns	r3, r3
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	4013      	ands	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	091b      	lsrs	r3, r3, #4
 8001024:	f003 0201 	and.w	r2, r3, #1
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 0303 	and.w	r3, r3, #3
 8001042:	2b03      	cmp	r3, #3
 8001044:	d118      	bne.n	8001078 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800104a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800104c:	2201      	movs	r2, #1
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	4013      	ands	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	08db      	lsrs	r3, r3, #3
 8001062:	f003 0201 	and.w	r2, r3, #1
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	693a      	ldr	r2, [r7, #16]
 800106e:	4313      	orrs	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f003 0303 	and.w	r3, r3, #3
 8001080:	2b03      	cmp	r3, #3
 8001082:	d017      	beq.n	80010b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	2203      	movs	r2, #3
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	4013      	ands	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	689a      	ldr	r2, [r3, #8]
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 0303 	and.w	r3, r3, #3
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d123      	bne.n	8001108 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	08da      	lsrs	r2, r3, #3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3208      	adds	r2, #8
 80010c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	220f      	movs	r2, #15
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	43db      	mvns	r3, r3
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	4013      	ands	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	691a      	ldr	r2, [r3, #16]
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	f003 0307 	and.w	r3, r3, #7
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	08da      	lsrs	r2, r3, #3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3208      	adds	r2, #8
 8001102:	6939      	ldr	r1, [r7, #16]
 8001104:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	2203      	movs	r2, #3
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f003 0203 	and.w	r2, r3, #3
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	693a      	ldr	r2, [r7, #16]
 8001132:	4313      	orrs	r3, r2
 8001134:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001144:	2b00      	cmp	r3, #0
 8001146:	f000 80ac 	beq.w	80012a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114a:	4b5f      	ldr	r3, [pc, #380]	@ (80012c8 <HAL_GPIO_Init+0x330>)
 800114c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800114e:	4a5e      	ldr	r2, [pc, #376]	@ (80012c8 <HAL_GPIO_Init+0x330>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6613      	str	r3, [r2, #96]	@ 0x60
 8001156:	4b5c      	ldr	r3, [pc, #368]	@ (80012c8 <HAL_GPIO_Init+0x330>)
 8001158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001162:	4a5a      	ldr	r2, [pc, #360]	@ (80012cc <HAL_GPIO_Init+0x334>)
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	089b      	lsrs	r3, r3, #2
 8001168:	3302      	adds	r3, #2
 800116a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800116e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	f003 0303 	and.w	r3, r3, #3
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	220f      	movs	r2, #15
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	4013      	ands	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800118c:	d025      	beq.n	80011da <HAL_GPIO_Init+0x242>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a4f      	ldr	r2, [pc, #316]	@ (80012d0 <HAL_GPIO_Init+0x338>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d01f      	beq.n	80011d6 <HAL_GPIO_Init+0x23e>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a4e      	ldr	r2, [pc, #312]	@ (80012d4 <HAL_GPIO_Init+0x33c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d019      	beq.n	80011d2 <HAL_GPIO_Init+0x23a>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a4d      	ldr	r2, [pc, #308]	@ (80012d8 <HAL_GPIO_Init+0x340>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d013      	beq.n	80011ce <HAL_GPIO_Init+0x236>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a4c      	ldr	r2, [pc, #304]	@ (80012dc <HAL_GPIO_Init+0x344>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d00d      	beq.n	80011ca <HAL_GPIO_Init+0x232>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a4b      	ldr	r2, [pc, #300]	@ (80012e0 <HAL_GPIO_Init+0x348>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d007      	beq.n	80011c6 <HAL_GPIO_Init+0x22e>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a4a      	ldr	r2, [pc, #296]	@ (80012e4 <HAL_GPIO_Init+0x34c>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d101      	bne.n	80011c2 <HAL_GPIO_Init+0x22a>
 80011be:	2306      	movs	r3, #6
 80011c0:	e00c      	b.n	80011dc <HAL_GPIO_Init+0x244>
 80011c2:	2307      	movs	r3, #7
 80011c4:	e00a      	b.n	80011dc <HAL_GPIO_Init+0x244>
 80011c6:	2305      	movs	r3, #5
 80011c8:	e008      	b.n	80011dc <HAL_GPIO_Init+0x244>
 80011ca:	2304      	movs	r3, #4
 80011cc:	e006      	b.n	80011dc <HAL_GPIO_Init+0x244>
 80011ce:	2303      	movs	r3, #3
 80011d0:	e004      	b.n	80011dc <HAL_GPIO_Init+0x244>
 80011d2:	2302      	movs	r3, #2
 80011d4:	e002      	b.n	80011dc <HAL_GPIO_Init+0x244>
 80011d6:	2301      	movs	r3, #1
 80011d8:	e000      	b.n	80011dc <HAL_GPIO_Init+0x244>
 80011da:	2300      	movs	r3, #0
 80011dc:	697a      	ldr	r2, [r7, #20]
 80011de:	f002 0203 	and.w	r2, r2, #3
 80011e2:	0092      	lsls	r2, r2, #2
 80011e4:	4093      	lsls	r3, r2
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011ec:	4937      	ldr	r1, [pc, #220]	@ (80012cc <HAL_GPIO_Init+0x334>)
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	089b      	lsrs	r3, r3, #2
 80011f2:	3302      	adds	r3, #2
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011fa:	4b3b      	ldr	r3, [pc, #236]	@ (80012e8 <HAL_GPIO_Init+0x350>)
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	43db      	mvns	r3, r3
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4313      	orrs	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800121e:	4a32      	ldr	r2, [pc, #200]	@ (80012e8 <HAL_GPIO_Init+0x350>)
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001224:	4b30      	ldr	r3, [pc, #192]	@ (80012e8 <HAL_GPIO_Init+0x350>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	43db      	mvns	r3, r3
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	4013      	ands	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d003      	beq.n	8001248 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	4313      	orrs	r3, r2
 8001246:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001248:	4a27      	ldr	r2, [pc, #156]	@ (80012e8 <HAL_GPIO_Init+0x350>)
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800124e:	4b26      	ldr	r3, [pc, #152]	@ (80012e8 <HAL_GPIO_Init+0x350>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	43db      	mvns	r3, r3
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4013      	ands	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d003      	beq.n	8001272 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	4313      	orrs	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001272:	4a1d      	ldr	r2, [pc, #116]	@ (80012e8 <HAL_GPIO_Init+0x350>)
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001278:	4b1b      	ldr	r3, [pc, #108]	@ (80012e8 <HAL_GPIO_Init+0x350>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	43db      	mvns	r3, r3
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4013      	ands	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d003      	beq.n	800129c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	4313      	orrs	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800129c:	4a12      	ldr	r2, [pc, #72]	@ (80012e8 <HAL_GPIO_Init+0x350>)
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	3301      	adds	r3, #1
 80012a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa22 f303 	lsr.w	r3, r2, r3
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f47f ae78 	bne.w	8000fa8 <HAL_GPIO_Init+0x10>
  }
}
 80012b8:	bf00      	nop
 80012ba:	bf00      	nop
 80012bc:	371c      	adds	r7, #28
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40010000 	.word	0x40010000
 80012d0:	48000400 	.word	0x48000400
 80012d4:	48000800 	.word	0x48000800
 80012d8:	48000c00 	.word	0x48000c00
 80012dc:	48001000 	.word	0x48001000
 80012e0:	48001400 	.word	0x48001400
 80012e4:	48001800 	.word	0x48001800
 80012e8:	40010400 	.word	0x40010400

080012ec <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af02      	add	r7, sp, #8
 80012f2:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d101      	bne.n	80012fe <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e052      	b.n	80013a4 <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 8001304:	b2db      	uxtb	r3, r3
 8001306:	2b00      	cmp	r3, #0
 8001308:	d106      	bne.n	8001318 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2200      	movs	r2, #0
 800130e:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f005 fe42 	bl	8006f9c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2203      	movs	r2, #3
 800131c:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f002 ff64 	bl	80041f8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6818      	ldr	r0, [r3, #0]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	7c1a      	ldrb	r2, [r3, #16]
 8001338:	f88d 2000 	strb.w	r2, [sp]
 800133c:	3304      	adds	r3, #4
 800133e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001340:	f002 ff1c 	bl	800417c <USB_CoreInit>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d005      	beq.n	8001356 <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2202      	movs	r2, #2
 800134e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e026      	b.n	80013a4 <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2101      	movs	r1, #1
 800135c:	4618      	mov	r0, r3
 800135e:	f002 ff5c 	bl	800421a <USB_SetCurrentMode>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d005      	beq.n	8001374 <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2202      	movs	r2, #2
 800136c:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e017      	b.n	80013a4 <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6818      	ldr	r0, [r3, #0]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	7c1a      	ldrb	r2, [r3, #16]
 800137c:	f88d 2000 	strb.w	r2, [sp]
 8001380:	3304      	adds	r3, #4
 8001382:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001384:	f003 f902 	bl	800458c <USB_HostInit>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d005      	beq.n	800139a <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2202      	movs	r2, #2
 8001392:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e004      	b.n	80013a4 <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2201      	movs	r2, #1
 800139e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  return HAL_OK;
 80013a2:	2300      	movs	r3, #0
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80013ac:	b590      	push	{r4, r7, lr}
 80013ae:	b089      	sub	sp, #36	@ 0x24
 80013b0:	af04      	add	r7, sp, #16
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	4608      	mov	r0, r1
 80013b6:	4611      	mov	r1, r2
 80013b8:	461a      	mov	r2, r3
 80013ba:	4603      	mov	r3, r0
 80013bc:	70fb      	strb	r3, [r7, #3]
 80013be:	460b      	mov	r3, r1
 80013c0:	70bb      	strb	r3, [r7, #2]
 80013c2:	4613      	mov	r3, r2
 80013c4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 80013c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80013c8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d101      	bne.n	80013d8 <HAL_HCD_HC_Init+0x2c>
 80013d4:	2302      	movs	r3, #2
 80013d6:	e07e      	b.n	80014d6 <HAL_HCD_HC_Init+0x12a>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2201      	movs	r2, #1
 80013dc:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  hhcd->hc[ch_num].do_ping = 0U;
 80013e0:	78fb      	ldrb	r3, [r7, #3]
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	2134      	movs	r1, #52	@ 0x34
 80013e6:	fb01 f303 	mul.w	r3, r1, r3
 80013ea:	4413      	add	r3, r2
 80013ec:	331a      	adds	r3, #26
 80013ee:	2200      	movs	r2, #0
 80013f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80013f2:	78fb      	ldrb	r3, [r7, #3]
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	2134      	movs	r1, #52	@ 0x34
 80013f8:	fb01 f303 	mul.w	r3, r1, r3
 80013fc:	4413      	add	r3, r2
 80013fe:	3314      	adds	r3, #20
 8001400:	787a      	ldrb	r2, [r7, #1]
 8001402:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	2134      	movs	r1, #52	@ 0x34
 800140a:	fb01 f303 	mul.w	r3, r1, r3
 800140e:	4413      	add	r3, r2
 8001410:	3315      	adds	r3, #21
 8001412:	78fa      	ldrb	r2, [r7, #3]
 8001414:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001416:	78fb      	ldrb	r3, [r7, #3]
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	2134      	movs	r1, #52	@ 0x34
 800141c:	fb01 f303 	mul.w	r3, r1, r3
 8001420:	4413      	add	r3, r2
 8001422:	331d      	adds	r3, #29
 8001424:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001428:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800142a:	78fb      	ldrb	r3, [r7, #3]
 800142c:	78ba      	ldrb	r2, [r7, #2]
 800142e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001432:	b2d0      	uxtb	r0, r2
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	2134      	movs	r1, #52	@ 0x34
 8001438:	fb01 f303 	mul.w	r3, r1, r3
 800143c:	4413      	add	r3, r2
 800143e:	3316      	adds	r3, #22
 8001440:	4602      	mov	r2, r0
 8001442:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001444:	78fb      	ldrb	r3, [r7, #3]
 8001446:	4619      	mov	r1, r3
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 fb61 	bl	8001b10 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800144e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001452:	2b00      	cmp	r3, #0
 8001454:	da09      	bge.n	800146a <HAL_HCD_HC_Init+0xbe>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001456:	78fb      	ldrb	r3, [r7, #3]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	2134      	movs	r1, #52	@ 0x34
 800145c:	fb01 f303 	mul.w	r3, r1, r3
 8001460:	4413      	add	r3, r2
 8001462:	3317      	adds	r3, #23
 8001464:	2201      	movs	r2, #1
 8001466:	701a      	strb	r2, [r3, #0]
 8001468:	e008      	b.n	800147c <HAL_HCD_HC_Init+0xd0>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800146a:	78fb      	ldrb	r3, [r7, #3]
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	2134      	movs	r1, #52	@ 0x34
 8001470:	fb01 f303 	mul.w	r3, r1, r3
 8001474:	4413      	add	r3, r2
 8001476:	3317      	adds	r3, #23
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	2134      	movs	r1, #52	@ 0x34
 8001482:	fb01 f303 	mul.w	r3, r1, r3
 8001486:	4413      	add	r3, r2
 8001488:	3319      	adds	r3, #25
 800148a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800148e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001490:	78fb      	ldrb	r3, [r7, #3]
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	b290      	uxth	r0, r2
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	2134      	movs	r1, #52	@ 0x34
 800149a:	fb01 f303 	mul.w	r3, r1, r3
 800149e:	4413      	add	r3, r2
 80014a0:	331e      	adds	r3, #30
 80014a2:	4602      	mov	r2, r0
 80014a4:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6818      	ldr	r0, [r3, #0]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	787c      	ldrb	r4, [r7, #1]
 80014b0:	78ba      	ldrb	r2, [r7, #2]
 80014b2:	78f9      	ldrb	r1, [r7, #3]
 80014b4:	9302      	str	r3, [sp, #8]
 80014b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	4623      	mov	r3, r4
 80014c4:	f003 f9ae 	bl	8004824 <USB_HC_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 80014d4:	7afb      	ldrb	r3, [r7, #11]
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3714      	adds	r7, #20
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd90      	pop	{r4, r7, pc}

080014de <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b084      	sub	sp, #16
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	460b      	mov	r3, r1
 80014e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d101      	bne.n	80014fc <HAL_HCD_HC_Halt+0x1e>
 80014f8:	2302      	movs	r3, #2
 80014fa:	e00f      	b.n	800151c <HAL_HCD_HC_Halt+0x3e>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2201      	movs	r2, #1
 8001500:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	78fa      	ldrb	r2, [r7, #3]
 800150a:	4611      	mov	r1, r2
 800150c:	4618      	mov	r0, r3
 800150e:	f003 fb9e 	bl	8004c4e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 800151a:	7bfb      	ldrb	r3, [r7, #15]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	4608      	mov	r0, r1
 800152e:	4611      	mov	r1, r2
 8001530:	461a      	mov	r2, r3
 8001532:	4603      	mov	r3, r0
 8001534:	70fb      	strb	r3, [r7, #3]
 8001536:	460b      	mov	r3, r1
 8001538:	70bb      	strb	r3, [r7, #2]
 800153a:	4613      	mov	r3, r2
 800153c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800153e:	78fb      	ldrb	r3, [r7, #3]
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	2134      	movs	r1, #52	@ 0x34
 8001544:	fb01 f303 	mul.w	r3, r1, r3
 8001548:	4413      	add	r3, r2
 800154a:	3317      	adds	r3, #23
 800154c:	78ba      	ldrb	r2, [r7, #2]
 800154e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001550:	78fb      	ldrb	r3, [r7, #3]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	2134      	movs	r1, #52	@ 0x34
 8001556:	fb01 f303 	mul.w	r3, r1, r3
 800155a:	4413      	add	r3, r2
 800155c:	331d      	adds	r3, #29
 800155e:	787a      	ldrb	r2, [r7, #1]
 8001560:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001562:	7c3b      	ldrb	r3, [r7, #16]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d112      	bne.n	800158e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001568:	78fb      	ldrb	r3, [r7, #3]
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	2134      	movs	r1, #52	@ 0x34
 800156e:	fb01 f303 	mul.w	r3, r1, r3
 8001572:	4413      	add	r3, r2
 8001574:	3320      	adds	r3, #32
 8001576:	2203      	movs	r2, #3
 8001578:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800157a:	78fb      	ldrb	r3, [r7, #3]
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	2134      	movs	r1, #52	@ 0x34
 8001580:	fb01 f303 	mul.w	r3, r1, r3
 8001584:	4413      	add	r3, r2
 8001586:	331a      	adds	r3, #26
 8001588:	7f3a      	ldrb	r2, [r7, #28]
 800158a:	701a      	strb	r2, [r3, #0]
 800158c:	e008      	b.n	80015a0 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800158e:	78fb      	ldrb	r3, [r7, #3]
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	2134      	movs	r1, #52	@ 0x34
 8001594:	fb01 f303 	mul.w	r3, r1, r3
 8001598:	4413      	add	r3, r2
 800159a:	3320      	adds	r3, #32
 800159c:	2202      	movs	r2, #2
 800159e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80015a0:	787b      	ldrb	r3, [r7, #1]
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	f200 80c6 	bhi.w	8001734 <HAL_HCD_HC_SubmitRequest+0x210>
 80015a8:	a201      	add	r2, pc, #4	@ (adr r2, 80015b0 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80015aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ae:	bf00      	nop
 80015b0:	080015c1 	.word	0x080015c1
 80015b4:	08001721 	.word	0x08001721
 80015b8:	08001625 	.word	0x08001625
 80015bc:	080016a3 	.word	0x080016a3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80015c0:	7c3b      	ldrb	r3, [r7, #16]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	f040 80b8 	bne.w	8001738 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (direction == 0U)
 80015c8:	78bb      	ldrb	r3, [r7, #2]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f040 80b4 	bne.w	8001738 <HAL_HCD_HC_SubmitRequest+0x214>
        {
          if (length == 0U)
 80015d0:	8b3b      	ldrh	r3, [r7, #24]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d108      	bne.n	80015e8 <HAL_HCD_HC_SubmitRequest+0xc4>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80015d6:	78fb      	ldrb	r3, [r7, #3]
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	2134      	movs	r1, #52	@ 0x34
 80015dc:	fb01 f303 	mul.w	r3, r1, r3
 80015e0:	4413      	add	r3, r2
 80015e2:	3335      	adds	r3, #53	@ 0x35
 80015e4:	2201      	movs	r2, #1
 80015e6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80015e8:	78fb      	ldrb	r3, [r7, #3]
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	2134      	movs	r1, #52	@ 0x34
 80015ee:	fb01 f303 	mul.w	r3, r1, r3
 80015f2:	4413      	add	r3, r2
 80015f4:	3335      	adds	r3, #53	@ 0x35
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d109      	bne.n	8001610 <HAL_HCD_HC_SubmitRequest+0xec>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80015fc:	78fb      	ldrb	r3, [r7, #3]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	2134      	movs	r1, #52	@ 0x34
 8001602:	fb01 f303 	mul.w	r3, r1, r3
 8001606:	4413      	add	r3, r2
 8001608:	3320      	adds	r3, #32
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 800160e:	e093      	b.n	8001738 <HAL_HCD_HC_SubmitRequest+0x214>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001610:	78fb      	ldrb	r3, [r7, #3]
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	2134      	movs	r1, #52	@ 0x34
 8001616:	fb01 f303 	mul.w	r3, r1, r3
 800161a:	4413      	add	r3, r2
 800161c:	3320      	adds	r3, #32
 800161e:	2202      	movs	r2, #2
 8001620:	701a      	strb	r2, [r3, #0]
      break;
 8001622:	e089      	b.n	8001738 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001624:	78bb      	ldrb	r3, [r7, #2]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d11d      	bne.n	8001666 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800162a:	78fb      	ldrb	r3, [r7, #3]
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	2134      	movs	r1, #52	@ 0x34
 8001630:	fb01 f303 	mul.w	r3, r1, r3
 8001634:	4413      	add	r3, r2
 8001636:	3335      	adds	r3, #53	@ 0x35
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d109      	bne.n	8001652 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800163e:	78fb      	ldrb	r3, [r7, #3]
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	2134      	movs	r1, #52	@ 0x34
 8001644:	fb01 f303 	mul.w	r3, r1, r3
 8001648:	4413      	add	r3, r2
 800164a:	3320      	adds	r3, #32
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001650:	e073      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001652:	78fb      	ldrb	r3, [r7, #3]
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	2134      	movs	r1, #52	@ 0x34
 8001658:	fb01 f303 	mul.w	r3, r1, r3
 800165c:	4413      	add	r3, r2
 800165e:	3320      	adds	r3, #32
 8001660:	2202      	movs	r2, #2
 8001662:	701a      	strb	r2, [r3, #0]
      break;
 8001664:	e069      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001666:	78fb      	ldrb	r3, [r7, #3]
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	2134      	movs	r1, #52	@ 0x34
 800166c:	fb01 f303 	mul.w	r3, r1, r3
 8001670:	4413      	add	r3, r2
 8001672:	3334      	adds	r3, #52	@ 0x34
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d109      	bne.n	800168e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800167a:	78fb      	ldrb	r3, [r7, #3]
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	2134      	movs	r1, #52	@ 0x34
 8001680:	fb01 f303 	mul.w	r3, r1, r3
 8001684:	4413      	add	r3, r2
 8001686:	3320      	adds	r3, #32
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
      break;
 800168c:	e055      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800168e:	78fb      	ldrb	r3, [r7, #3]
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	2134      	movs	r1, #52	@ 0x34
 8001694:	fb01 f303 	mul.w	r3, r1, r3
 8001698:	4413      	add	r3, r2
 800169a:	3320      	adds	r3, #32
 800169c:	2202      	movs	r2, #2
 800169e:	701a      	strb	r2, [r3, #0]
      break;
 80016a0:	e04b      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80016a2:	78bb      	ldrb	r3, [r7, #2]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d11d      	bne.n	80016e4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016a8:	78fb      	ldrb	r3, [r7, #3]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	2134      	movs	r1, #52	@ 0x34
 80016ae:	fb01 f303 	mul.w	r3, r1, r3
 80016b2:	4413      	add	r3, r2
 80016b4:	3335      	adds	r3, #53	@ 0x35
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d109      	bne.n	80016d0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016bc:	78fb      	ldrb	r3, [r7, #3]
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	2134      	movs	r1, #52	@ 0x34
 80016c2:	fb01 f303 	mul.w	r3, r1, r3
 80016c6:	4413      	add	r3, r2
 80016c8:	3320      	adds	r3, #32
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80016ce:	e034      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016d0:	78fb      	ldrb	r3, [r7, #3]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	2134      	movs	r1, #52	@ 0x34
 80016d6:	fb01 f303 	mul.w	r3, r1, r3
 80016da:	4413      	add	r3, r2
 80016dc:	3320      	adds	r3, #32
 80016de:	2202      	movs	r2, #2
 80016e0:	701a      	strb	r2, [r3, #0]
      break;
 80016e2:	e02a      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80016e4:	78fb      	ldrb	r3, [r7, #3]
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	2134      	movs	r1, #52	@ 0x34
 80016ea:	fb01 f303 	mul.w	r3, r1, r3
 80016ee:	4413      	add	r3, r2
 80016f0:	3334      	adds	r3, #52	@ 0x34
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d109      	bne.n	800170c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016f8:	78fb      	ldrb	r3, [r7, #3]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	2134      	movs	r1, #52	@ 0x34
 80016fe:	fb01 f303 	mul.w	r3, r1, r3
 8001702:	4413      	add	r3, r2
 8001704:	3320      	adds	r3, #32
 8001706:	2200      	movs	r2, #0
 8001708:	701a      	strb	r2, [r3, #0]
      break;
 800170a:	e016      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800170c:	78fb      	ldrb	r3, [r7, #3]
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	2134      	movs	r1, #52	@ 0x34
 8001712:	fb01 f303 	mul.w	r3, r1, r3
 8001716:	4413      	add	r3, r2
 8001718:	3320      	adds	r3, #32
 800171a:	2202      	movs	r2, #2
 800171c:	701a      	strb	r2, [r3, #0]
      break;
 800171e:	e00c      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001720:	78fb      	ldrb	r3, [r7, #3]
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	2134      	movs	r1, #52	@ 0x34
 8001726:	fb01 f303 	mul.w	r3, r1, r3
 800172a:	4413      	add	r3, r2
 800172c:	3320      	adds	r3, #32
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
      break;
 8001732:	e002      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001734:	bf00      	nop
 8001736:	e000      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001738:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800173a:	78fb      	ldrb	r3, [r7, #3]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	2134      	movs	r1, #52	@ 0x34
 8001740:	fb01 f303 	mul.w	r3, r1, r3
 8001744:	4413      	add	r3, r2
 8001746:	3324      	adds	r3, #36	@ 0x24
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	8b3a      	ldrh	r2, [r7, #24]
 8001750:	6879      	ldr	r1, [r7, #4]
 8001752:	2034      	movs	r0, #52	@ 0x34
 8001754:	fb00 f303 	mul.w	r3, r0, r3
 8001758:	440b      	add	r3, r1
 800175a:	332c      	adds	r3, #44	@ 0x2c
 800175c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	2134      	movs	r1, #52	@ 0x34
 8001764:	fb01 f303 	mul.w	r3, r1, r3
 8001768:	4413      	add	r3, r2
 800176a:	3344      	adds	r3, #68	@ 0x44
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001770:	78fb      	ldrb	r3, [r7, #3]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	2134      	movs	r1, #52	@ 0x34
 8001776:	fb01 f303 	mul.w	r3, r1, r3
 800177a:	4413      	add	r3, r2
 800177c:	3330      	adds	r3, #48	@ 0x30
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001782:	78fb      	ldrb	r3, [r7, #3]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	2134      	movs	r1, #52	@ 0x34
 8001788:	fb01 f303 	mul.w	r3, r1, r3
 800178c:	4413      	add	r3, r2
 800178e:	3315      	adds	r3, #21
 8001790:	78fa      	ldrb	r2, [r7, #3]
 8001792:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001794:	78fb      	ldrb	r3, [r7, #3]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	2134      	movs	r1, #52	@ 0x34
 800179a:	fb01 f303 	mul.w	r3, r1, r3
 800179e:	4413      	add	r3, r2
 80017a0:	3345      	adds	r3, #69	@ 0x45
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6818      	ldr	r0, [r3, #0]
 80017aa:	78fb      	ldrb	r3, [r7, #3]
 80017ac:	2234      	movs	r2, #52	@ 0x34
 80017ae:	fb02 f303 	mul.w	r3, r2, r3
 80017b2:	3310      	adds	r3, #16
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	4413      	add	r3, r2
 80017b8:	3304      	adds	r3, #4
 80017ba:	4619      	mov	r1, r3
 80017bc:	f003 f93e 	bl	8004a3c <USB_HC_StartXfer>
 80017c0:	4603      	mov	r3, r0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop

080017cc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f002 fe8b 	bl	80044fe <USB_GetMode>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	f040 80fb 	bne.w	80019e6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f002 fe4e 	bl	8004496 <USB_ReadInterrupts>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	f000 80f1 	beq.w	80019e4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4618      	mov	r0, r3
 8001808:	f002 fe45 	bl	8004496 <USB_ReadInterrupts>
 800180c:	4603      	mov	r3, r0
 800180e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001812:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001816:	d104      	bne.n	8001822 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001820:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f002 fe35 	bl	8004496 <USB_ReadInterrupts>
 800182c:	4603      	mov	r3, r0
 800182e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001832:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001836:	d104      	bne.n	8001842 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001840:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f002 fe25 	bl	8004496 <USB_ReadInterrupts>
 800184c:	4603      	mov	r3, r0
 800184e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001852:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001856:	d104      	bne.n	8001862 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001860:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f002 fe15 	bl	8004496 <USB_ReadInterrupts>
 800186c:	4603      	mov	r3, r0
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b02      	cmp	r3, #2
 8001874:	d103      	bne.n	800187e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2202      	movs	r2, #2
 800187c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f002 fe07 	bl	8004496 <USB_ReadInterrupts>
 8001888:	4603      	mov	r3, r0
 800188a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800188e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001892:	d120      	bne.n	80018d6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800189c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d113      	bne.n	80018d6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80018ae:	2110      	movs	r1, #16
 80018b0:	6938      	ldr	r0, [r7, #16]
 80018b2:	f002 fcfe 	bl	80042b2 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80018b6:	6938      	ldr	r0, [r7, #16]
 80018b8:	f002 fd2d 	bl	8004316 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	7a5b      	ldrb	r3, [r3, #9]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d105      	bne.n	80018d0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2101      	movs	r1, #1
 80018ca:	4618      	mov	r0, r3
 80018cc:	f002 fee2 	bl	8004694 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f005 fc11 	bl	80070f8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f002 fddb 	bl	8004496 <USB_ReadInterrupts>
 80018e0:	4603      	mov	r3, r0
 80018e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80018e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018ea:	d102      	bne.n	80018f2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f001 f8ba 	bl	8002a66 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f002 fdcd 	bl	8004496 <USB_ReadInterrupts>
 80018fc:	4603      	mov	r3, r0
 80018fe:	f003 0308 	and.w	r3, r3, #8
 8001902:	2b08      	cmp	r3, #8
 8001904:	d106      	bne.n	8001914 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f005 fbda 	bl	80070c0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2208      	movs	r2, #8
 8001912:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4618      	mov	r0, r3
 800191a:	f002 fdbc 	bl	8004496 <USB_ReadInterrupts>
 800191e:	4603      	mov	r3, r0
 8001920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001924:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001928:	d139      	bne.n	800199e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f003 f97c 	bl	8004c2c <USB_HC_ReadInterrupt>
 8001934:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	e025      	b.n	8001988 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	fa22 f303 	lsr.w	r3, r2, r3
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	2b00      	cmp	r3, #0
 800194e:	d018      	beq.n	8001982 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	015a      	lsls	r2, r3, #5
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001962:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001966:	d106      	bne.n	8001976 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4619      	mov	r1, r3
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f000 f8ed 	bl	8001b4e <HCD_HC_IN_IRQHandler>
 8001974:	e005      	b.n	8001982 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	b2db      	uxtb	r3, r3
 800197a:	4619      	mov	r1, r3
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 fcfc 	bl	800237a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	795b      	ldrb	r3, [r3, #5]
 800198c:	461a      	mov	r2, r3
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	4293      	cmp	r3, r2
 8001992:	d3d3      	bcc.n	800193c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800199c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f002 fd77 	bl	8004496 <USB_ReadInterrupts>
 80019a8:	4603      	mov	r3, r0
 80019aa:	f003 0310 	and.w	r3, r3, #16
 80019ae:	2b10      	cmp	r3, #16
 80019b0:	d101      	bne.n	80019b6 <HAL_HCD_IRQHandler+0x1ea>
 80019b2:	2301      	movs	r3, #1
 80019b4:	e000      	b.n	80019b8 <HAL_HCD_IRQHandler+0x1ec>
 80019b6:	2300      	movs	r3, #0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d014      	beq.n	80019e6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	699a      	ldr	r2, [r3, #24]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 0210 	bic.w	r2, r2, #16
 80019ca:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f000 ff78 	bl	80028c2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	699a      	ldr	r2, [r3, #24]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f042 0210 	orr.w	r2, r2, #16
 80019e0:	619a      	str	r2, [r3, #24]
 80019e2:	e000      	b.n	80019e6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80019e4:	bf00      	nop
    }
  }
}
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d101      	bne.n	8001a02 <HAL_HCD_Start+0x16>
 80019fe:	2302      	movs	r3, #2
 8001a00:	e013      	b.n	8001a2a <HAL_HCD_Start+0x3e>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2101      	movs	r1, #1
 8001a10:	4618      	mov	r0, r3
 8001a12:	f002 fea6 	bl	8004762 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f002 fbdb 	bl	80041d6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d101      	bne.n	8001a48 <HAL_HCD_Stop+0x16>
 8001a44:	2302      	movs	r3, #2
 8001a46:	e00d      	b.n	8001a64 <HAL_HCD_Stop+0x32>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_StopHost(hhcd->Instance);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f003 fa1a 	bl	8004e8e <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f002 fe48 	bl	800470e <USB_ResetPort>
 8001a7e:	4603      	mov	r3, r0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	460b      	mov	r3, r1
 8001a92:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001a94:	78fb      	ldrb	r3, [r7, #3]
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	2134      	movs	r1, #52	@ 0x34
 8001a9a:	fb01 f303 	mul.w	r3, r1, r3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3344      	adds	r3, #68	@ 0x44
 8001aa2:	781b      	ldrb	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001abc:	78fb      	ldrb	r3, [r7, #3]
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	2134      	movs	r1, #52	@ 0x34
 8001ac2:	fb01 f303 	mul.w	r3, r1, r3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3330      	adds	r3, #48	@ 0x30
 8001aca:	681b      	ldr	r3, [r3, #0]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f002 fe8c 	bl	8004802 <USB_GetCurrentFrame>
 8001aea:	4603      	mov	r3, r0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f002 fe67 	bl	80047d4 <USB_GetHostSpeed>
 8001b06:	4603      	mov	r3, r0
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	460b      	mov	r3, r1
 8001b1a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001b1c:	78fb      	ldrb	r3, [r7, #3]
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	2134      	movs	r1, #52	@ 0x34
 8001b22:	fb01 f303 	mul.w	r3, r1, r3
 8001b26:	4413      	add	r3, r2
 8001b28:	331c      	adds	r3, #28
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001b2e:	78fb      	ldrb	r3, [r7, #3]
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	2134      	movs	r1, #52	@ 0x34
 8001b34:	fb01 f303 	mul.w	r3, r1, r3
 8001b38:	4413      	add	r3, r2
 8001b3a:	331b      	adds	r3, #27
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b086      	sub	sp, #24
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	460b      	mov	r3, r1
 8001b58:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	78fa      	ldrb	r2, [r7, #3]
 8001b6a:	4611      	mov	r1, r2
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f002 fca5 	bl	80044bc <USB_ReadChInterrupts>
 8001b72:	4603      	mov	r3, r0
 8001b74:	f003 0304 	and.w	r3, r3, #4
 8001b78:	2b04      	cmp	r3, #4
 8001b7a:	d119      	bne.n	8001bb0 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	015a      	lsls	r2, r3, #5
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	4413      	add	r3, r2
 8001b84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b88:	461a      	mov	r2, r3
 8001b8a:	2304      	movs	r3, #4
 8001b8c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001b8e:	78fb      	ldrb	r3, [r7, #3]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	2134      	movs	r1, #52	@ 0x34
 8001b94:	fb01 f303 	mul.w	r3, r1, r3
 8001b98:	4413      	add	r3, r2
 8001b9a:	3345      	adds	r3, #69	@ 0x45
 8001b9c:	2207      	movs	r2, #7
 8001b9e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	78fa      	ldrb	r2, [r7, #3]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f003 f850 	bl	8004c4e <USB_HC_Halt>
 8001bae:	e09a      	b.n	8001ce6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	78fa      	ldrb	r2, [r7, #3]
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f002 fc7f 	bl	80044bc <USB_ReadChInterrupts>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001bc8:	d11a      	bne.n	8001c00 <HCD_HC_IN_IRQHandler+0xb2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001bca:	78fb      	ldrb	r3, [r7, #3]
 8001bcc:	015a      	lsls	r2, r3, #5
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bdc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001bde:	78fb      	ldrb	r3, [r7, #3]
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	2134      	movs	r1, #52	@ 0x34
 8001be4:	fb01 f303 	mul.w	r3, r1, r3
 8001be8:	4413      	add	r3, r2
 8001bea:	3345      	adds	r3, #69	@ 0x45
 8001bec:	2208      	movs	r2, #8
 8001bee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	78fa      	ldrb	r2, [r7, #3]
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f003 f828 	bl	8004c4e <USB_HC_Halt>
 8001bfe:	e072      	b.n	8001ce6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	78fa      	ldrb	r2, [r7, #3]
 8001c06:	4611      	mov	r1, r2
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f002 fc57 	bl	80044bc <USB_ReadChInterrupts>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	f003 0308 	and.w	r3, r3, #8
 8001c14:	2b08      	cmp	r3, #8
 8001c16:	d119      	bne.n	8001c4c <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001c18:	78fb      	ldrb	r3, [r7, #3]
 8001c1a:	015a      	lsls	r2, r3, #5
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	4413      	add	r3, r2
 8001c20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c24:	461a      	mov	r2, r3
 8001c26:	2308      	movs	r3, #8
 8001c28:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001c2a:	78fb      	ldrb	r3, [r7, #3]
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	2134      	movs	r1, #52	@ 0x34
 8001c30:	fb01 f303 	mul.w	r3, r1, r3
 8001c34:	4413      	add	r3, r2
 8001c36:	3345      	adds	r3, #69	@ 0x45
 8001c38:	2206      	movs	r2, #6
 8001c3a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	78fa      	ldrb	r2, [r7, #3]
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f003 f802 	bl	8004c4e <USB_HC_Halt>
 8001c4a:	e04c      	b.n	8001ce6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	78fa      	ldrb	r2, [r7, #3]
 8001c52:	4611      	mov	r1, r2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f002 fc31 	bl	80044bc <USB_ReadChInterrupts>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c64:	d11a      	bne.n	8001c9c <HCD_HC_IN_IRQHandler+0x14e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001c66:	78fb      	ldrb	r3, [r7, #3]
 8001c68:	015a      	lsls	r2, r3, #5
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c72:	461a      	mov	r2, r3
 8001c74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c78:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001c7a:	78fb      	ldrb	r3, [r7, #3]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	2134      	movs	r1, #52	@ 0x34
 8001c80:	fb01 f303 	mul.w	r3, r1, r3
 8001c84:	4413      	add	r3, r2
 8001c86:	3345      	adds	r3, #69	@ 0x45
 8001c88:	2209      	movs	r2, #9
 8001c8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	78fa      	ldrb	r2, [r7, #3]
 8001c92:	4611      	mov	r1, r2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f002 ffda 	bl	8004c4e <USB_HC_Halt>
 8001c9a:	e024      	b.n	8001ce6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	78fa      	ldrb	r2, [r7, #3]
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f002 fc09 	bl	80044bc <USB_ReadChInterrupts>
 8001caa:	4603      	mov	r3, r0
 8001cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb0:	2b80      	cmp	r3, #128	@ 0x80
 8001cb2:	d118      	bne.n	8001ce6 <HCD_HC_IN_IRQHandler+0x198>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001cb4:	78fb      	ldrb	r3, [r7, #3]
 8001cb6:	015a      	lsls	r2, r3, #5
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	4413      	add	r3, r2
 8001cbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	2380      	movs	r3, #128	@ 0x80
 8001cc4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	2134      	movs	r1, #52	@ 0x34
 8001ccc:	fb01 f303 	mul.w	r3, r1, r3
 8001cd0:	4413      	add	r3, r2
 8001cd2:	3345      	adds	r3, #69	@ 0x45
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	78fa      	ldrb	r2, [r7, #3]
 8001cde:	4611      	mov	r1, r2
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f002 ffb4 	bl	8004c4e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	78fa      	ldrb	r2, [r7, #3]
 8001cec:	4611      	mov	r1, r2
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f002 fbe4 	bl	80044bc <USB_ReadChInterrupts>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001cfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cfe:	d111      	bne.n	8001d24 <HCD_HC_IN_IRQHandler+0x1d6>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	78fa      	ldrb	r2, [r7, #3]
 8001d06:	4611      	mov	r1, r2
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f002 ffa0 	bl	8004c4e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001d0e:	78fb      	ldrb	r3, [r7, #3]
 8001d10:	015a      	lsls	r2, r3, #5
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	4413      	add	r3, r2
 8001d16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d20:	6093      	str	r3, [r2, #8]
 8001d22:	e327      	b.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	78fa      	ldrb	r2, [r7, #3]
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f002 fbc5 	bl	80044bc <USB_ReadChInterrupts>
 8001d32:	4603      	mov	r3, r0
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	f040 80c9 	bne.w	8001ed0 <HCD_HC_IN_IRQHandler+0x382>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 8001d3e:	78fb      	ldrb	r3, [r7, #3]
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	2134      	movs	r1, #52	@ 0x34
 8001d44:	fb01 f303 	mul.w	r3, r1, r3
 8001d48:	4413      	add	r3, r2
 8001d4a:	3345      	adds	r3, #69	@ 0x45
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001d50:	78fb      	ldrb	r3, [r7, #3]
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	2134      	movs	r1, #52	@ 0x34
 8001d56:	fb01 f303 	mul.w	r3, r1, r3
 8001d5a:	4413      	add	r3, r2
 8001d5c:	3340      	adds	r3, #64	@ 0x40
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001d62:	78fb      	ldrb	r3, [r7, #3]
 8001d64:	015a      	lsls	r2, r3, #5
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4413      	add	r3, r2
 8001d6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d6e:	461a      	mov	r2, r3
 8001d70:	2301      	movs	r3, #1
 8001d72:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001d74:	78fb      	ldrb	r3, [r7, #3]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	2134      	movs	r1, #52	@ 0x34
 8001d7a:	fb01 f303 	mul.w	r3, r1, r3
 8001d7e:	4413      	add	r3, r2
 8001d80:	331d      	adds	r3, #29
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d009      	beq.n	8001d9c <HCD_HC_IN_IRQHandler+0x24e>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001d88:	78fb      	ldrb	r3, [r7, #3]
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	2134      	movs	r1, #52	@ 0x34
 8001d8e:	fb01 f303 	mul.w	r3, r1, r3
 8001d92:	4413      	add	r3, r2
 8001d94:	331d      	adds	r3, #29
 8001d96:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d110      	bne.n	8001dbe <HCD_HC_IN_IRQHandler+0x270>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	78fa      	ldrb	r2, [r7, #3]
 8001da2:	4611      	mov	r1, r2
 8001da4:	4618      	mov	r0, r3
 8001da6:	f002 ff52 	bl	8004c4e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001daa:	78fb      	ldrb	r3, [r7, #3]
 8001dac:	015a      	lsls	r2, r3, #5
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	4413      	add	r3, r2
 8001db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001db6:	461a      	mov	r2, r3
 8001db8:	2310      	movs	r3, #16
 8001dba:	6093      	str	r3, [r2, #8]
 8001dbc:	e039      	b.n	8001e32 <HCD_HC_IN_IRQHandler+0x2e4>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001dbe:	78fb      	ldrb	r3, [r7, #3]
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	2134      	movs	r1, #52	@ 0x34
 8001dc4:	fb01 f303 	mul.w	r3, r1, r3
 8001dc8:	4413      	add	r3, r2
 8001dca:	331d      	adds	r3, #29
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	d009      	beq.n	8001de6 <HCD_HC_IN_IRQHandler+0x298>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001dd2:	78fb      	ldrb	r3, [r7, #3]
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	2134      	movs	r1, #52	@ 0x34
 8001dd8:	fb01 f303 	mul.w	r3, r1, r3
 8001ddc:	4413      	add	r3, r2
 8001dde:	331d      	adds	r3, #29
 8001de0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d125      	bne.n	8001e32 <HCD_HC_IN_IRQHandler+0x2e4>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001de6:	78fb      	ldrb	r3, [r7, #3]
 8001de8:	015a      	lsls	r2, r3, #5
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4413      	add	r3, r2
 8001dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	78fa      	ldrb	r2, [r7, #3]
 8001df6:	0151      	lsls	r1, r2, #5
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	440a      	add	r2, r1
 8001dfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001e00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001e04:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001e06:	78fb      	ldrb	r3, [r7, #3]
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	2134      	movs	r1, #52	@ 0x34
 8001e0c:	fb01 f303 	mul.w	r3, r1, r3
 8001e10:	4413      	add	r3, r2
 8001e12:	3344      	adds	r3, #68	@ 0x44
 8001e14:	2201      	movs	r2, #1
 8001e16:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001e18:	78fb      	ldrb	r3, [r7, #3]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	2134      	movs	r1, #52	@ 0x34
 8001e1e:	fb01 f303 	mul.w	r3, r1, r3
 8001e22:	4413      	add	r3, r2
 8001e24:	3344      	adds	r3, #68	@ 0x44
 8001e26:	781a      	ldrb	r2, [r3, #0]
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f005 f971 	bl	8007114 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	799b      	ldrb	r3, [r3, #6]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d135      	bne.n	8001ea6 <HCD_HC_IN_IRQHandler+0x358>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8001e3a:	78fb      	ldrb	r3, [r7, #3]
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	2134      	movs	r1, #52	@ 0x34
 8001e40:	fb01 f303 	mul.w	r3, r1, r3
 8001e44:	4413      	add	r3, r2
 8001e46:	3330      	adds	r3, #48	@ 0x30
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	78fa      	ldrb	r2, [r7, #3]
 8001e4c:	6879      	ldr	r1, [r7, #4]
 8001e4e:	2034      	movs	r0, #52	@ 0x34
 8001e50:	fb00 f202 	mul.w	r2, r0, r2
 8001e54:	440a      	add	r2, r1
 8001e56:	321e      	adds	r2, #30
 8001e58:	8812      	ldrh	r2, [r2, #0]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	78fa      	ldrb	r2, [r7, #3]
 8001e60:	6879      	ldr	r1, [r7, #4]
 8001e62:	2034      	movs	r0, #52	@ 0x34
 8001e64:	fb00 f202 	mul.w	r2, r0, r2
 8001e68:	440a      	add	r2, r1
 8001e6a:	321e      	adds	r2, #30
 8001e6c:	8812      	ldrh	r2, [r2, #0]
 8001e6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	f000 827c 	beq.w	8002374 <HCD_HC_IN_IRQHandler+0x826>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8001e7c:	78fb      	ldrb	r3, [r7, #3]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	2134      	movs	r1, #52	@ 0x34
 8001e82:	fb01 f303 	mul.w	r3, r1, r3
 8001e86:	4413      	add	r3, r2
 8001e88:	3334      	adds	r3, #52	@ 0x34
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	78fb      	ldrb	r3, [r7, #3]
 8001e8e:	f082 0201 	eor.w	r2, r2, #1
 8001e92:	b2d0      	uxtb	r0, r2
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	2134      	movs	r1, #52	@ 0x34
 8001e98:	fb01 f303 	mul.w	r3, r1, r3
 8001e9c:	4413      	add	r3, r2
 8001e9e:	3334      	adds	r3, #52	@ 0x34
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	701a      	strb	r2, [r3, #0]
 8001ea4:	e266      	b.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8001ea6:	78fb      	ldrb	r3, [r7, #3]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	2134      	movs	r1, #52	@ 0x34
 8001eac:	fb01 f303 	mul.w	r3, r1, r3
 8001eb0:	4413      	add	r3, r2
 8001eb2:	3334      	adds	r3, #52	@ 0x34
 8001eb4:	781a      	ldrb	r2, [r3, #0]
 8001eb6:	78fb      	ldrb	r3, [r7, #3]
 8001eb8:	f082 0201 	eor.w	r2, r2, #1
 8001ebc:	b2d0      	uxtb	r0, r2
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	2134      	movs	r1, #52	@ 0x34
 8001ec2:	fb01 f303 	mul.w	r3, r1, r3
 8001ec6:	4413      	add	r3, r2
 8001ec8:	3334      	adds	r3, #52	@ 0x34
 8001eca:	4602      	mov	r2, r0
 8001ecc:	701a      	strb	r2, [r3, #0]
 8001ece:	e251      	b.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	78fa      	ldrb	r2, [r7, #3]
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f002 faef 	bl	80044bc <USB_ReadChInterrupts>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	f003 0320 	and.w	r3, r3, #32
 8001ee4:	2b20      	cmp	r3, #32
 8001ee6:	d112      	bne.n	8001f0e <HCD_HC_IN_IRQHandler+0x3c0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	015a      	lsls	r2, r3, #5
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4413      	add	r3, r2
 8001ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	2320      	movs	r3, #32
 8001ef8:	6093      	str	r3, [r2, #8]

    hhcd->hc[chnum].NakCnt = 0U;
 8001efa:	78fb      	ldrb	r3, [r7, #3]
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	2134      	movs	r1, #52	@ 0x34
 8001f00:	fb01 f303 	mul.w	r3, r1, r3
 8001f04:	4413      	add	r3, r2
 8001f06:	333c      	adds	r3, #60	@ 0x3c
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	e232      	b.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	78fa      	ldrb	r2, [r7, #3]
 8001f14:	4611      	mov	r1, r2
 8001f16:	4618      	mov	r0, r3
 8001f18:	f002 fad0 	bl	80044bc <USB_ReadChInterrupts>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	f040 818d 	bne.w	8002242 <HCD_HC_IN_IRQHandler+0x6f4>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001f28:	78fb      	ldrb	r3, [r7, #3]
 8001f2a:	015a      	lsls	r2, r3, #5
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4413      	add	r3, r2
 8001f30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f34:	461a      	mov	r2, r3
 8001f36:	2302      	movs	r3, #2
 8001f38:	6093      	str	r3, [r2, #8]

    tmpreg = USBx_HC(chnum)->HCCHAR;
 8001f3a:	78fb      	ldrb	r3, [r7, #3]
 8001f3c:	015a      	lsls	r2, r3, #5
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	4413      	add	r3, r2
 8001f42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	60fb      	str	r3, [r7, #12]

    if ((tmpreg & USB_OTG_HCCHAR_CHDIS) != 0U)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f040 820c 	bne.w	800236e <HCD_HC_IN_IRQHandler+0x820>
    {
      /* Halt received while channel disable still in progress */
      return;
    }

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001f56:	78fb      	ldrb	r3, [r7, #3]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	2134      	movs	r1, #52	@ 0x34
 8001f5c:	fb01 f303 	mul.w	r3, r1, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	3345      	adds	r3, #69	@ 0x45
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d112      	bne.n	8001f90 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001f6a:	78fb      	ldrb	r3, [r7, #3]
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	2134      	movs	r1, #52	@ 0x34
 8001f70:	fb01 f303 	mul.w	r3, r1, r3
 8001f74:	4413      	add	r3, r2
 8001f76:	3345      	adds	r3, #69	@ 0x45
 8001f78:	2202      	movs	r2, #2
 8001f7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	2134      	movs	r1, #52	@ 0x34
 8001f82:	fb01 f303 	mul.w	r3, r1, r3
 8001f86:	4413      	add	r3, r2
 8001f88:	3344      	adds	r3, #68	@ 0x44
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
 8001f8e:	e14a      	b.n	8002226 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001f90:	78fb      	ldrb	r3, [r7, #3]
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	2134      	movs	r1, #52	@ 0x34
 8001f96:	fb01 f303 	mul.w	r3, r1, r3
 8001f9a:	4413      	add	r3, r2
 8001f9c:	3345      	adds	r3, #69	@ 0x45
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2b06      	cmp	r3, #6
 8001fa2:	d112      	bne.n	8001fca <HCD_HC_IN_IRQHandler+0x47c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001fa4:	78fb      	ldrb	r3, [r7, #3]
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	2134      	movs	r1, #52	@ 0x34
 8001faa:	fb01 f303 	mul.w	r3, r1, r3
 8001fae:	4413      	add	r3, r2
 8001fb0:	3345      	adds	r3, #69	@ 0x45
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8001fb6:	78fb      	ldrb	r3, [r7, #3]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	2134      	movs	r1, #52	@ 0x34
 8001fbc:	fb01 f303 	mul.w	r3, r1, r3
 8001fc0:	4413      	add	r3, r2
 8001fc2:	3344      	adds	r3, #68	@ 0x44
 8001fc4:	2205      	movs	r2, #5
 8001fc6:	701a      	strb	r2, [r3, #0]
 8001fc8:	e12d      	b.n	8002226 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001fca:	78fb      	ldrb	r3, [r7, #3]
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	2134      	movs	r1, #52	@ 0x34
 8001fd0:	fb01 f303 	mul.w	r3, r1, r3
 8001fd4:	4413      	add	r3, r2
 8001fd6:	3345      	adds	r3, #69	@ 0x45
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b07      	cmp	r3, #7
 8001fdc:	d009      	beq.n	8001ff2 <HCD_HC_IN_IRQHandler+0x4a4>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001fde:	78fb      	ldrb	r3, [r7, #3]
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	2134      	movs	r1, #52	@ 0x34
 8001fe4:	fb01 f303 	mul.w	r3, r1, r3
 8001fe8:	4413      	add	r3, r2
 8001fea:	3345      	adds	r3, #69	@ 0x45
 8001fec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001fee:	2b09      	cmp	r3, #9
 8001ff0:	d16d      	bne.n	80020ce <HCD_HC_IN_IRQHandler+0x580>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001ff2:	78fb      	ldrb	r3, [r7, #3]
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	2134      	movs	r1, #52	@ 0x34
 8001ff8:	fb01 f303 	mul.w	r3, r1, r3
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3345      	adds	r3, #69	@ 0x45
 8002000:	2202      	movs	r2, #2
 8002002:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002004:	78fb      	ldrb	r3, [r7, #3]
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	2234      	movs	r2, #52	@ 0x34
 800200a:	fb03 f202 	mul.w	r2, r3, r2
 800200e:	440a      	add	r2, r1
 8002010:	3240      	adds	r2, #64	@ 0x40
 8002012:	6812      	ldr	r2, [r2, #0]
 8002014:	3201      	adds	r2, #1
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	2034      	movs	r0, #52	@ 0x34
 800201a:	fb00 f303 	mul.w	r3, r0, r3
 800201e:	440b      	add	r3, r1
 8002020:	3340      	adds	r3, #64	@ 0x40
 8002022:	601a      	str	r2, [r3, #0]

      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002024:	78fb      	ldrb	r3, [r7, #3]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	2134      	movs	r1, #52	@ 0x34
 800202a:	fb01 f303 	mul.w	r3, r1, r3
 800202e:	4413      	add	r3, r2
 8002030:	3340      	adds	r3, #64	@ 0x40
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2b02      	cmp	r3, #2
 8002036:	d912      	bls.n	800205e <HCD_HC_IN_IRQHandler+0x510>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002038:	78fb      	ldrb	r3, [r7, #3]
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	2134      	movs	r1, #52	@ 0x34
 800203e:	fb01 f303 	mul.w	r3, r1, r3
 8002042:	4413      	add	r3, r2
 8002044:	3340      	adds	r3, #64	@ 0x40
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800204a:	78fb      	ldrb	r3, [r7, #3]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	2134      	movs	r1, #52	@ 0x34
 8002050:	fb01 f303 	mul.w	r3, r1, r3
 8002054:	4413      	add	r3, r2
 8002056:	3344      	adds	r3, #68	@ 0x44
 8002058:	2204      	movs	r2, #4
 800205a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800205c:	e0e2      	b.n	8002224 <HCD_HC_IN_IRQHandler+0x6d6>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800205e:	78fb      	ldrb	r3, [r7, #3]
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	2134      	movs	r1, #52	@ 0x34
 8002064:	fb01 f303 	mul.w	r3, r1, r3
 8002068:	4413      	add	r3, r2
 800206a:	3344      	adds	r3, #68	@ 0x44
 800206c:	2202      	movs	r2, #2
 800206e:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002070:	78fb      	ldrb	r3, [r7, #3]
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	2134      	movs	r1, #52	@ 0x34
 8002076:	fb01 f303 	mul.w	r3, r1, r3
 800207a:	4413      	add	r3, r2
 800207c:	331d      	adds	r3, #29
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d00a      	beq.n	800209a <HCD_HC_IN_IRQHandler+0x54c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002084:	78fb      	ldrb	r3, [r7, #3]
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	2134      	movs	r1, #52	@ 0x34
 800208a:	fb01 f303 	mul.w	r3, r1, r3
 800208e:	4413      	add	r3, r2
 8002090:	331d      	adds	r3, #29
 8002092:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002094:	2b02      	cmp	r3, #2
 8002096:	f040 80c5 	bne.w	8002224 <HCD_HC_IN_IRQHandler+0x6d6>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800209a:	78fb      	ldrb	r3, [r7, #3]
 800209c:	015a      	lsls	r2, r3, #5
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4413      	add	r3, r2
 80020a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80020b0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80020b8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80020ba:	78fb      	ldrb	r3, [r7, #3]
 80020bc:	015a      	lsls	r2, r3, #5
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	4413      	add	r3, r2
 80020c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020c6:	461a      	mov	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80020cc:	e0aa      	b.n	8002224 <HCD_HC_IN_IRQHandler+0x6d6>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80020ce:	78fb      	ldrb	r3, [r7, #3]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	2134      	movs	r1, #52	@ 0x34
 80020d4:	fb01 f303 	mul.w	r3, r1, r3
 80020d8:	4413      	add	r3, r2
 80020da:	3345      	adds	r3, #69	@ 0x45
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b05      	cmp	r3, #5
 80020e0:	d109      	bne.n	80020f6 <HCD_HC_IN_IRQHandler+0x5a8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80020e2:	78fb      	ldrb	r3, [r7, #3]
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	2134      	movs	r1, #52	@ 0x34
 80020e8:	fb01 f303 	mul.w	r3, r1, r3
 80020ec:	4413      	add	r3, r2
 80020ee:	3345      	adds	r3, #69	@ 0x45
 80020f0:	2202      	movs	r2, #2
 80020f2:	701a      	strb	r2, [r3, #0]
 80020f4:	e097      	b.n	8002226 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80020f6:	78fb      	ldrb	r3, [r7, #3]
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	2134      	movs	r1, #52	@ 0x34
 80020fc:	fb01 f303 	mul.w	r3, r1, r3
 8002100:	4413      	add	r3, r2
 8002102:	3345      	adds	r3, #69	@ 0x45
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b03      	cmp	r3, #3
 8002108:	d109      	bne.n	800211e <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800210a:	78fb      	ldrb	r3, [r7, #3]
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	2134      	movs	r1, #52	@ 0x34
 8002110:	fb01 f303 	mul.w	r3, r1, r3
 8002114:	4413      	add	r3, r2
 8002116:	3345      	adds	r3, #69	@ 0x45
 8002118:	2202      	movs	r2, #2
 800211a:	701a      	strb	r2, [r3, #0]
 800211c:	e083      	b.n	8002226 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800211e:	78fb      	ldrb	r3, [r7, #3]
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	2134      	movs	r1, #52	@ 0x34
 8002124:	fb01 f303 	mul.w	r3, r1, r3
 8002128:	4413      	add	r3, r2
 800212a:	3345      	adds	r3, #69	@ 0x45
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	2b04      	cmp	r3, #4
 8002130:	d13f      	bne.n	80021b2 <HCD_HC_IN_IRQHandler+0x664>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002132:	78fb      	ldrb	r3, [r7, #3]
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	2134      	movs	r1, #52	@ 0x34
 8002138:	fb01 f303 	mul.w	r3, r1, r3
 800213c:	4413      	add	r3, r2
 800213e:	3345      	adds	r3, #69	@ 0x45
 8002140:	2202      	movs	r2, #2
 8002142:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002144:	78fb      	ldrb	r3, [r7, #3]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	2134      	movs	r1, #52	@ 0x34
 800214a:	fb01 f303 	mul.w	r3, r1, r3
 800214e:	4413      	add	r3, r2
 8002150:	3344      	adds	r3, #68	@ 0x44
 8002152:	2202      	movs	r2, #2
 8002154:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002156:	78fb      	ldrb	r3, [r7, #3]
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	2134      	movs	r1, #52	@ 0x34
 800215c:	fb01 f303 	mul.w	r3, r1, r3
 8002160:	4413      	add	r3, r2
 8002162:	331d      	adds	r3, #29
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d009      	beq.n	800217e <HCD_HC_IN_IRQHandler+0x630>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800216a:	78fb      	ldrb	r3, [r7, #3]
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	2134      	movs	r1, #52	@ 0x34
 8002170:	fb01 f303 	mul.w	r3, r1, r3
 8002174:	4413      	add	r3, r2
 8002176:	331d      	adds	r3, #29
 8002178:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800217a:	2b02      	cmp	r3, #2
 800217c:	d153      	bne.n	8002226 <HCD_HC_IN_IRQHandler+0x6d8>
        }
        else
#endif /* defined (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE) && (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE == 1) */
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800217e:	78fb      	ldrb	r3, [r7, #3]
 8002180:	015a      	lsls	r2, r3, #5
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4413      	add	r3, r2
 8002186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002194:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800219c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800219e:	78fb      	ldrb	r3, [r7, #3]
 80021a0:	015a      	lsls	r2, r3, #5
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	4413      	add	r3, r2
 80021a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021aa:	461a      	mov	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6013      	str	r3, [r2, #0]
 80021b0:	e039      	b.n	8002226 <HCD_HC_IN_IRQHandler+0x6d8>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80021b2:	78fb      	ldrb	r3, [r7, #3]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	2134      	movs	r1, #52	@ 0x34
 80021b8:	fb01 f303 	mul.w	r3, r1, r3
 80021bc:	4413      	add	r3, r2
 80021be:	3345      	adds	r3, #69	@ 0x45
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b08      	cmp	r3, #8
 80021c4:	d122      	bne.n	800220c <HCD_HC_IN_IRQHandler+0x6be>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80021c6:	78fb      	ldrb	r3, [r7, #3]
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	2134      	movs	r1, #52	@ 0x34
 80021cc:	fb01 f303 	mul.w	r3, r1, r3
 80021d0:	4413      	add	r3, r2
 80021d2:	3345      	adds	r3, #69	@ 0x45
 80021d4:	2202      	movs	r2, #2
 80021d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80021d8:	78fb      	ldrb	r3, [r7, #3]
 80021da:	6879      	ldr	r1, [r7, #4]
 80021dc:	2234      	movs	r2, #52	@ 0x34
 80021de:	fb03 f202 	mul.w	r2, r3, r2
 80021e2:	440a      	add	r2, r1
 80021e4:	3240      	adds	r2, #64	@ 0x40
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	3201      	adds	r2, #1
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	2034      	movs	r0, #52	@ 0x34
 80021ee:	fb00 f303 	mul.w	r3, r0, r3
 80021f2:	440b      	add	r3, r1
 80021f4:	3340      	adds	r3, #64	@ 0x40
 80021f6:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80021f8:	78fb      	ldrb	r3, [r7, #3]
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	2134      	movs	r1, #52	@ 0x34
 80021fe:	fb01 f303 	mul.w	r3, r1, r3
 8002202:	4413      	add	r3, r2
 8002204:	3344      	adds	r3, #68	@ 0x44
 8002206:	2204      	movs	r2, #4
 8002208:	701a      	strb	r2, [r3, #0]
 800220a:	e00c      	b.n	8002226 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800220c:	78fb      	ldrb	r3, [r7, #3]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	2134      	movs	r1, #52	@ 0x34
 8002212:	fb01 f303 	mul.w	r3, r1, r3
 8002216:	4413      	add	r3, r2
 8002218:	3345      	adds	r3, #69	@ 0x45
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b02      	cmp	r3, #2
 800221e:	f000 80a8 	beq.w	8002372 <HCD_HC_IN_IRQHandler+0x824>
 8002222:	e000      	b.n	8002226 <HCD_HC_IN_IRQHandler+0x6d8>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002224:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002226:	78fb      	ldrb	r3, [r7, #3]
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	2134      	movs	r1, #52	@ 0x34
 800222c:	fb01 f303 	mul.w	r3, r1, r3
 8002230:	4413      	add	r3, r2
 8002232:	3344      	adds	r3, #68	@ 0x44
 8002234:	781a      	ldrb	r2, [r3, #0]
 8002236:	78fb      	ldrb	r3, [r7, #3]
 8002238:	4619      	mov	r1, r3
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f004 ff6a 	bl	8007114 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002240:	e098      	b.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	78fa      	ldrb	r2, [r7, #3]
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f002 f936 	bl	80044bc <USB_ReadChInterrupts>
 8002250:	4603      	mov	r3, r0
 8002252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002256:	2b40      	cmp	r3, #64	@ 0x40
 8002258:	d122      	bne.n	80022a0 <HCD_HC_IN_IRQHandler+0x752>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800225a:	78fb      	ldrb	r3, [r7, #3]
 800225c:	015a      	lsls	r2, r3, #5
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	4413      	add	r3, r2
 8002262:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002266:	461a      	mov	r2, r3
 8002268:	2340      	movs	r3, #64	@ 0x40
 800226a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800226c:	78fb      	ldrb	r3, [r7, #3]
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	2134      	movs	r1, #52	@ 0x34
 8002272:	fb01 f303 	mul.w	r3, r1, r3
 8002276:	4413      	add	r3, r2
 8002278:	3345      	adds	r3, #69	@ 0x45
 800227a:	2205      	movs	r2, #5
 800227c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800227e:	78fb      	ldrb	r3, [r7, #3]
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	2134      	movs	r1, #52	@ 0x34
 8002284:	fb01 f303 	mul.w	r3, r1, r3
 8002288:	4413      	add	r3, r2
 800228a:	3340      	adds	r3, #64	@ 0x40
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	78fa      	ldrb	r2, [r7, #3]
 8002296:	4611      	mov	r1, r2
 8002298:	4618      	mov	r0, r3
 800229a:	f002 fcd8 	bl	8004c4e <USB_HC_Halt>
 800229e:	e069      	b.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	78fa      	ldrb	r2, [r7, #3]
 80022a6:	4611      	mov	r1, r2
 80022a8:	4618      	mov	r0, r3
 80022aa:	f002 f907 	bl	80044bc <USB_ReadChInterrupts>
 80022ae:	4603      	mov	r3, r0
 80022b0:	f003 0310 	and.w	r3, r3, #16
 80022b4:	2b10      	cmp	r3, #16
 80022b6:	d15d      	bne.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	2134      	movs	r1, #52	@ 0x34
 80022be:	fb01 f303 	mul.w	r3, r1, r3
 80022c2:	4413      	add	r3, r2
 80022c4:	331d      	adds	r3, #29
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d119      	bne.n	8002300 <HCD_HC_IN_IRQHandler+0x7b2>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80022cc:	78fb      	ldrb	r3, [r7, #3]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	2134      	movs	r1, #52	@ 0x34
 80022d2:	fb01 f303 	mul.w	r3, r1, r3
 80022d6:	4413      	add	r3, r2
 80022d8:	3340      	adds	r3, #64	@ 0x40
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80022de:	78fb      	ldrb	r3, [r7, #3]
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	2134      	movs	r1, #52	@ 0x34
 80022e4:	fb01 f303 	mul.w	r3, r1, r3
 80022e8:	4413      	add	r3, r2
 80022ea:	3345      	adds	r3, #69	@ 0x45
 80022ec:	2204      	movs	r2, #4
 80022ee:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	78fa      	ldrb	r2, [r7, #3]
 80022f6:	4611      	mov	r1, r2
 80022f8:	4618      	mov	r0, r3
 80022fa:	f002 fca8 	bl	8004c4e <USB_HC_Halt>
 80022fe:	e02c      	b.n	800235a <HCD_HC_IN_IRQHandler+0x80c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002300:	78fb      	ldrb	r3, [r7, #3]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	2134      	movs	r1, #52	@ 0x34
 8002306:	fb01 f303 	mul.w	r3, r1, r3
 800230a:	4413      	add	r3, r2
 800230c:	331d      	adds	r3, #29
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d009      	beq.n	8002328 <HCD_HC_IN_IRQHandler+0x7da>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002314:	78fb      	ldrb	r3, [r7, #3]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	2134      	movs	r1, #52	@ 0x34
 800231a:	fb01 f303 	mul.w	r3, r1, r3
 800231e:	4413      	add	r3, r2
 8002320:	331d      	adds	r3, #29
 8002322:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002324:	2b02      	cmp	r3, #2
 8002326:	d118      	bne.n	800235a <HCD_HC_IN_IRQHandler+0x80c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002328:	78fb      	ldrb	r3, [r7, #3]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	2134      	movs	r1, #52	@ 0x34
 800232e:	fb01 f303 	mul.w	r3, r1, r3
 8002332:	4413      	add	r3, r2
 8002334:	3340      	adds	r3, #64	@ 0x40
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800233a:	78fb      	ldrb	r3, [r7, #3]
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	2134      	movs	r1, #52	@ 0x34
 8002340:	fb01 f303 	mul.w	r3, r1, r3
 8002344:	4413      	add	r3, r2
 8002346:	3345      	adds	r3, #69	@ 0x45
 8002348:	2204      	movs	r2, #4
 800234a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	78fa      	ldrb	r2, [r7, #3]
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f002 fc7a 	bl	8004c4e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800235a:	78fb      	ldrb	r3, [r7, #3]
 800235c:	015a      	lsls	r2, r3, #5
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	4413      	add	r3, r2
 8002362:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002366:	461a      	mov	r2, r3
 8002368:	2310      	movs	r3, #16
 800236a:	6093      	str	r3, [r2, #8]
 800236c:	e002      	b.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
      return;
 800236e:	bf00      	nop
 8002370:	e000      	b.n	8002374 <HCD_HC_IN_IRQHandler+0x826>
        return;
 8002372:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b086      	sub	sp, #24
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	460b      	mov	r3, r1
 8002384:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	78fa      	ldrb	r2, [r7, #3]
 8002396:	4611      	mov	r1, r2
 8002398:	4618      	mov	r0, r3
 800239a:	f002 f88f 	bl	80044bc <USB_ReadChInterrupts>
 800239e:	4603      	mov	r3, r0
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d119      	bne.n	80023dc <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80023a8:	78fb      	ldrb	r3, [r7, #3]
 80023aa:	015a      	lsls	r2, r3, #5
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4413      	add	r3, r2
 80023b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023b4:	461a      	mov	r2, r3
 80023b6:	2304      	movs	r3, #4
 80023b8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80023ba:	78fb      	ldrb	r3, [r7, #3]
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	2134      	movs	r1, #52	@ 0x34
 80023c0:	fb01 f303 	mul.w	r3, r1, r3
 80023c4:	4413      	add	r3, r2
 80023c6:	3345      	adds	r3, #69	@ 0x45
 80023c8:	2207      	movs	r2, #7
 80023ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	4611      	mov	r1, r2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f002 fc3a 	bl	8004c4e <USB_HC_Halt>
 80023da:	e26f      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	78fa      	ldrb	r2, [r7, #3]
 80023e2:	4611      	mov	r1, r2
 80023e4:	4618      	mov	r0, r3
 80023e6:	f002 f869 	bl	80044bc <USB_ReadChInterrupts>
 80023ea:	4603      	mov	r3, r0
 80023ec:	f003 0320 	and.w	r3, r3, #32
 80023f0:	2b20      	cmp	r3, #32
 80023f2:	d109      	bne.n	8002408 <HCD_HC_OUT_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80023f4:	78fb      	ldrb	r3, [r7, #3]
 80023f6:	015a      	lsls	r2, r3, #5
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	4413      	add	r3, r2
 80023fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002400:	461a      	mov	r2, r3
 8002402:	2320      	movs	r3, #32
 8002404:	6093      	str	r3, [r2, #8]
 8002406:	e259      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	78fa      	ldrb	r2, [r7, #3]
 800240e:	4611      	mov	r1, r2
 8002410:	4618      	mov	r0, r3
 8002412:	f002 f853 	bl	80044bc <USB_ReadChInterrupts>
 8002416:	4603      	mov	r3, r0
 8002418:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800241c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002420:	d111      	bne.n	8002446 <HCD_HC_OUT_IRQHandler+0xcc>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002422:	78fb      	ldrb	r3, [r7, #3]
 8002424:	015a      	lsls	r2, r3, #5
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	4413      	add	r3, r2
 800242a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800242e:	461a      	mov	r2, r3
 8002430:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002434:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	78fa      	ldrb	r2, [r7, #3]
 800243c:	4611      	mov	r1, r2
 800243e:	4618      	mov	r0, r3
 8002440:	f002 fc05 	bl	8004c4e <USB_HC_Halt>
 8002444:	e23a      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	78fa      	ldrb	r2, [r7, #3]
 800244c:	4611      	mov	r1, r2
 800244e:	4618      	mov	r0, r3
 8002450:	f002 f834 	bl	80044bc <USB_ReadChInterrupts>
 8002454:	4603      	mov	r3, r0
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b01      	cmp	r3, #1
 800245c:	d122      	bne.n	80024a4 <HCD_HC_OUT_IRQHandler+0x12a>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800245e:	78fb      	ldrb	r3, [r7, #3]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	2134      	movs	r1, #52	@ 0x34
 8002464:	fb01 f303 	mul.w	r3, r1, r3
 8002468:	4413      	add	r3, r2
 800246a:	3340      	adds	r3, #64	@ 0x40
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	015a      	lsls	r2, r3, #5
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4413      	add	r3, r2
 8002478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800247c:	461a      	mov	r2, r3
 800247e:	2301      	movs	r3, #1
 8002480:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002482:	78fb      	ldrb	r3, [r7, #3]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	2134      	movs	r1, #52	@ 0x34
 8002488:	fb01 f303 	mul.w	r3, r1, r3
 800248c:	4413      	add	r3, r2
 800248e:	3345      	adds	r3, #69	@ 0x45
 8002490:	2201      	movs	r2, #1
 8002492:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	4611      	mov	r1, r2
 800249c:	4618      	mov	r0, r3
 800249e:	f002 fbd6 	bl	8004c4e <USB_HC_Halt>
 80024a2:	e20b      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	78fa      	ldrb	r2, [r7, #3]
 80024aa:	4611      	mov	r1, r2
 80024ac:	4618      	mov	r0, r3
 80024ae:	f002 f805 	bl	80044bc <USB_ReadChInterrupts>
 80024b2:	4603      	mov	r3, r0
 80024b4:	f003 0308 	and.w	r3, r3, #8
 80024b8:	2b08      	cmp	r3, #8
 80024ba:	d119      	bne.n	80024f0 <HCD_HC_OUT_IRQHandler+0x176>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80024bc:	78fb      	ldrb	r3, [r7, #3]
 80024be:	015a      	lsls	r2, r3, #5
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	4413      	add	r3, r2
 80024c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024c8:	461a      	mov	r2, r3
 80024ca:	2308      	movs	r3, #8
 80024cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80024ce:	78fb      	ldrb	r3, [r7, #3]
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	2134      	movs	r1, #52	@ 0x34
 80024d4:	fb01 f303 	mul.w	r3, r1, r3
 80024d8:	4413      	add	r3, r2
 80024da:	3345      	adds	r3, #69	@ 0x45
 80024dc:	2206      	movs	r2, #6
 80024de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	4611      	mov	r1, r2
 80024e8:	4618      	mov	r0, r3
 80024ea:	f002 fbb0 	bl	8004c4e <USB_HC_Halt>
 80024ee:	e1e5      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	78fa      	ldrb	r2, [r7, #3]
 80024f6:	4611      	mov	r1, r2
 80024f8:	4618      	mov	r0, r3
 80024fa:	f001 ffdf 	bl	80044bc <USB_ReadChInterrupts>
 80024fe:	4603      	mov	r3, r0
 8002500:	f003 0310 	and.w	r3, r3, #16
 8002504:	2b10      	cmp	r3, #16
 8002506:	d122      	bne.n	800254e <HCD_HC_OUT_IRQHandler+0x1d4>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002508:	78fb      	ldrb	r3, [r7, #3]
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	2134      	movs	r1, #52	@ 0x34
 800250e:	fb01 f303 	mul.w	r3, r1, r3
 8002512:	4413      	add	r3, r2
 8002514:	3340      	adds	r3, #64	@ 0x40
 8002516:	2200      	movs	r2, #0
 8002518:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800251a:	78fb      	ldrb	r3, [r7, #3]
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	2134      	movs	r1, #52	@ 0x34
 8002520:	fb01 f303 	mul.w	r3, r1, r3
 8002524:	4413      	add	r3, r2
 8002526:	3345      	adds	r3, #69	@ 0x45
 8002528:	2204      	movs	r2, #4
 800252a:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	78fa      	ldrb	r2, [r7, #3]
 8002532:	4611      	mov	r1, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f002 fb8a 	bl	8004c4e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800253a:	78fb      	ldrb	r3, [r7, #3]
 800253c:	015a      	lsls	r2, r3, #5
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	4413      	add	r3, r2
 8002542:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002546:	461a      	mov	r2, r3
 8002548:	2310      	movs	r3, #16
 800254a:	6093      	str	r3, [r2, #8]
 800254c:	e1b6      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	78fa      	ldrb	r2, [r7, #3]
 8002554:	4611      	mov	r1, r2
 8002556:	4618      	mov	r0, r3
 8002558:	f001 ffb0 	bl	80044bc <USB_ReadChInterrupts>
 800255c:	4603      	mov	r3, r0
 800255e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002562:	2b80      	cmp	r3, #128	@ 0x80
 8002564:	d119      	bne.n	800259a <HCD_HC_OUT_IRQHandler+0x220>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8002566:	78fb      	ldrb	r3, [r7, #3]
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	2134      	movs	r1, #52	@ 0x34
 800256c:	fb01 f303 	mul.w	r3, r1, r3
 8002570:	4413      	add	r3, r2
 8002572:	3345      	adds	r3, #69	@ 0x45
 8002574:	2207      	movs	r2, #7
 8002576:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	78fa      	ldrb	r2, [r7, #3]
 800257e:	4611      	mov	r1, r2
 8002580:	4618      	mov	r0, r3
 8002582:	f002 fb64 	bl	8004c4e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002586:	78fb      	ldrb	r3, [r7, #3]
 8002588:	015a      	lsls	r2, r3, #5
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	4413      	add	r3, r2
 800258e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002592:	461a      	mov	r2, r3
 8002594:	2380      	movs	r3, #128	@ 0x80
 8002596:	6093      	str	r3, [r2, #8]
 8002598:	e190      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	78fa      	ldrb	r2, [r7, #3]
 80025a0:	4611      	mov	r1, r2
 80025a2:	4618      	mov	r0, r3
 80025a4:	f001 ff8a 	bl	80044bc <USB_ReadChInterrupts>
 80025a8:	4603      	mov	r3, r0
 80025aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b2:	d11a      	bne.n	80025ea <HCD_HC_OUT_IRQHandler+0x270>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80025b4:	78fb      	ldrb	r3, [r7, #3]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	2134      	movs	r1, #52	@ 0x34
 80025ba:	fb01 f303 	mul.w	r3, r1, r3
 80025be:	4413      	add	r3, r2
 80025c0:	3345      	adds	r3, #69	@ 0x45
 80025c2:	2209      	movs	r2, #9
 80025c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	78fa      	ldrb	r2, [r7, #3]
 80025cc:	4611      	mov	r1, r2
 80025ce:	4618      	mov	r0, r3
 80025d0:	f002 fb3d 	bl	8004c4e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	015a      	lsls	r2, r3, #5
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	4413      	add	r3, r2
 80025dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025e0:	461a      	mov	r2, r3
 80025e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025e6:	6093      	str	r3, [r2, #8]
 80025e8:	e168      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	78fa      	ldrb	r2, [r7, #3]
 80025f0:	4611      	mov	r1, r2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f001 ff62 	bl	80044bc <USB_ReadChInterrupts>
 80025f8:	4603      	mov	r3, r0
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b02      	cmp	r3, #2
 8002600:	f040 8159 	bne.w	80028b6 <HCD_HC_OUT_IRQHandler+0x53c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002604:	78fb      	ldrb	r3, [r7, #3]
 8002606:	015a      	lsls	r2, r3, #5
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	4413      	add	r3, r2
 800260c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002610:	461a      	mov	r2, r3
 8002612:	2302      	movs	r3, #2
 8002614:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002616:	78fb      	ldrb	r3, [r7, #3]
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	2134      	movs	r1, #52	@ 0x34
 800261c:	fb01 f303 	mul.w	r3, r1, r3
 8002620:	4413      	add	r3, r2
 8002622:	3345      	adds	r3, #69	@ 0x45
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d17c      	bne.n	8002724 <HCD_HC_OUT_IRQHandler+0x3aa>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800262a:	78fb      	ldrb	r3, [r7, #3]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	2134      	movs	r1, #52	@ 0x34
 8002630:	fb01 f303 	mul.w	r3, r1, r3
 8002634:	4413      	add	r3, r2
 8002636:	3345      	adds	r3, #69	@ 0x45
 8002638:	2202      	movs	r2, #2
 800263a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800263c:	78fb      	ldrb	r3, [r7, #3]
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	2134      	movs	r1, #52	@ 0x34
 8002642:	fb01 f303 	mul.w	r3, r1, r3
 8002646:	4413      	add	r3, r2
 8002648:	3344      	adds	r3, #68	@ 0x44
 800264a:	2201      	movs	r2, #1
 800264c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800264e:	78fb      	ldrb	r3, [r7, #3]
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	2134      	movs	r1, #52	@ 0x34
 8002654:	fb01 f303 	mul.w	r3, r1, r3
 8002658:	4413      	add	r3, r2
 800265a:	331d      	adds	r3, #29
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	2b01      	cmp	r3, #1
 8002660:	f000 811b 	beq.w	800289a <HCD_HC_OUT_IRQHandler+0x520>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	799b      	ldrb	r3, [r3, #6]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d113      	bne.n	8002694 <HCD_HC_OUT_IRQHandler+0x31a>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800266c:	78fb      	ldrb	r3, [r7, #3]
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	2134      	movs	r1, #52	@ 0x34
 8002672:	fb01 f303 	mul.w	r3, r1, r3
 8002676:	4413      	add	r3, r2
 8002678:	3335      	adds	r3, #53	@ 0x35
 800267a:	781a      	ldrb	r2, [r3, #0]
 800267c:	78fb      	ldrb	r3, [r7, #3]
 800267e:	f082 0201 	eor.w	r2, r2, #1
 8002682:	b2d0      	uxtb	r0, r2
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	2134      	movs	r1, #52	@ 0x34
 8002688:	fb01 f303 	mul.w	r3, r1, r3
 800268c:	4413      	add	r3, r2
 800268e:	3335      	adds	r3, #53	@ 0x35
 8002690:	4602      	mov	r2, r0
 8002692:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	799b      	ldrb	r3, [r3, #6]
 8002698:	2b01      	cmp	r3, #1
 800269a:	f040 80fe 	bne.w	800289a <HCD_HC_OUT_IRQHandler+0x520>
 800269e:	78fb      	ldrb	r3, [r7, #3]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	2134      	movs	r1, #52	@ 0x34
 80026a4:	fb01 f303 	mul.w	r3, r1, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	332c      	adds	r3, #44	@ 0x2c
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 80f3 	beq.w	800289a <HCD_HC_OUT_IRQHandler+0x520>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80026b4:	78fb      	ldrb	r3, [r7, #3]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	2134      	movs	r1, #52	@ 0x34
 80026ba:	fb01 f303 	mul.w	r3, r1, r3
 80026be:	4413      	add	r3, r2
 80026c0:	332c      	adds	r3, #44	@ 0x2c
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	78fa      	ldrb	r2, [r7, #3]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	2034      	movs	r0, #52	@ 0x34
 80026ca:	fb00 f202 	mul.w	r2, r0, r2
 80026ce:	440a      	add	r2, r1
 80026d0:	321e      	adds	r2, #30
 80026d2:	8812      	ldrh	r2, [r2, #0]
 80026d4:	4413      	add	r3, r2
 80026d6:	3b01      	subs	r3, #1
 80026d8:	78fa      	ldrb	r2, [r7, #3]
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	2034      	movs	r0, #52	@ 0x34
 80026de:	fb00 f202 	mul.w	r2, r0, r2
 80026e2:	440a      	add	r2, r1
 80026e4:	321e      	adds	r2, #30
 80026e6:	8812      	ldrh	r2, [r2, #0]
 80026e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80026ec:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 80d0 	beq.w	800289a <HCD_HC_OUT_IRQHandler+0x520>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80026fa:	78fb      	ldrb	r3, [r7, #3]
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	2134      	movs	r1, #52	@ 0x34
 8002700:	fb01 f303 	mul.w	r3, r1, r3
 8002704:	4413      	add	r3, r2
 8002706:	3335      	adds	r3, #53	@ 0x35
 8002708:	781a      	ldrb	r2, [r3, #0]
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	f082 0201 	eor.w	r2, r2, #1
 8002710:	b2d0      	uxtb	r0, r2
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	2134      	movs	r1, #52	@ 0x34
 8002716:	fb01 f303 	mul.w	r3, r1, r3
 800271a:	4413      	add	r3, r2
 800271c:	3335      	adds	r3, #53	@ 0x35
 800271e:	4602      	mov	r2, r0
 8002720:	701a      	strb	r2, [r3, #0]
 8002722:	e0ba      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x520>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002724:	78fb      	ldrb	r3, [r7, #3]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	2134      	movs	r1, #52	@ 0x34
 800272a:	fb01 f303 	mul.w	r3, r1, r3
 800272e:	4413      	add	r3, r2
 8002730:	3345      	adds	r3, #69	@ 0x45
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	2b03      	cmp	r3, #3
 8002736:	d109      	bne.n	800274c <HCD_HC_OUT_IRQHandler+0x3d2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002738:	78fb      	ldrb	r3, [r7, #3]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	2134      	movs	r1, #52	@ 0x34
 800273e:	fb01 f303 	mul.w	r3, r1, r3
 8002742:	4413      	add	r3, r2
 8002744:	3345      	adds	r3, #69	@ 0x45
 8002746:	2202      	movs	r2, #2
 8002748:	701a      	strb	r2, [r3, #0]
 800274a:	e0a6      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800274c:	78fb      	ldrb	r3, [r7, #3]
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	2134      	movs	r1, #52	@ 0x34
 8002752:	fb01 f303 	mul.w	r3, r1, r3
 8002756:	4413      	add	r3, r2
 8002758:	3345      	adds	r3, #69	@ 0x45
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	2b04      	cmp	r3, #4
 800275e:	d112      	bne.n	8002786 <HCD_HC_OUT_IRQHandler+0x40c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002760:	78fb      	ldrb	r3, [r7, #3]
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	2134      	movs	r1, #52	@ 0x34
 8002766:	fb01 f303 	mul.w	r3, r1, r3
 800276a:	4413      	add	r3, r2
 800276c:	3345      	adds	r3, #69	@ 0x45
 800276e:	2202      	movs	r2, #2
 8002770:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002772:	78fb      	ldrb	r3, [r7, #3]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	2134      	movs	r1, #52	@ 0x34
 8002778:	fb01 f303 	mul.w	r3, r1, r3
 800277c:	4413      	add	r3, r2
 800277e:	3344      	adds	r3, #68	@ 0x44
 8002780:	2202      	movs	r2, #2
 8002782:	701a      	strb	r2, [r3, #0]
 8002784:	e089      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002786:	78fb      	ldrb	r3, [r7, #3]
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	2134      	movs	r1, #52	@ 0x34
 800278c:	fb01 f303 	mul.w	r3, r1, r3
 8002790:	4413      	add	r3, r2
 8002792:	3345      	adds	r3, #69	@ 0x45
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	2b06      	cmp	r3, #6
 8002798:	d112      	bne.n	80027c0 <HCD_HC_OUT_IRQHandler+0x446>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800279a:	78fb      	ldrb	r3, [r7, #3]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	2134      	movs	r1, #52	@ 0x34
 80027a0:	fb01 f303 	mul.w	r3, r1, r3
 80027a4:	4413      	add	r3, r2
 80027a6:	3345      	adds	r3, #69	@ 0x45
 80027a8:	2202      	movs	r2, #2
 80027aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80027ac:	78fb      	ldrb	r3, [r7, #3]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	2134      	movs	r1, #52	@ 0x34
 80027b2:	fb01 f303 	mul.w	r3, r1, r3
 80027b6:	4413      	add	r3, r2
 80027b8:	3344      	adds	r3, #68	@ 0x44
 80027ba:	2205      	movs	r2, #5
 80027bc:	701a      	strb	r2, [r3, #0]
 80027be:	e06c      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80027c0:	78fb      	ldrb	r3, [r7, #3]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	2134      	movs	r1, #52	@ 0x34
 80027c6:	fb01 f303 	mul.w	r3, r1, r3
 80027ca:	4413      	add	r3, r2
 80027cc:	3345      	adds	r3, #69	@ 0x45
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b07      	cmp	r3, #7
 80027d2:	d009      	beq.n	80027e8 <HCD_HC_OUT_IRQHandler+0x46e>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80027d4:	78fb      	ldrb	r3, [r7, #3]
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	2134      	movs	r1, #52	@ 0x34
 80027da:	fb01 f303 	mul.w	r3, r1, r3
 80027de:	4413      	add	r3, r2
 80027e0:	3345      	adds	r3, #69	@ 0x45
 80027e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80027e4:	2b09      	cmp	r3, #9
 80027e6:	d168      	bne.n	80028ba <HCD_HC_OUT_IRQHandler+0x540>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027e8:	78fb      	ldrb	r3, [r7, #3]
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	2134      	movs	r1, #52	@ 0x34
 80027ee:	fb01 f303 	mul.w	r3, r1, r3
 80027f2:	4413      	add	r3, r2
 80027f4:	3345      	adds	r3, #69	@ 0x45
 80027f6:	2202      	movs	r2, #2
 80027f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80027fa:	78fb      	ldrb	r3, [r7, #3]
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	2234      	movs	r2, #52	@ 0x34
 8002800:	fb03 f202 	mul.w	r2, r3, r2
 8002804:	440a      	add	r2, r1
 8002806:	3240      	adds	r2, #64	@ 0x40
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	3201      	adds	r2, #1
 800280c:	6879      	ldr	r1, [r7, #4]
 800280e:	2034      	movs	r0, #52	@ 0x34
 8002810:	fb00 f303 	mul.w	r3, r0, r3
 8002814:	440b      	add	r3, r1
 8002816:	3340      	adds	r3, #64	@ 0x40
 8002818:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800281a:	78fb      	ldrb	r3, [r7, #3]
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	2134      	movs	r1, #52	@ 0x34
 8002820:	fb01 f303 	mul.w	r3, r1, r3
 8002824:	4413      	add	r3, r2
 8002826:	3340      	adds	r3, #64	@ 0x40
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d912      	bls.n	8002854 <HCD_HC_OUT_IRQHandler+0x4da>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800282e:	78fb      	ldrb	r3, [r7, #3]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	2134      	movs	r1, #52	@ 0x34
 8002834:	fb01 f303 	mul.w	r3, r1, r3
 8002838:	4413      	add	r3, r2
 800283a:	3340      	adds	r3, #64	@ 0x40
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002840:	78fb      	ldrb	r3, [r7, #3]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	2134      	movs	r1, #52	@ 0x34
 8002846:	fb01 f303 	mul.w	r3, r1, r3
 800284a:	4413      	add	r3, r2
 800284c:	3344      	adds	r3, #68	@ 0x44
 800284e:	2204      	movs	r2, #4
 8002850:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002852:	e021      	b.n	8002898 <HCD_HC_OUT_IRQHandler+0x51e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002854:	78fb      	ldrb	r3, [r7, #3]
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	2134      	movs	r1, #52	@ 0x34
 800285a:	fb01 f303 	mul.w	r3, r1, r3
 800285e:	4413      	add	r3, r2
 8002860:	3344      	adds	r3, #68	@ 0x44
 8002862:	2202      	movs	r2, #2
 8002864:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002866:	78fb      	ldrb	r3, [r7, #3]
 8002868:	015a      	lsls	r2, r3, #5
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	4413      	add	r3, r2
 800286e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800287c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002884:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002886:	78fb      	ldrb	r3, [r7, #3]
 8002888:	015a      	lsls	r2, r3, #5
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	4413      	add	r3, r2
 800288e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002892:	461a      	mov	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002898:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800289a:	78fb      	ldrb	r3, [r7, #3]
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	2134      	movs	r1, #52	@ 0x34
 80028a0:	fb01 f303 	mul.w	r3, r1, r3
 80028a4:	4413      	add	r3, r2
 80028a6:	3344      	adds	r3, #68	@ 0x44
 80028a8:	781a      	ldrb	r2, [r3, #0]
 80028aa:	78fb      	ldrb	r3, [r7, #3]
 80028ac:	4619      	mov	r1, r3
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f004 fc30 	bl	8007114 <HAL_HCD_HC_NotifyURBChange_Callback>
 80028b4:	e002      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80028b6:	bf00      	nop
 80028b8:	e000      	b.n	80028bc <HCD_HC_OUT_IRQHandler+0x542>
      return;
 80028ba:	bf00      	nop
  }
}
 80028bc:	3718      	adds	r7, #24
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b08a      	sub	sp, #40	@ 0x28
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f003 030f 	and.w	r3, r3, #15
 80028e2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	0c5b      	lsrs	r3, r3, #17
 80028e8:	f003 030f 	and.w	r3, r3, #15
 80028ec:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	091b      	lsrs	r3, r3, #4
 80028f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028f6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d004      	beq.n	8002908 <HCD_RXQLVL_IRQHandler+0x46>
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	2b05      	cmp	r3, #5
 8002902:	f000 80a9 	beq.w	8002a58 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002906:	e0aa      	b.n	8002a5e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 80a6 	beq.w	8002a5c <HCD_RXQLVL_IRQHandler+0x19a>
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2134      	movs	r1, #52	@ 0x34
 8002916:	fb01 f303 	mul.w	r3, r1, r3
 800291a:	4413      	add	r3, r2
 800291c:	3324      	adds	r3, #36	@ 0x24
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 809b 	beq.w	8002a5c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2134      	movs	r1, #52	@ 0x34
 800292c:	fb01 f303 	mul.w	r3, r1, r3
 8002930:	4413      	add	r3, r2
 8002932:	3330      	adds	r3, #48	@ 0x30
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	441a      	add	r2, r3
 800293a:	6879      	ldr	r1, [r7, #4]
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	2034      	movs	r0, #52	@ 0x34
 8002940:	fb00 f303 	mul.w	r3, r0, r3
 8002944:	440b      	add	r3, r1
 8002946:	332c      	adds	r3, #44	@ 0x2c
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	429a      	cmp	r2, r3
 800294c:	d87a      	bhi.n	8002a44 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	2134      	movs	r1, #52	@ 0x34
 8002958:	fb01 f303 	mul.w	r3, r1, r3
 800295c:	4413      	add	r3, r2
 800295e:	3324      	adds	r3, #36	@ 0x24
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	b292      	uxth	r2, r2
 8002966:	4619      	mov	r1, r3
 8002968:	f001 fd3d 	bl	80043e6 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	2134      	movs	r1, #52	@ 0x34
 8002972:	fb01 f303 	mul.w	r3, r1, r3
 8002976:	4413      	add	r3, r2
 8002978:	3324      	adds	r3, #36	@ 0x24
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	441a      	add	r2, r3
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	2034      	movs	r0, #52	@ 0x34
 8002986:	fb00 f303 	mul.w	r3, r0, r3
 800298a:	440b      	add	r3, r1
 800298c:	3324      	adds	r3, #36	@ 0x24
 800298e:	601a      	str	r2, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	2134      	movs	r1, #52	@ 0x34
 8002996:	fb01 f303 	mul.w	r3, r1, r3
 800299a:	4413      	add	r3, r2
 800299c:	3330      	adds	r3, #48	@ 0x30
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	441a      	add	r2, r3
 80029a4:	6879      	ldr	r1, [r7, #4]
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	2034      	movs	r0, #52	@ 0x34
 80029aa:	fb00 f303 	mul.w	r3, r0, r3
 80029ae:	440b      	add	r3, r1
 80029b0:	3330      	adds	r3, #48	@ 0x30
 80029b2:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	015a      	lsls	r2, r3, #5
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	4413      	add	r3, r2
 80029bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	0cdb      	lsrs	r3, r3, #19
 80029c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029c8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	2134      	movs	r1, #52	@ 0x34
 80029d0:	fb01 f303 	mul.w	r3, r1, r3
 80029d4:	4413      	add	r3, r2
 80029d6:	331e      	adds	r3, #30
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	461a      	mov	r2, r3
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	4293      	cmp	r3, r2
 80029e0:	d13c      	bne.n	8002a5c <HCD_RXQLVL_IRQHandler+0x19a>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d039      	beq.n	8002a5c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	015a      	lsls	r2, r3, #5
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	4413      	add	r3, r2
 80029f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029fe:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a06:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	015a      	lsls	r2, r3, #5
 8002a0c:	6a3b      	ldr	r3, [r7, #32]
 8002a0e:	4413      	add	r3, r2
 8002a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a14:	461a      	mov	r2, r3
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	2134      	movs	r1, #52	@ 0x34
 8002a20:	fb01 f303 	mul.w	r3, r1, r3
 8002a24:	4413      	add	r3, r2
 8002a26:	3334      	adds	r3, #52	@ 0x34
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	f083 0301 	eor.w	r3, r3, #1
 8002a2e:	b2d8      	uxtb	r0, r3
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	2134      	movs	r1, #52	@ 0x34
 8002a36:	fb01 f303 	mul.w	r3, r1, r3
 8002a3a:	4413      	add	r3, r2
 8002a3c:	3334      	adds	r3, #52	@ 0x34
 8002a3e:	4602      	mov	r2, r0
 8002a40:	701a      	strb	r2, [r3, #0]
      break;
 8002a42:	e00b      	b.n	8002a5c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	2134      	movs	r1, #52	@ 0x34
 8002a4a:	fb01 f303 	mul.w	r3, r1, r3
 8002a4e:	4413      	add	r3, r2
 8002a50:	3344      	adds	r3, #68	@ 0x44
 8002a52:	2204      	movs	r2, #4
 8002a54:	701a      	strb	r2, [r3, #0]
      break;
 8002a56:	e001      	b.n	8002a5c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002a58:	bf00      	nop
 8002a5a:	e000      	b.n	8002a5e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002a5c:	bf00      	nop
  }
}
 8002a5e:	bf00      	nop
 8002a60:	3728      	adds	r7, #40	@ 0x28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b086      	sub	sp, #24
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8002a92:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d10b      	bne.n	8002ab6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d102      	bne.n	8002aae <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f004 fb17 	bl	80070dc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	f043 0302 	orr.w	r3, r3, #2
 8002ab4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f003 0308 	and.w	r3, r3, #8
 8002abc:	2b08      	cmp	r3, #8
 8002abe:	d132      	bne.n	8002b26 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	f043 0308 	orr.w	r3, r3, #8
 8002ac6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f003 0304 	and.w	r3, r3, #4
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	d126      	bne.n	8002b20 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	7a5b      	ldrb	r3, [r3, #9]
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d113      	bne.n	8002b02 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8002ae0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ae4:	d106      	bne.n	8002af4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2102      	movs	r1, #2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f001 fdd1 	bl	8004694 <USB_InitFSLSPClkSel>
 8002af2:	e011      	b.n	8002b18 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2101      	movs	r1, #1
 8002afa:	4618      	mov	r0, r3
 8002afc:	f001 fdca 	bl	8004694 <USB_InitFSLSPClkSel>
 8002b00:	e00a      	b.n	8002b18 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	79db      	ldrb	r3, [r3, #7]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d106      	bne.n	8002b18 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b10:	461a      	mov	r2, r3
 8002b12:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8002b16:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f004 fb09 	bl	8007130 <HAL_HCD_PortEnabled_Callback>
 8002b1e:	e002      	b.n	8002b26 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f004 fb13 	bl	800714c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f003 0320 	and.w	r3, r3, #32
 8002b2c:	2b20      	cmp	r3, #32
 8002b2e:	d103      	bne.n	8002b38 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	f043 0320 	orr.w	r3, r3, #32
 8002b36:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002b3e:	461a      	mov	r2, r3
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	6013      	str	r3, [r2, #0]
}
 8002b44:	bf00      	nop
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b50:	4b05      	ldr	r3, [pc, #20]	@ (8002b68 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a04      	ldr	r2, [pc, #16]	@ (8002b68 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b5a:	6013      	str	r3, [r2, #0]
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	40007000 	.word	0x40007000

08002b6c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b70:	4b04      	ldr	r3, [pc, #16]	@ (8002b84 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	40007000 	.word	0x40007000

08002b88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b96:	d130      	bne.n	8002bfa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b98:	4b23      	ldr	r3, [pc, #140]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ba0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ba4:	d038      	beq.n	8002c18 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ba6:	4b20      	ldr	r3, [pc, #128]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bae:	4a1e      	ldr	r2, [pc, #120]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bb4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2232      	movs	r2, #50	@ 0x32
 8002bbc:	fb02 f303 	mul.w	r3, r2, r3
 8002bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc6:	0c9b      	lsrs	r3, r3, #18
 8002bc8:	3301      	adds	r3, #1
 8002bca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bcc:	e002      	b.n	8002bd4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bd4:	4b14      	ldr	r3, [pc, #80]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002be0:	d102      	bne.n	8002be8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1f2      	bne.n	8002bce <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002be8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bf4:	d110      	bne.n	8002c18 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e00f      	b.n	8002c1a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c06:	d007      	beq.n	8002c18 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c08:	4b07      	ldr	r3, [pc, #28]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c10:	4a05      	ldr	r2, [pc, #20]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c16:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3714      	adds	r7, #20
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40007000 	.word	0x40007000
 8002c2c:	20000000 	.word	0x20000000
 8002c30:	431bde83 	.word	0x431bde83

08002c34 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002c38:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	4a04      	ldr	r2, [pc, #16]	@ (8002c50 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002c3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c42:	6053      	str	r3, [r2, #4]
}
 8002c44:	bf00      	nop
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	40007000 	.word	0x40007000

08002c54 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b088      	sub	sp, #32
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e3ca      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c66:	4b97      	ldr	r3, [pc, #604]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f003 030c 	and.w	r3, r3, #12
 8002c6e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c70:	4b94      	ldr	r3, [pc, #592]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	f003 0303 	and.w	r3, r3, #3
 8002c78:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0310 	and.w	r3, r3, #16
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 80e4 	beq.w	8002e50 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d007      	beq.n	8002c9e <HAL_RCC_OscConfig+0x4a>
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	2b0c      	cmp	r3, #12
 8002c92:	f040 808b 	bne.w	8002dac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	f040 8087 	bne.w	8002dac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c9e:	4b89      	ldr	r3, [pc, #548]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d005      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x62>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e3a2      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a1a      	ldr	r2, [r3, #32]
 8002cba:	4b82      	ldr	r3, [pc, #520]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0308 	and.w	r3, r3, #8
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d004      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x7c>
 8002cc6:	4b7f      	ldr	r3, [pc, #508]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cce:	e005      	b.n	8002cdc <HAL_RCC_OscConfig+0x88>
 8002cd0:	4b7c      	ldr	r3, [pc, #496]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002cd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cd6:	091b      	lsrs	r3, r3, #4
 8002cd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d223      	bcs.n	8002d28 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f000 fd1d 	bl	8003724 <RCC_SetFlashLatencyFromMSIRange>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d001      	beq.n	8002cf4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e383      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cf4:	4b73      	ldr	r3, [pc, #460]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a72      	ldr	r2, [pc, #456]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002cfa:	f043 0308 	orr.w	r3, r3, #8
 8002cfe:	6013      	str	r3, [r2, #0]
 8002d00:	4b70      	ldr	r3, [pc, #448]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a1b      	ldr	r3, [r3, #32]
 8002d0c:	496d      	ldr	r1, [pc, #436]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d12:	4b6c      	ldr	r3, [pc, #432]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	021b      	lsls	r3, r3, #8
 8002d20:	4968      	ldr	r1, [pc, #416]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	604b      	str	r3, [r1, #4]
 8002d26:	e025      	b.n	8002d74 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d28:	4b66      	ldr	r3, [pc, #408]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a65      	ldr	r2, [pc, #404]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d2e:	f043 0308 	orr.w	r3, r3, #8
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	4b63      	ldr	r3, [pc, #396]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	4960      	ldr	r1, [pc, #384]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d46:	4b5f      	ldr	r3, [pc, #380]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	021b      	lsls	r3, r3, #8
 8002d54:	495b      	ldr	r1, [pc, #364]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d109      	bne.n	8002d74 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f000 fcdd 	bl	8003724 <RCC_SetFlashLatencyFromMSIRange>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e343      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d74:	f000 fc4a 	bl	800360c <HAL_RCC_GetSysClockFreq>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	4b52      	ldr	r3, [pc, #328]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	091b      	lsrs	r3, r3, #4
 8002d80:	f003 030f 	and.w	r3, r3, #15
 8002d84:	4950      	ldr	r1, [pc, #320]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d86:	5ccb      	ldrb	r3, [r1, r3]
 8002d88:	f003 031f 	and.w	r3, r3, #31
 8002d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d90:	4a4e      	ldr	r2, [pc, #312]	@ (8002ecc <HAL_RCC_OscConfig+0x278>)
 8002d92:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d94:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed0 <HAL_RCC_OscConfig+0x27c>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7fd ff6b 	bl	8000c74 <HAL_InitTick>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d052      	beq.n	8002e4e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002da8:	7bfb      	ldrb	r3, [r7, #15]
 8002daa:	e327      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d032      	beq.n	8002e1a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002db4:	4b43      	ldr	r3, [pc, #268]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a42      	ldr	r2, [pc, #264]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dc0:	f7fd ffa8 	bl	8000d14 <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dc8:	f7fd ffa4 	bl	8000d14 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e310      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dda:	4b3a      	ldr	r3, [pc, #232]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d0f0      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002de6:	4b37      	ldr	r3, [pc, #220]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a36      	ldr	r2, [pc, #216]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002dec:	f043 0308 	orr.w	r3, r3, #8
 8002df0:	6013      	str	r3, [r2, #0]
 8002df2:	4b34      	ldr	r3, [pc, #208]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	4931      	ldr	r1, [pc, #196]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e04:	4b2f      	ldr	r3, [pc, #188]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	021b      	lsls	r3, r3, #8
 8002e12:	492c      	ldr	r1, [pc, #176]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	604b      	str	r3, [r1, #4]
 8002e18:	e01a      	b.n	8002e50 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a29      	ldr	r2, [pc, #164]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e20:	f023 0301 	bic.w	r3, r3, #1
 8002e24:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e26:	f7fd ff75 	bl	8000d14 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e2e:	f7fd ff71 	bl	8000d14 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e2dd      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e40:	4b20      	ldr	r3, [pc, #128]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f0      	bne.n	8002e2e <HAL_RCC_OscConfig+0x1da>
 8002e4c:	e000      	b.n	8002e50 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e4e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d074      	beq.n	8002f46 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	2b08      	cmp	r3, #8
 8002e60:	d005      	beq.n	8002e6e <HAL_RCC_OscConfig+0x21a>
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	2b0c      	cmp	r3, #12
 8002e66:	d10e      	bne.n	8002e86 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	2b03      	cmp	r3, #3
 8002e6c:	d10b      	bne.n	8002e86 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6e:	4b15      	ldr	r3, [pc, #84]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d064      	beq.n	8002f44 <HAL_RCC_OscConfig+0x2f0>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d160      	bne.n	8002f44 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e2ba      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e8e:	d106      	bne.n	8002e9e <HAL_RCC_OscConfig+0x24a>
 8002e90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a0b      	ldr	r2, [pc, #44]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002e96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e9a:	6013      	str	r3, [r2, #0]
 8002e9c:	e026      	b.n	8002eec <HAL_RCC_OscConfig+0x298>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ea6:	d115      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x280>
 8002ea8:	4b06      	ldr	r3, [pc, #24]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a05      	ldr	r2, [pc, #20]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002eae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eb2:	6013      	str	r3, [r2, #0]
 8002eb4:	4b03      	ldr	r3, [pc, #12]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a02      	ldr	r2, [pc, #8]	@ (8002ec4 <HAL_RCC_OscConfig+0x270>)
 8002eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ebe:	6013      	str	r3, [r2, #0]
 8002ec0:	e014      	b.n	8002eec <HAL_RCC_OscConfig+0x298>
 8002ec2:	bf00      	nop
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	08008d38 	.word	0x08008d38
 8002ecc:	20000000 	.word	0x20000000
 8002ed0:	20000004 	.word	0x20000004
 8002ed4:	4ba0      	ldr	r3, [pc, #640]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a9f      	ldr	r2, [pc, #636]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ede:	6013      	str	r3, [r2, #0]
 8002ee0:	4b9d      	ldr	r3, [pc, #628]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a9c      	ldr	r2, [pc, #624]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002ee6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d013      	beq.n	8002f1c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef4:	f7fd ff0e 	bl	8000d14 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002efc:	f7fd ff0a 	bl	8000d14 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b64      	cmp	r3, #100	@ 0x64
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e276      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f0e:	4b92      	ldr	r3, [pc, #584]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0f0      	beq.n	8002efc <HAL_RCC_OscConfig+0x2a8>
 8002f1a:	e014      	b.n	8002f46 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7fd fefa 	bl	8000d14 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f24:	f7fd fef6 	bl	8000d14 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b64      	cmp	r3, #100	@ 0x64
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e262      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f36:	4b88      	ldr	r3, [pc, #544]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x2d0>
 8002f42:	e000      	b.n	8002f46 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d060      	beq.n	8003014 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d005      	beq.n	8002f64 <HAL_RCC_OscConfig+0x310>
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	2b0c      	cmp	r3, #12
 8002f5c:	d119      	bne.n	8002f92 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d116      	bne.n	8002f92 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f64:	4b7c      	ldr	r3, [pc, #496]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d005      	beq.n	8002f7c <HAL_RCC_OscConfig+0x328>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e23f      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7c:	4b76      	ldr	r3, [pc, #472]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	061b      	lsls	r3, r3, #24
 8002f8a:	4973      	ldr	r1, [pc, #460]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f90:	e040      	b.n	8003014 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d023      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f9a:	4b6f      	ldr	r3, [pc, #444]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002fa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa6:	f7fd feb5 	bl	8000d14 <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fae:	f7fd feb1 	bl	8000d14 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e21d      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fc0:	4b65      	ldr	r3, [pc, #404]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0f0      	beq.n	8002fae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fcc:	4b62      	ldr	r3, [pc, #392]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	061b      	lsls	r3, r3, #24
 8002fda:	495f      	ldr	r1, [pc, #380]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	604b      	str	r3, [r1, #4]
 8002fe0:	e018      	b.n	8003014 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fe2:	4b5d      	ldr	r3, [pc, #372]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a5c      	ldr	r2, [pc, #368]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8002fe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fee:	f7fd fe91 	bl	8000d14 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff6:	f7fd fe8d 	bl	8000d14 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e1f9      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003008:	4b53      	ldr	r3, [pc, #332]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1f0      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0308 	and.w	r3, r3, #8
 800301c:	2b00      	cmp	r3, #0
 800301e:	d03c      	beq.n	800309a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	695b      	ldr	r3, [r3, #20]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d01c      	beq.n	8003062 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003028:	4b4b      	ldr	r3, [pc, #300]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 800302a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800302e:	4a4a      	ldr	r2, [pc, #296]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8003030:	f043 0301 	orr.w	r3, r3, #1
 8003034:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003038:	f7fd fe6c 	bl	8000d14 <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003040:	f7fd fe68 	bl	8000d14 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e1d4      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003052:	4b41      	ldr	r3, [pc, #260]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8003054:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0ef      	beq.n	8003040 <HAL_RCC_OscConfig+0x3ec>
 8003060:	e01b      	b.n	800309a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003062:	4b3d      	ldr	r3, [pc, #244]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8003064:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003068:	4a3b      	ldr	r2, [pc, #236]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 800306a:	f023 0301 	bic.w	r3, r3, #1
 800306e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003072:	f7fd fe4f 	bl	8000d14 <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800307a:	f7fd fe4b 	bl	8000d14 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e1b7      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800308c:	4b32      	ldr	r3, [pc, #200]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 800308e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1ef      	bne.n	800307a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f000 80a6 	beq.w	80031f4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a8:	2300      	movs	r3, #0
 80030aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030ac:	4b2a      	ldr	r3, [pc, #168]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 80030ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10d      	bne.n	80030d4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b8:	4b27      	ldr	r3, [pc, #156]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 80030ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030bc:	4a26      	ldr	r2, [pc, #152]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 80030be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80030c4:	4b24      	ldr	r3, [pc, #144]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 80030c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030cc:	60bb      	str	r3, [r7, #8]
 80030ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030d0:	2301      	movs	r3, #1
 80030d2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030d4:	4b21      	ldr	r3, [pc, #132]	@ (800315c <HAL_RCC_OscConfig+0x508>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d118      	bne.n	8003112 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030e0:	4b1e      	ldr	r3, [pc, #120]	@ (800315c <HAL_RCC_OscConfig+0x508>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a1d      	ldr	r2, [pc, #116]	@ (800315c <HAL_RCC_OscConfig+0x508>)
 80030e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ec:	f7fd fe12 	bl	8000d14 <HAL_GetTick>
 80030f0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030f2:	e008      	b.n	8003106 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f4:	f7fd fe0e 	bl	8000d14 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e17a      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003106:	4b15      	ldr	r3, [pc, #84]	@ (800315c <HAL_RCC_OscConfig+0x508>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310e:	2b00      	cmp	r3, #0
 8003110:	d0f0      	beq.n	80030f4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d108      	bne.n	800312c <HAL_RCC_OscConfig+0x4d8>
 800311a:	4b0f      	ldr	r3, [pc, #60]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 800311c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003120:	4a0d      	ldr	r2, [pc, #52]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8003122:	f043 0301 	orr.w	r3, r3, #1
 8003126:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800312a:	e029      	b.n	8003180 <HAL_RCC_OscConfig+0x52c>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	2b05      	cmp	r3, #5
 8003132:	d115      	bne.n	8003160 <HAL_RCC_OscConfig+0x50c>
 8003134:	4b08      	ldr	r3, [pc, #32]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8003136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800313a:	4a07      	ldr	r2, [pc, #28]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 800313c:	f043 0304 	orr.w	r3, r3, #4
 8003140:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003144:	4b04      	ldr	r3, [pc, #16]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 8003146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800314a:	4a03      	ldr	r2, [pc, #12]	@ (8003158 <HAL_RCC_OscConfig+0x504>)
 800314c:	f043 0301 	orr.w	r3, r3, #1
 8003150:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003154:	e014      	b.n	8003180 <HAL_RCC_OscConfig+0x52c>
 8003156:	bf00      	nop
 8003158:	40021000 	.word	0x40021000
 800315c:	40007000 	.word	0x40007000
 8003160:	4b9c      	ldr	r3, [pc, #624]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003166:	4a9b      	ldr	r2, [pc, #620]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003168:	f023 0301 	bic.w	r3, r3, #1
 800316c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003170:	4b98      	ldr	r3, [pc, #608]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003176:	4a97      	ldr	r2, [pc, #604]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003178:	f023 0304 	bic.w	r3, r3, #4
 800317c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d016      	beq.n	80031b6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003188:	f7fd fdc4 	bl	8000d14 <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800318e:	e00a      	b.n	80031a6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003190:	f7fd fdc0 	bl	8000d14 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319e:	4293      	cmp	r3, r2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e12a      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031a6:	4b8b      	ldr	r3, [pc, #556]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80031a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0ed      	beq.n	8003190 <HAL_RCC_OscConfig+0x53c>
 80031b4:	e015      	b.n	80031e2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b6:	f7fd fdad 	bl	8000d14 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031bc:	e00a      	b.n	80031d4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031be:	f7fd fda9 	bl	8000d14 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e113      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031d4:	4b7f      	ldr	r3, [pc, #508]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80031d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1ed      	bne.n	80031be <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031e2:	7ffb      	ldrb	r3, [r7, #31]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d105      	bne.n	80031f4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e8:	4b7a      	ldr	r3, [pc, #488]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80031ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ec:	4a79      	ldr	r2, [pc, #484]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80031ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031f2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f000 80fe 	beq.w	80033fa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003202:	2b02      	cmp	r3, #2
 8003204:	f040 80d0 	bne.w	80033a8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003208:	4b72      	ldr	r3, [pc, #456]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f003 0203 	and.w	r2, r3, #3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003218:	429a      	cmp	r2, r3
 800321a:	d130      	bne.n	800327e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003226:	3b01      	subs	r3, #1
 8003228:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800322a:	429a      	cmp	r2, r3
 800322c:	d127      	bne.n	800327e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003238:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800323a:	429a      	cmp	r2, r3
 800323c:	d11f      	bne.n	800327e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003248:	2a07      	cmp	r2, #7
 800324a:	bf14      	ite	ne
 800324c:	2201      	movne	r2, #1
 800324e:	2200      	moveq	r2, #0
 8003250:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003252:	4293      	cmp	r3, r2
 8003254:	d113      	bne.n	800327e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003260:	085b      	lsrs	r3, r3, #1
 8003262:	3b01      	subs	r3, #1
 8003264:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003266:	429a      	cmp	r2, r3
 8003268:	d109      	bne.n	800327e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003274:	085b      	lsrs	r3, r3, #1
 8003276:	3b01      	subs	r3, #1
 8003278:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800327a:	429a      	cmp	r2, r3
 800327c:	d06e      	beq.n	800335c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	2b0c      	cmp	r3, #12
 8003282:	d069      	beq.n	8003358 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003284:	4b53      	ldr	r3, [pc, #332]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d105      	bne.n	800329c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003290:	4b50      	ldr	r3, [pc, #320]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e0ad      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80032a0:	4b4c      	ldr	r3, [pc, #304]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a4b      	ldr	r2, [pc, #300]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80032a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032aa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032ac:	f7fd fd32 	bl	8000d14 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b4:	f7fd fd2e 	bl	8000d14 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e09a      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032c6:	4b43      	ldr	r3, [pc, #268]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1f0      	bne.n	80032b4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032d2:	4b40      	ldr	r3, [pc, #256]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	4b40      	ldr	r3, [pc, #256]	@ (80033d8 <HAL_RCC_OscConfig+0x784>)
 80032d8:	4013      	ands	r3, r2
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80032e2:	3a01      	subs	r2, #1
 80032e4:	0112      	lsls	r2, r2, #4
 80032e6:	4311      	orrs	r1, r2
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032ec:	0212      	lsls	r2, r2, #8
 80032ee:	4311      	orrs	r1, r2
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032f4:	0852      	lsrs	r2, r2, #1
 80032f6:	3a01      	subs	r2, #1
 80032f8:	0552      	lsls	r2, r2, #21
 80032fa:	4311      	orrs	r1, r2
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003300:	0852      	lsrs	r2, r2, #1
 8003302:	3a01      	subs	r2, #1
 8003304:	0652      	lsls	r2, r2, #25
 8003306:	4311      	orrs	r1, r2
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800330c:	0912      	lsrs	r2, r2, #4
 800330e:	0452      	lsls	r2, r2, #17
 8003310:	430a      	orrs	r2, r1
 8003312:	4930      	ldr	r1, [pc, #192]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003314:	4313      	orrs	r3, r2
 8003316:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003318:	4b2e      	ldr	r3, [pc, #184]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a2d      	ldr	r2, [pc, #180]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800331e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003322:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003324:	4b2b      	ldr	r3, [pc, #172]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	4a2a      	ldr	r2, [pc, #168]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800332a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800332e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003330:	f7fd fcf0 	bl	8000d14 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003338:	f7fd fcec 	bl	8000d14 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e058      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800334a:	4b22      	ldr	r3, [pc, #136]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0f0      	beq.n	8003338 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003356:	e050      	b.n	80033fa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e04f      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800335c:	4b1d      	ldr	r3, [pc, #116]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d148      	bne.n	80033fa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003368:	4b1a      	ldr	r3, [pc, #104]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a19      	ldr	r2, [pc, #100]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800336e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003372:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003374:	4b17      	ldr	r3, [pc, #92]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	4a16      	ldr	r2, [pc, #88]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800337a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800337e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003380:	f7fd fcc8 	bl	8000d14 <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003388:	f7fd fcc4 	bl	8000d14 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e030      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800339a:	4b0e      	ldr	r3, [pc, #56]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d0f0      	beq.n	8003388 <HAL_RCC_OscConfig+0x734>
 80033a6:	e028      	b.n	80033fa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	2b0c      	cmp	r3, #12
 80033ac:	d023      	beq.n	80033f6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ae:	4b09      	ldr	r3, [pc, #36]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a08      	ldr	r2, [pc, #32]	@ (80033d4 <HAL_RCC_OscConfig+0x780>)
 80033b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ba:	f7fd fcab 	bl	8000d14 <HAL_GetTick>
 80033be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033c0:	e00c      	b.n	80033dc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c2:	f7fd fca7 	bl	8000d14 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d905      	bls.n	80033dc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e013      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
 80033d4:	40021000 	.word	0x40021000
 80033d8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033dc:	4b09      	ldr	r3, [pc, #36]	@ (8003404 <HAL_RCC_OscConfig+0x7b0>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1ec      	bne.n	80033c2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80033e8:	4b06      	ldr	r3, [pc, #24]	@ (8003404 <HAL_RCC_OscConfig+0x7b0>)
 80033ea:	68da      	ldr	r2, [r3, #12]
 80033ec:	4905      	ldr	r1, [pc, #20]	@ (8003404 <HAL_RCC_OscConfig+0x7b0>)
 80033ee:	4b06      	ldr	r3, [pc, #24]	@ (8003408 <HAL_RCC_OscConfig+0x7b4>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	60cb      	str	r3, [r1, #12]
 80033f4:	e001      	b.n	80033fa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e000      	b.n	80033fc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3720      	adds	r7, #32
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40021000 	.word	0x40021000
 8003408:	feeefffc 	.word	0xfeeefffc

0800340c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d101      	bne.n	8003420 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e0e7      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003420:	4b75      	ldr	r3, [pc, #468]	@ (80035f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0307 	and.w	r3, r3, #7
 8003428:	683a      	ldr	r2, [r7, #0]
 800342a:	429a      	cmp	r2, r3
 800342c:	d910      	bls.n	8003450 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800342e:	4b72      	ldr	r3, [pc, #456]	@ (80035f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f023 0207 	bic.w	r2, r3, #7
 8003436:	4970      	ldr	r1, [pc, #448]	@ (80035f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	4313      	orrs	r3, r2
 800343c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800343e:	4b6e      	ldr	r3, [pc, #440]	@ (80035f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	429a      	cmp	r2, r3
 800344a:	d001      	beq.n	8003450 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e0cf      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d010      	beq.n	800347e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689a      	ldr	r2, [r3, #8]
 8003460:	4b66      	ldr	r3, [pc, #408]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003468:	429a      	cmp	r2, r3
 800346a:	d908      	bls.n	800347e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800346c:	4b63      	ldr	r3, [pc, #396]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	4960      	ldr	r1, [pc, #384]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 800347a:	4313      	orrs	r3, r2
 800347c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d04c      	beq.n	8003524 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b03      	cmp	r3, #3
 8003490:	d107      	bne.n	80034a2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003492:	4b5a      	ldr	r3, [pc, #360]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d121      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e0a6      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d107      	bne.n	80034ba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034aa:	4b54      	ldr	r3, [pc, #336]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d115      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e09a      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d107      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034c2:	4b4e      	ldr	r3, [pc, #312]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d109      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e08e      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034d2:	4b4a      	ldr	r3, [pc, #296]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e086      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034e2:	4b46      	ldr	r3, [pc, #280]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f023 0203 	bic.w	r2, r3, #3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	4943      	ldr	r1, [pc, #268]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034f4:	f7fd fc0e 	bl	8000d14 <HAL_GetTick>
 80034f8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034fc:	f7fd fc0a 	bl	8000d14 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e06e      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003512:	4b3a      	ldr	r3, [pc, #232]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 020c 	and.w	r2, r3, #12
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	429a      	cmp	r2, r3
 8003522:	d1eb      	bne.n	80034fc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d010      	beq.n	8003552 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	4b31      	ldr	r3, [pc, #196]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800353c:	429a      	cmp	r2, r3
 800353e:	d208      	bcs.n	8003552 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003540:	4b2e      	ldr	r3, [pc, #184]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	492b      	ldr	r1, [pc, #172]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 800354e:	4313      	orrs	r3, r2
 8003550:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003552:	4b29      	ldr	r3, [pc, #164]	@ (80035f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d210      	bcs.n	8003582 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003560:	4b25      	ldr	r3, [pc, #148]	@ (80035f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f023 0207 	bic.w	r2, r3, #7
 8003568:	4923      	ldr	r1, [pc, #140]	@ (80035f8 <HAL_RCC_ClockConfig+0x1ec>)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	4313      	orrs	r3, r2
 800356e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003570:	4b21      	ldr	r3, [pc, #132]	@ (80035f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0307 	and.w	r3, r3, #7
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d001      	beq.n	8003582 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e036      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0304 	and.w	r3, r3, #4
 800358a:	2b00      	cmp	r3, #0
 800358c:	d008      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800358e:	4b1b      	ldr	r3, [pc, #108]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	4918      	ldr	r1, [pc, #96]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 800359c:	4313      	orrs	r3, r2
 800359e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0308 	and.w	r3, r3, #8
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d009      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035ac:	4b13      	ldr	r3, [pc, #76]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	00db      	lsls	r3, r3, #3
 80035ba:	4910      	ldr	r1, [pc, #64]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035c0:	f000 f824 	bl	800360c <HAL_RCC_GetSysClockFreq>
 80035c4:	4602      	mov	r2, r0
 80035c6:	4b0d      	ldr	r3, [pc, #52]	@ (80035fc <HAL_RCC_ClockConfig+0x1f0>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	091b      	lsrs	r3, r3, #4
 80035cc:	f003 030f 	and.w	r3, r3, #15
 80035d0:	490b      	ldr	r1, [pc, #44]	@ (8003600 <HAL_RCC_ClockConfig+0x1f4>)
 80035d2:	5ccb      	ldrb	r3, [r1, r3]
 80035d4:	f003 031f 	and.w	r3, r3, #31
 80035d8:	fa22 f303 	lsr.w	r3, r2, r3
 80035dc:	4a09      	ldr	r2, [pc, #36]	@ (8003604 <HAL_RCC_ClockConfig+0x1f8>)
 80035de:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80035e0:	4b09      	ldr	r3, [pc, #36]	@ (8003608 <HAL_RCC_ClockConfig+0x1fc>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7fd fb45 	bl	8000c74 <HAL_InitTick>
 80035ea:	4603      	mov	r3, r0
 80035ec:	72fb      	strb	r3, [r7, #11]

  return status;
 80035ee:	7afb      	ldrb	r3, [r7, #11]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3710      	adds	r7, #16
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	40022000 	.word	0x40022000
 80035fc:	40021000 	.word	0x40021000
 8003600:	08008d38 	.word	0x08008d38
 8003604:	20000000 	.word	0x20000000
 8003608:	20000004 	.word	0x20000004

0800360c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800360c:	b480      	push	{r7}
 800360e:	b089      	sub	sp, #36	@ 0x24
 8003610:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003612:	2300      	movs	r3, #0
 8003614:	61fb      	str	r3, [r7, #28]
 8003616:	2300      	movs	r3, #0
 8003618:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800361a:	4b3e      	ldr	r3, [pc, #248]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f003 030c 	and.w	r3, r3, #12
 8003622:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003624:	4b3b      	ldr	r3, [pc, #236]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f003 0303 	and.w	r3, r3, #3
 800362c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <HAL_RCC_GetSysClockFreq+0x34>
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	2b0c      	cmp	r3, #12
 8003638:	d121      	bne.n	800367e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d11e      	bne.n	800367e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003640:	4b34      	ldr	r3, [pc, #208]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0308 	and.w	r3, r3, #8
 8003648:	2b00      	cmp	r3, #0
 800364a:	d107      	bne.n	800365c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800364c:	4b31      	ldr	r3, [pc, #196]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 800364e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003652:	0a1b      	lsrs	r3, r3, #8
 8003654:	f003 030f 	and.w	r3, r3, #15
 8003658:	61fb      	str	r3, [r7, #28]
 800365a:	e005      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800365c:	4b2d      	ldr	r3, [pc, #180]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	091b      	lsrs	r3, r3, #4
 8003662:	f003 030f 	and.w	r3, r3, #15
 8003666:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003668:	4a2b      	ldr	r2, [pc, #172]	@ (8003718 <HAL_RCC_GetSysClockFreq+0x10c>)
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003670:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10d      	bne.n	8003694 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800367c:	e00a      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	2b04      	cmp	r3, #4
 8003682:	d102      	bne.n	800368a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003684:	4b25      	ldr	r3, [pc, #148]	@ (800371c <HAL_RCC_GetSysClockFreq+0x110>)
 8003686:	61bb      	str	r3, [r7, #24]
 8003688:	e004      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	2b08      	cmp	r3, #8
 800368e:	d101      	bne.n	8003694 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003690:	4b23      	ldr	r3, [pc, #140]	@ (8003720 <HAL_RCC_GetSysClockFreq+0x114>)
 8003692:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	2b0c      	cmp	r3, #12
 8003698:	d134      	bne.n	8003704 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800369a:	4b1e      	ldr	r3, [pc, #120]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	f003 0303 	and.w	r3, r3, #3
 80036a2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d003      	beq.n	80036b2 <HAL_RCC_GetSysClockFreq+0xa6>
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	2b03      	cmp	r3, #3
 80036ae:	d003      	beq.n	80036b8 <HAL_RCC_GetSysClockFreq+0xac>
 80036b0:	e005      	b.n	80036be <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80036b2:	4b1a      	ldr	r3, [pc, #104]	@ (800371c <HAL_RCC_GetSysClockFreq+0x110>)
 80036b4:	617b      	str	r3, [r7, #20]
      break;
 80036b6:	e005      	b.n	80036c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80036b8:	4b19      	ldr	r3, [pc, #100]	@ (8003720 <HAL_RCC_GetSysClockFreq+0x114>)
 80036ba:	617b      	str	r3, [r7, #20]
      break;
 80036bc:	e002      	b.n	80036c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	617b      	str	r3, [r7, #20]
      break;
 80036c2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036c4:	4b13      	ldr	r3, [pc, #76]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	091b      	lsrs	r3, r3, #4
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	3301      	adds	r3, #1
 80036d0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036d2:	4b10      	ldr	r3, [pc, #64]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	0a1b      	lsrs	r3, r3, #8
 80036d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	fb03 f202 	mul.w	r2, r3, r2
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x108>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	0e5b      	lsrs	r3, r3, #25
 80036f0:	f003 0303 	and.w	r3, r3, #3
 80036f4:	3301      	adds	r3, #1
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003702:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003704:	69bb      	ldr	r3, [r7, #24]
}
 8003706:	4618      	mov	r0, r3
 8003708:	3724      	adds	r7, #36	@ 0x24
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40021000 	.word	0x40021000
 8003718:	08008d48 	.word	0x08008d48
 800371c:	00f42400 	.word	0x00f42400
 8003720:	007a1200 	.word	0x007a1200

08003724 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800372c:	2300      	movs	r3, #0
 800372e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003730:	4b2a      	ldr	r3, [pc, #168]	@ (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003734:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800373c:	f7ff fa16 	bl	8002b6c <HAL_PWREx_GetVoltageRange>
 8003740:	6178      	str	r0, [r7, #20]
 8003742:	e014      	b.n	800376e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003744:	4b25      	ldr	r3, [pc, #148]	@ (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003748:	4a24      	ldr	r2, [pc, #144]	@ (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800374a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800374e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003750:	4b22      	ldr	r3, [pc, #136]	@ (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003754:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800375c:	f7ff fa06 	bl	8002b6c <HAL_PWREx_GetVoltageRange>
 8003760:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003762:	4b1e      	ldr	r3, [pc, #120]	@ (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003766:	4a1d      	ldr	r2, [pc, #116]	@ (80037dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003768:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800376c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003774:	d10b      	bne.n	800378e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b80      	cmp	r3, #128	@ 0x80
 800377a:	d919      	bls.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003780:	d902      	bls.n	8003788 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003782:	2302      	movs	r3, #2
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	e013      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003788:	2301      	movs	r3, #1
 800378a:	613b      	str	r3, [r7, #16]
 800378c:	e010      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2b80      	cmp	r3, #128	@ 0x80
 8003792:	d902      	bls.n	800379a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003794:	2303      	movs	r3, #3
 8003796:	613b      	str	r3, [r7, #16]
 8003798:	e00a      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b80      	cmp	r3, #128	@ 0x80
 800379e:	d102      	bne.n	80037a6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037a0:	2302      	movs	r3, #2
 80037a2:	613b      	str	r3, [r7, #16]
 80037a4:	e004      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b70      	cmp	r3, #112	@ 0x70
 80037aa:	d101      	bne.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037ac:	2301      	movs	r3, #1
 80037ae:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80037b0:	4b0b      	ldr	r3, [pc, #44]	@ (80037e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f023 0207 	bic.w	r2, r3, #7
 80037b8:	4909      	ldr	r1, [pc, #36]	@ (80037e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	4313      	orrs	r3, r2
 80037be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80037c0:	4b07      	ldr	r3, [pc, #28]	@ (80037e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0307 	and.w	r3, r3, #7
 80037c8:	693a      	ldr	r2, [r7, #16]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d001      	beq.n	80037d2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40022000 	.word	0x40022000

080037e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037ec:	2300      	movs	r3, #0
 80037ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037f0:	2300      	movs	r3, #0
 80037f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d041      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003804:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003808:	d02a      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800380a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800380e:	d824      	bhi.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003810:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003814:	d008      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003816:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800381a:	d81e      	bhi.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00a      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003820:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003824:	d010      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003826:	e018      	b.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003828:	4b86      	ldr	r3, [pc, #536]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	4a85      	ldr	r2, [pc, #532]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003832:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003834:	e015      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	3304      	adds	r3, #4
 800383a:	2100      	movs	r1, #0
 800383c:	4618      	mov	r0, r3
 800383e:	f000 facb 	bl	8003dd8 <RCCEx_PLLSAI1_Config>
 8003842:	4603      	mov	r3, r0
 8003844:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003846:	e00c      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3320      	adds	r3, #32
 800384c:	2100      	movs	r1, #0
 800384e:	4618      	mov	r0, r3
 8003850:	f000 fbb6 	bl	8003fc0 <RCCEx_PLLSAI2_Config>
 8003854:	4603      	mov	r3, r0
 8003856:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003858:	e003      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	74fb      	strb	r3, [r7, #19]
      break;
 800385e:	e000      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003860:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003862:	7cfb      	ldrb	r3, [r7, #19]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10b      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003868:	4b76      	ldr	r3, [pc, #472]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800386a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800386e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003876:	4973      	ldr	r1, [pc, #460]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003878:	4313      	orrs	r3, r2
 800387a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800387e:	e001      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003880:	7cfb      	ldrb	r3, [r7, #19]
 8003882:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d041      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003894:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003898:	d02a      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800389a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800389e:	d824      	bhi.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038a4:	d008      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80038a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038aa:	d81e      	bhi.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00a      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80038b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038b4:	d010      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038b6:	e018      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038b8:	4b62      	ldr	r3, [pc, #392]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	4a61      	ldr	r2, [pc, #388]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038c4:	e015      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	3304      	adds	r3, #4
 80038ca:	2100      	movs	r1, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f000 fa83 	bl	8003dd8 <RCCEx_PLLSAI1_Config>
 80038d2:	4603      	mov	r3, r0
 80038d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038d6:	e00c      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3320      	adds	r3, #32
 80038dc:	2100      	movs	r1, #0
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 fb6e 	bl	8003fc0 <RCCEx_PLLSAI2_Config>
 80038e4:	4603      	mov	r3, r0
 80038e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038e8:	e003      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	74fb      	strb	r3, [r7, #19]
      break;
 80038ee:	e000      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80038f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038f2:	7cfb      	ldrb	r3, [r7, #19]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038f8:	4b52      	ldr	r3, [pc, #328]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038fe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003906:	494f      	ldr	r1, [pc, #316]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003908:	4313      	orrs	r3, r2
 800390a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800390e:	e001      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003910:	7cfb      	ldrb	r3, [r7, #19]
 8003912:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 80a0 	beq.w	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003922:	2300      	movs	r3, #0
 8003924:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003926:	4b47      	ldr	r3, [pc, #284]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800392a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003936:	2300      	movs	r3, #0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00d      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800393c:	4b41      	ldr	r3, [pc, #260]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800393e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003940:	4a40      	ldr	r2, [pc, #256]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003946:	6593      	str	r3, [r2, #88]	@ 0x58
 8003948:	4b3e      	ldr	r3, [pc, #248]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800394a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003954:	2301      	movs	r3, #1
 8003956:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003958:	4b3b      	ldr	r3, [pc, #236]	@ (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a3a      	ldr	r2, [pc, #232]	@ (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800395e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003962:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003964:	f7fd f9d6 	bl	8000d14 <HAL_GetTick>
 8003968:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800396a:	e009      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800396c:	f7fd f9d2 	bl	8000d14 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d902      	bls.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	74fb      	strb	r3, [r7, #19]
        break;
 800397e:	e005      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003980:	4b31      	ldr	r3, [pc, #196]	@ (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003988:	2b00      	cmp	r3, #0
 800398a:	d0ef      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800398c:	7cfb      	ldrb	r3, [r7, #19]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d15c      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003992:	4b2c      	ldr	r3, [pc, #176]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003998:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800399c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d01f      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d019      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039b0:	4b24      	ldr	r3, [pc, #144]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039bc:	4b21      	ldr	r3, [pc, #132]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039c2:	4a20      	ldr	r2, [pc, #128]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039dc:	4a19      	ldr	r2, [pc, #100]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d016      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ee:	f7fd f991 	bl	8000d14 <HAL_GetTick>
 80039f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039f4:	e00b      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039f6:	f7fd f98d 	bl	8000d14 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d902      	bls.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	74fb      	strb	r3, [r7, #19]
            break;
 8003a0c:	e006      	b.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0ec      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003a1c:	7cfb      	ldrb	r3, [r7, #19]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a22:	4b08      	ldr	r3, [pc, #32]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a32:	4904      	ldr	r1, [pc, #16]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003a3a:	e009      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a3c:	7cfb      	ldrb	r3, [r7, #19]
 8003a3e:	74bb      	strb	r3, [r7, #18]
 8003a40:	e006      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003a42:	bf00      	nop
 8003a44:	40021000 	.word	0x40021000
 8003a48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a4c:	7cfb      	ldrb	r3, [r7, #19]
 8003a4e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a50:	7c7b      	ldrb	r3, [r7, #17]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d105      	bne.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a56:	4b9e      	ldr	r3, [pc, #632]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a5a:	4a9d      	ldr	r2, [pc, #628]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a60:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a6e:	4b98      	ldr	r3, [pc, #608]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a74:	f023 0203 	bic.w	r2, r3, #3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7c:	4994      	ldr	r1, [pc, #592]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a90:	4b8f      	ldr	r3, [pc, #572]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a96:	f023 020c 	bic.w	r2, r3, #12
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a9e:	498c      	ldr	r1, [pc, #560]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0304 	and.w	r3, r3, #4
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ab2:	4b87      	ldr	r3, [pc, #540]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac0:	4983      	ldr	r1, [pc, #524]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0308 	and.w	r3, r3, #8
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00a      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ad4:	4b7e      	ldr	r3, [pc, #504]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ada:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ae2:	497b      	ldr	r1, [pc, #492]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003af6:	4b76      	ldr	r3, [pc, #472]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b04:	4972      	ldr	r1, [pc, #456]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0320 	and.w	r3, r3, #32
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00a      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b18:	4b6d      	ldr	r3, [pc, #436]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b1e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b26:	496a      	ldr	r1, [pc, #424]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b3a:	4b65      	ldr	r3, [pc, #404]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b40:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b48:	4961      	ldr	r1, [pc, #388]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00a      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b5c:	4b5c      	ldr	r3, [pc, #368]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b62:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b6a:	4959      	ldr	r1, [pc, #356]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00a      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b7e:	4b54      	ldr	r3, [pc, #336]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b84:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b8c:	4950      	ldr	r1, [pc, #320]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00a      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ba0:	4b4b      	ldr	r3, [pc, #300]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bae:	4948      	ldr	r1, [pc, #288]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00a      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bc2:	4b43      	ldr	r3, [pc, #268]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd0:	493f      	ldr	r1, [pc, #252]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d028      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003be4:	4b3a      	ldr	r3, [pc, #232]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bf2:	4937      	ldr	r1, [pc, #220]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c02:	d106      	bne.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c04:	4b32      	ldr	r3, [pc, #200]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	4a31      	ldr	r2, [pc, #196]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c0e:	60d3      	str	r3, [r2, #12]
 8003c10:	e011      	b.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c1a:	d10c      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3304      	adds	r3, #4
 8003c20:	2101      	movs	r1, #1
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 f8d8 	bl	8003dd8 <RCCEx_PLLSAI1_Config>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c2c:	7cfb      	ldrb	r3, [r7, #19]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003c32:	7cfb      	ldrb	r3, [r7, #19]
 8003c34:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d028      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c42:	4b23      	ldr	r3, [pc, #140]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c50:	491f      	ldr	r1, [pc, #124]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c60:	d106      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c62:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	4a1a      	ldr	r2, [pc, #104]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c6c:	60d3      	str	r3, [r2, #12]
 8003c6e:	e011      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c78:	d10c      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	2101      	movs	r1, #1
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 f8a9 	bl	8003dd8 <RCCEx_PLLSAI1_Config>
 8003c86:	4603      	mov	r3, r0
 8003c88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c8a:	7cfb      	ldrb	r3, [r7, #19]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003c90:	7cfb      	ldrb	r3, [r7, #19]
 8003c92:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d02b      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cae:	4908      	ldr	r1, [pc, #32]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cbe:	d109      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cc0:	4b03      	ldr	r3, [pc, #12]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	4a02      	ldr	r2, [pc, #8]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cca:	60d3      	str	r3, [r2, #12]
 8003ccc:	e014      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cdc:	d10c      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f000 f877 	bl	8003dd8 <RCCEx_PLLSAI1_Config>
 8003cea:	4603      	mov	r3, r0
 8003cec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cee:	7cfb      	ldrb	r3, [r7, #19]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003cf4:	7cfb      	ldrb	r3, [r7, #19]
 8003cf6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d02f      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d04:	4b2b      	ldr	r3, [pc, #172]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d0a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d12:	4928      	ldr	r1, [pc, #160]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d22:	d10d      	bne.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3304      	adds	r3, #4
 8003d28:	2102      	movs	r1, #2
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 f854 	bl	8003dd8 <RCCEx_PLLSAI1_Config>
 8003d30:	4603      	mov	r3, r0
 8003d32:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d34:	7cfb      	ldrb	r3, [r7, #19]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d014      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d3a:	7cfb      	ldrb	r3, [r7, #19]
 8003d3c:	74bb      	strb	r3, [r7, #18]
 8003d3e:	e011      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d48:	d10c      	bne.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3320      	adds	r3, #32
 8003d4e:	2102      	movs	r1, #2
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 f935 	bl	8003fc0 <RCCEx_PLLSAI2_Config>
 8003d56:	4603      	mov	r3, r0
 8003d58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d5a:	7cfb      	ldrb	r3, [r7, #19]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d60:	7cfb      	ldrb	r3, [r7, #19]
 8003d62:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00a      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d70:	4b10      	ldr	r3, [pc, #64]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d76:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d7e:	490d      	ldr	r1, [pc, #52]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00b      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d92:	4b08      	ldr	r3, [pc, #32]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003da2:	4904      	ldr	r1, [pc, #16]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003daa:	7cbb      	ldrb	r3, [r7, #18]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	40021000 	.word	0x40021000

08003db8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003dbc:	4b05      	ldr	r3, [pc, #20]	@ (8003dd4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a04      	ldr	r2, [pc, #16]	@ (8003dd4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003dc2:	f043 0304 	orr.w	r3, r3, #4
 8003dc6:	6013      	str	r3, [r2, #0]
}
 8003dc8:	bf00      	nop
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	40021000 	.word	0x40021000

08003dd8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003de2:	2300      	movs	r3, #0
 8003de4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003de6:	4b75      	ldr	r3, [pc, #468]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	f003 0303 	and.w	r3, r3, #3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d018      	beq.n	8003e24 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003df2:	4b72      	ldr	r3, [pc, #456]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f003 0203 	and.w	r2, r3, #3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d10d      	bne.n	8003e1e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
       ||
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d009      	beq.n	8003e1e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003e0a:	4b6c      	ldr	r3, [pc, #432]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	091b      	lsrs	r3, r3, #4
 8003e10:	f003 0307 	and.w	r3, r3, #7
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
       ||
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d047      	beq.n	8003eae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	73fb      	strb	r3, [r7, #15]
 8003e22:	e044      	b.n	8003eae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2b03      	cmp	r3, #3
 8003e2a:	d018      	beq.n	8003e5e <RCCEx_PLLSAI1_Config+0x86>
 8003e2c:	2b03      	cmp	r3, #3
 8003e2e:	d825      	bhi.n	8003e7c <RCCEx_PLLSAI1_Config+0xa4>
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d002      	beq.n	8003e3a <RCCEx_PLLSAI1_Config+0x62>
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d009      	beq.n	8003e4c <RCCEx_PLLSAI1_Config+0x74>
 8003e38:	e020      	b.n	8003e7c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e3a:	4b60      	ldr	r3, [pc, #384]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d11d      	bne.n	8003e82 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e4a:	e01a      	b.n	8003e82 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e4c:	4b5b      	ldr	r3, [pc, #364]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d116      	bne.n	8003e86 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e5c:	e013      	b.n	8003e86 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e5e:	4b57      	ldr	r3, [pc, #348]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10f      	bne.n	8003e8a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e6a:	4b54      	ldr	r3, [pc, #336]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d109      	bne.n	8003e8a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e7a:	e006      	b.n	8003e8a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e80:	e004      	b.n	8003e8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e82:	bf00      	nop
 8003e84:	e002      	b.n	8003e8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e86:	bf00      	nop
 8003e88:	e000      	b.n	8003e8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10d      	bne.n	8003eae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e92:	4b4a      	ldr	r3, [pc, #296]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6819      	ldr	r1, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	011b      	lsls	r3, r3, #4
 8003ea6:	430b      	orrs	r3, r1
 8003ea8:	4944      	ldr	r1, [pc, #272]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003eae:	7bfb      	ldrb	r3, [r7, #15]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d17d      	bne.n	8003fb0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003eb4:	4b41      	ldr	r3, [pc, #260]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a40      	ldr	r2, [pc, #256]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ebe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ec0:	f7fc ff28 	bl	8000d14 <HAL_GetTick>
 8003ec4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ec6:	e009      	b.n	8003edc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ec8:	f7fc ff24 	bl	8000d14 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d902      	bls.n	8003edc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	73fb      	strb	r3, [r7, #15]
        break;
 8003eda:	e005      	b.n	8003ee8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003edc:	4b37      	ldr	r3, [pc, #220]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1ef      	bne.n	8003ec8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ee8:	7bfb      	ldrb	r3, [r7, #15]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d160      	bne.n	8003fb0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d111      	bne.n	8003f18 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ef4:	4b31      	ldr	r3, [pc, #196]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ef6:	691b      	ldr	r3, [r3, #16]
 8003ef8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003efc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6892      	ldr	r2, [r2, #8]
 8003f04:	0211      	lsls	r1, r2, #8
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	68d2      	ldr	r2, [r2, #12]
 8003f0a:	0912      	lsrs	r2, r2, #4
 8003f0c:	0452      	lsls	r2, r2, #17
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	492a      	ldr	r1, [pc, #168]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	610b      	str	r3, [r1, #16]
 8003f16:	e027      	b.n	8003f68 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d112      	bne.n	8003f44 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f1e:	4b27      	ldr	r3, [pc, #156]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003f26:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6892      	ldr	r2, [r2, #8]
 8003f2e:	0211      	lsls	r1, r2, #8
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6912      	ldr	r2, [r2, #16]
 8003f34:	0852      	lsrs	r2, r2, #1
 8003f36:	3a01      	subs	r2, #1
 8003f38:	0552      	lsls	r2, r2, #21
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	491f      	ldr	r1, [pc, #124]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	610b      	str	r3, [r1, #16]
 8003f42:	e011      	b.n	8003f68 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f44:	4b1d      	ldr	r3, [pc, #116]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003f4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	6892      	ldr	r2, [r2, #8]
 8003f54:	0211      	lsls	r1, r2, #8
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6952      	ldr	r2, [r2, #20]
 8003f5a:	0852      	lsrs	r2, r2, #1
 8003f5c:	3a01      	subs	r2, #1
 8003f5e:	0652      	lsls	r2, r2, #25
 8003f60:	430a      	orrs	r2, r1
 8003f62:	4916      	ldr	r1, [pc, #88]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f68:	4b14      	ldr	r3, [pc, #80]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a13      	ldr	r2, [pc, #76]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f74:	f7fc fece 	bl	8000d14 <HAL_GetTick>
 8003f78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f7a:	e009      	b.n	8003f90 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f7c:	f7fc feca 	bl	8000d14 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d902      	bls.n	8003f90 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	73fb      	strb	r3, [r7, #15]
          break;
 8003f8e:	e005      	b.n	8003f9c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f90:	4b0a      	ldr	r3, [pc, #40]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d0ef      	beq.n	8003f7c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003f9c:	7bfb      	ldrb	r3, [r7, #15]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d106      	bne.n	8003fb0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003fa2:	4b06      	ldr	r3, [pc, #24]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa4:	691a      	ldr	r2, [r3, #16]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	4904      	ldr	r1, [pc, #16]	@ (8003fbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40021000 	.word	0x40021000

08003fc0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003fce:	4b6a      	ldr	r3, [pc, #424]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d018      	beq.n	800400c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003fda:	4b67      	ldr	r3, [pc, #412]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f003 0203 	and.w	r2, r3, #3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d10d      	bne.n	8004006 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
       ||
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d009      	beq.n	8004006 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003ff2:	4b61      	ldr	r3, [pc, #388]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	091b      	lsrs	r3, r3, #4
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
       ||
 8004002:	429a      	cmp	r2, r3
 8004004:	d047      	beq.n	8004096 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	73fb      	strb	r3, [r7, #15]
 800400a:	e044      	b.n	8004096 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2b03      	cmp	r3, #3
 8004012:	d018      	beq.n	8004046 <RCCEx_PLLSAI2_Config+0x86>
 8004014:	2b03      	cmp	r3, #3
 8004016:	d825      	bhi.n	8004064 <RCCEx_PLLSAI2_Config+0xa4>
 8004018:	2b01      	cmp	r3, #1
 800401a:	d002      	beq.n	8004022 <RCCEx_PLLSAI2_Config+0x62>
 800401c:	2b02      	cmp	r3, #2
 800401e:	d009      	beq.n	8004034 <RCCEx_PLLSAI2_Config+0x74>
 8004020:	e020      	b.n	8004064 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004022:	4b55      	ldr	r3, [pc, #340]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d11d      	bne.n	800406a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004032:	e01a      	b.n	800406a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004034:	4b50      	ldr	r3, [pc, #320]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800403c:	2b00      	cmp	r3, #0
 800403e:	d116      	bne.n	800406e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004044:	e013      	b.n	800406e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004046:	4b4c      	ldr	r3, [pc, #304]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10f      	bne.n	8004072 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004052:	4b49      	ldr	r3, [pc, #292]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d109      	bne.n	8004072 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004062:	e006      	b.n	8004072 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	73fb      	strb	r3, [r7, #15]
      break;
 8004068:	e004      	b.n	8004074 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800406a:	bf00      	nop
 800406c:	e002      	b.n	8004074 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800406e:	bf00      	nop
 8004070:	e000      	b.n	8004074 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004072:	bf00      	nop
    }

    if(status == HAL_OK)
 8004074:	7bfb      	ldrb	r3, [r7, #15]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d10d      	bne.n	8004096 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800407a:	4b3f      	ldr	r3, [pc, #252]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6819      	ldr	r1, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	3b01      	subs	r3, #1
 800408c:	011b      	lsls	r3, r3, #4
 800408e:	430b      	orrs	r3, r1
 8004090:	4939      	ldr	r1, [pc, #228]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004092:	4313      	orrs	r3, r2
 8004094:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004096:	7bfb      	ldrb	r3, [r7, #15]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d167      	bne.n	800416c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800409c:	4b36      	ldr	r3, [pc, #216]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a35      	ldr	r2, [pc, #212]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040a8:	f7fc fe34 	bl	8000d14 <HAL_GetTick>
 80040ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040ae:	e009      	b.n	80040c4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040b0:	f7fc fe30 	bl	8000d14 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d902      	bls.n	80040c4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	73fb      	strb	r3, [r7, #15]
        break;
 80040c2:	e005      	b.n	80040d0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040c4:	4b2c      	ldr	r3, [pc, #176]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1ef      	bne.n	80040b0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80040d0:	7bfb      	ldrb	r3, [r7, #15]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d14a      	bne.n	800416c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d111      	bne.n	8004100 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040dc:	4b26      	ldr	r3, [pc, #152]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80040e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6892      	ldr	r2, [r2, #8]
 80040ec:	0211      	lsls	r1, r2, #8
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	68d2      	ldr	r2, [r2, #12]
 80040f2:	0912      	lsrs	r2, r2, #4
 80040f4:	0452      	lsls	r2, r2, #17
 80040f6:	430a      	orrs	r2, r1
 80040f8:	491f      	ldr	r1, [pc, #124]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040fa:	4313      	orrs	r3, r2
 80040fc:	614b      	str	r3, [r1, #20]
 80040fe:	e011      	b.n	8004124 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004100:	4b1d      	ldr	r3, [pc, #116]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004108:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	6892      	ldr	r2, [r2, #8]
 8004110:	0211      	lsls	r1, r2, #8
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6912      	ldr	r2, [r2, #16]
 8004116:	0852      	lsrs	r2, r2, #1
 8004118:	3a01      	subs	r2, #1
 800411a:	0652      	lsls	r2, r2, #25
 800411c:	430a      	orrs	r2, r1
 800411e:	4916      	ldr	r1, [pc, #88]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004120:	4313      	orrs	r3, r2
 8004122:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004124:	4b14      	ldr	r3, [pc, #80]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a13      	ldr	r2, [pc, #76]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 800412a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800412e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004130:	f7fc fdf0 	bl	8000d14 <HAL_GetTick>
 8004134:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004136:	e009      	b.n	800414c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004138:	f7fc fdec 	bl	8000d14 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d902      	bls.n	800414c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	73fb      	strb	r3, [r7, #15]
          break;
 800414a:	e005      	b.n	8004158 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800414c:	4b0a      	ldr	r3, [pc, #40]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d0ef      	beq.n	8004138 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004158:	7bfb      	ldrb	r3, [r7, #15]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d106      	bne.n	800416c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800415e:	4b06      	ldr	r3, [pc, #24]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004160:	695a      	ldr	r2, [r3, #20]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	4904      	ldr	r1, [pc, #16]	@ (8004178 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004168:	4313      	orrs	r3, r2
 800416a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800416c:	7bfb      	ldrb	r3, [r7, #15]
}
 800416e:	4618      	mov	r0, r3
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	40021000 	.word	0x40021000

0800417c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800417c:	b084      	sub	sp, #16
 800417e:	b580      	push	{r7, lr}
 8004180:	b084      	sub	sp, #16
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
 8004186:	f107 001c 	add.w	r0, r7, #28
 800418a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f9bd 	bl	800451a <USB_CoreReset>
 80041a0:	4603      	mov	r3, r0
 80041a2:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80041a4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d106      	bne.n	80041ba <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	639a      	str	r2, [r3, #56]	@ 0x38
 80041b8:	e005      	b.n	80041c6 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80041c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80041d2:	b004      	add	sp, #16
 80041d4:	4770      	bx	lr

080041d6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80041d6:	b480      	push	{r7}
 80041d8:	b083      	sub	sp, #12
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f043 0201 	orr.w	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f023 0201 	bic.w	r2, r3, #1
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr

0800421a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b084      	sub	sp, #16
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
 8004222:	460b      	mov	r3, r1
 8004224:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004226:	2300      	movs	r3, #0
 8004228:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004236:	78fb      	ldrb	r3, [r7, #3]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d115      	bne.n	8004268 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004248:	200a      	movs	r0, #10
 800424a:	f7fc fd6f 	bl	8000d2c <HAL_Delay>
      ms += 10U;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	330a      	adds	r3, #10
 8004252:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 f952 	bl	80044fe <USB_GetMode>
 800425a:	4603      	mov	r3, r0
 800425c:	2b01      	cmp	r3, #1
 800425e:	d01e      	beq.n	800429e <USB_SetCurrentMode+0x84>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2bc7      	cmp	r3, #199	@ 0xc7
 8004264:	d9f0      	bls.n	8004248 <USB_SetCurrentMode+0x2e>
 8004266:	e01a      	b.n	800429e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004268:	78fb      	ldrb	r3, [r7, #3]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d115      	bne.n	800429a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800427a:	200a      	movs	r0, #10
 800427c:	f7fc fd56 	bl	8000d2c <HAL_Delay>
      ms += 10U;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	330a      	adds	r3, #10
 8004284:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f939 	bl	80044fe <USB_GetMode>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <USB_SetCurrentMode+0x84>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2bc7      	cmp	r3, #199	@ 0xc7
 8004296:	d9f0      	bls.n	800427a <USB_SetCurrentMode+0x60>
 8004298:	e001      	b.n	800429e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e005      	b.n	80042aa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2bc8      	cmp	r3, #200	@ 0xc8
 80042a2:	d101      	bne.n	80042a8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e000      	b.n	80042aa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b085      	sub	sp, #20
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
 80042ba:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	3301      	adds	r3, #1
 80042c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80042cc:	d901      	bls.n	80042d2 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e01b      	b.n	800430a <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	daf2      	bge.n	80042c0 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80042da:	2300      	movs	r3, #0
 80042dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	019b      	lsls	r3, r3, #6
 80042e2:	f043 0220 	orr.w	r2, r3, #32
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	3301      	adds	r3, #1
 80042ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80042f6:	d901      	bls.n	80042fc <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e006      	b.n	800430a <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	f003 0320 	and.w	r3, r3, #32
 8004304:	2b20      	cmp	r3, #32
 8004306:	d0f0      	beq.n	80042ea <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004316:	b480      	push	{r7}
 8004318:	b085      	sub	sp, #20
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800431e:	2300      	movs	r3, #0
 8004320:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	3301      	adds	r3, #1
 8004326:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800432e:	d901      	bls.n	8004334 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e018      	b.n	8004366 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	2b00      	cmp	r3, #0
 800433a:	daf2      	bge.n	8004322 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800433c:	2300      	movs	r3, #0
 800433e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2210      	movs	r2, #16
 8004344:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	3301      	adds	r3, #1
 800434a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004352:	d901      	bls.n	8004358 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e006      	b.n	8004366 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	f003 0310 	and.w	r3, r3, #16
 8004360:	2b10      	cmp	r3, #16
 8004362:	d0f0      	beq.n	8004346 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3714      	adds	r7, #20
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8004372:	b480      	push	{r7}
 8004374:	b089      	sub	sp, #36	@ 0x24
 8004376:	af00      	add	r7, sp, #0
 8004378:	60f8      	str	r0, [r7, #12]
 800437a:	60b9      	str	r1, [r7, #8]
 800437c:	4611      	mov	r1, r2
 800437e:	461a      	mov	r2, r3
 8004380:	460b      	mov	r3, r1
 8004382:	71fb      	strb	r3, [r7, #7]
 8004384:	4613      	mov	r3, r2
 8004386:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004390:	88bb      	ldrh	r3, [r7, #4]
 8004392:	3303      	adds	r3, #3
 8004394:	089b      	lsrs	r3, r3, #2
 8004396:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8004398:	2300      	movs	r3, #0
 800439a:	61bb      	str	r3, [r7, #24]
 800439c:	e018      	b.n	80043d0 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800439e:	79fb      	ldrb	r3, [r7, #7]
 80043a0:	031a      	lsls	r2, r3, #12
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	4413      	add	r3, r2
 80043a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80043aa:	461a      	mov	r2, r3
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6013      	str	r3, [r2, #0]
    pSrc++;
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	3301      	adds	r3, #1
 80043b6:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	3301      	adds	r3, #1
 80043bc:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	3301      	adds	r3, #1
 80043c2:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	3301      	adds	r3, #1
 80043c8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	3301      	adds	r3, #1
 80043ce:	61bb      	str	r3, [r7, #24]
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d3e2      	bcc.n	800439e <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3724      	adds	r7, #36	@ 0x24
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b08b      	sub	sp, #44	@ 0x2c
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	60f8      	str	r0, [r7, #12]
 80043ee:	60b9      	str	r1, [r7, #8]
 80043f0:	4613      	mov	r3, r2
 80043f2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80043fc:	88fb      	ldrh	r3, [r7, #6]
 80043fe:	089b      	lsrs	r3, r3, #2
 8004400:	b29b      	uxth	r3, r3
 8004402:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004404:	88fb      	ldrh	r3, [r7, #6]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800440c:	2300      	movs	r3, #0
 800440e:	623b      	str	r3, [r7, #32]
 8004410:	e014      	b.n	800443c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	601a      	str	r2, [r3, #0]
    pDest++;
 800441e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004420:	3301      	adds	r3, #1
 8004422:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004426:	3301      	adds	r3, #1
 8004428:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	3301      	adds	r3, #1
 800442e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004432:	3301      	adds	r3, #1
 8004434:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	3301      	adds	r3, #1
 800443a:	623b      	str	r3, [r7, #32]
 800443c:	6a3a      	ldr	r2, [r7, #32]
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	429a      	cmp	r2, r3
 8004442:	d3e6      	bcc.n	8004412 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004444:	8bfb      	ldrh	r3, [r7, #30]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d01e      	beq.n	8004488 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800444a:	2300      	movs	r3, #0
 800444c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004454:	461a      	mov	r2, r3
 8004456:	f107 0310 	add.w	r3, r7, #16
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	b2db      	uxtb	r3, r3
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	fa22 f303 	lsr.w	r3, r2, r3
 800446a:	b2da      	uxtb	r2, r3
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	701a      	strb	r2, [r3, #0]
      i++;
 8004470:	6a3b      	ldr	r3, [r7, #32]
 8004472:	3301      	adds	r3, #1
 8004474:	623b      	str	r3, [r7, #32]
      pDest++;
 8004476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004478:	3301      	adds	r3, #1
 800447a:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800447c:	8bfb      	ldrh	r3, [r7, #30]
 800447e:	3b01      	subs	r3, #1
 8004480:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004482:	8bfb      	ldrh	r3, [r7, #30]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1ea      	bne.n	800445e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800448a:	4618      	mov	r0, r3
 800448c:	372c      	adds	r7, #44	@ 0x2c
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004496:	b480      	push	{r7}
 8004498:	b085      	sub	sp, #20
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	4013      	ands	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80044ae:	68fb      	ldr	r3, [r7, #12]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	460b      	mov	r3, r1
 80044c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80044cc:	78fb      	ldrb	r3, [r7, #3]
 80044ce:	015a      	lsls	r2, r3, #5
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4413      	add	r3, r2
 80044d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80044dc:	78fb      	ldrb	r3, [r7, #3]
 80044de:	015a      	lsls	r2, r3, #5
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4413      	add	r3, r2
 80044e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	4013      	ands	r3, r2
 80044ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80044f0:	68bb      	ldr	r3, [r7, #8]
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3714      	adds	r7, #20
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr

080044fe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80044fe:	b480      	push	{r7}
 8004500:	b083      	sub	sp, #12
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	f003 0301 	and.w	r3, r3, #1
}
 800450e:	4618      	mov	r0, r3
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr

0800451a <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800451a:	b480      	push	{r7}
 800451c:	b085      	sub	sp, #20
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004522:	2300      	movs	r3, #0
 8004524:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	3301      	adds	r3, #1
 800452a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004532:	d901      	bls.n	8004538 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e022      	b.n	800457e <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	2b00      	cmp	r3, #0
 800453e:	daf2      	bge.n	8004526 <USB_CoreReset+0xc>

  count = 10U;
 8004540:	230a      	movs	r3, #10
 8004542:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004544:	e002      	b.n	800454c <USB_CoreReset+0x32>
  {
    count--;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	3b01      	subs	r3, #1
 800454a:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f9      	bne.n	8004546 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	f043 0201 	orr.w	r2, r3, #1
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	3301      	adds	r3, #1
 8004562:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800456a:	d901      	bls.n	8004570 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e006      	b.n	800457e <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b01      	cmp	r3, #1
 800457a:	d0f0      	beq.n	800455e <USB_CoreReset+0x44>

  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3714      	adds	r7, #20
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
	...

0800458c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800458c:	b084      	sub	sp, #16
 800458e:	b580      	push	{r7, lr}
 8004590:	b086      	sub	sp, #24
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
 8004596:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800459a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800459e:	2300      	movs	r3, #0
 80045a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80045ac:	461a      	mov	r2, r3
 80045ae:	2300      	movs	r3, #0
 80045b0:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80045d8:	f023 0304 	bic.w	r3, r3, #4
 80045dc:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80045de:	2110      	movs	r1, #16
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f7ff fe66 	bl	80042b2 <USB_FlushTxFifo>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f7ff fe90 	bl	8004316 <USB_FlushRxFifo>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004600:	2300      	movs	r3, #0
 8004602:	613b      	str	r3, [r7, #16]
 8004604:	e015      	b.n	8004632 <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	015a      	lsls	r2, r3, #5
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	4413      	add	r3, r2
 800460e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004612:	461a      	mov	r2, r3
 8004614:	f04f 33ff 	mov.w	r3, #4294967295
 8004618:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	015a      	lsls	r2, r3, #5
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	4413      	add	r3, r2
 8004622:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004626:	461a      	mov	r2, r3
 8004628:	2300      	movs	r3, #0
 800462a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	3301      	adds	r3, #1
 8004630:	613b      	str	r3, [r7, #16]
 8004632:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004636:	461a      	mov	r2, r3
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	4293      	cmp	r3, r2
 800463c:	d3e3      	bcc.n	8004606 <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f04f 32ff 	mov.w	r2, #4294967295
 800464a:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2280      	movs	r2, #128	@ 0x80
 8004650:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60UL << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a0c      	ldr	r2, [pc, #48]	@ (8004688 <USB_HostInit+0xfc>)
 8004656:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40UL << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a0c      	ldr	r2, [pc, #48]	@ (800468c <USB_HostInit+0x100>)
 800465c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	f043 0210 	orr.w	r2, r3, #16
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	699a      	ldr	r2, [r3, #24]
 8004670:	4b07      	ldr	r3, [pc, #28]	@ (8004690 <USB_HostInit+0x104>)
 8004672:	4313      	orrs	r3, r2
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004678:	7dfb      	ldrb	r3, [r7, #23]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3718      	adds	r7, #24
 800467e:	46bd      	mov	sp, r7
 8004680:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004684:	b004      	add	sp, #16
 8004686:	4770      	bx	lr
 8004688:	00600080 	.word	0x00600080
 800468c:	004000e0 	.word	0x004000e0
 8004690:	a3200008 	.word	0xa3200008

08004694 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	460b      	mov	r3, r1
 800469e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046b2:	f023 0303 	bic.w	r3, r3, #3
 80046b6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	78fb      	ldrb	r3, [r7, #3]
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	68f9      	ldr	r1, [r7, #12]
 80046c8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80046cc:	4313      	orrs	r3, r2
 80046ce:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80046d0:	78fb      	ldrb	r3, [r7, #3]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d107      	bne.n	80046e6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046dc:	461a      	mov	r2, r3
 80046de:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80046e2:	6053      	str	r3, [r2, #4]
 80046e4:	e00c      	b.n	8004700 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80046e6:	78fb      	ldrb	r3, [r7, #3]
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d107      	bne.n	80046fc <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046f2:	461a      	mov	r2, r3
 80046f4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80046f8:	6053      	str	r3, [r2, #4]
 80046fa:	e001      	b.n	8004700 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e000      	b.n	8004702 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr

0800470e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b084      	sub	sp, #16
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800471a:	2300      	movs	r3, #0
 800471c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800472e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	68fa      	ldr	r2, [r7, #12]
 8004734:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800473e:	2064      	movs	r0, #100	@ 0x64
 8004740:	f7fc faf4 	bl	8000d2c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800474c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004750:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004752:	200a      	movs	r0, #10
 8004754:	f7fc faea 	bl	8000d2c <HAL_Delay>

  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004762:	b480      	push	{r7}
 8004764:	b085      	sub	sp, #20
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
 800476a:	460b      	mov	r3, r1
 800476c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004772:	2300      	movs	r3, #0
 8004774:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004786:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d109      	bne.n	80047a6 <USB_DriveVbus+0x44>
 8004792:	78fb      	ldrb	r3, [r7, #3]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d106      	bne.n	80047a6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80047a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80047a4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047b0:	d109      	bne.n	80047c6 <USB_DriveVbus+0x64>
 80047b2:	78fb      	ldrb	r3, [r7, #3]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d106      	bne.n	80047c6 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80047c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047c4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3714      	adds	r7, #20
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80047e0:	2300      	movs	r3, #0
 80047e2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	0c5b      	lsrs	r3, r3, #17
 80047f2:	f003 0303 	and.w	r3, r3, #3
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3714      	adds	r7, #20
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8004802:	b480      	push	{r7}
 8004804:	b085      	sub	sp, #20
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	b29b      	uxth	r3, r3
}
 8004818:	4618      	mov	r0, r3
 800481a:	3714      	adds	r7, #20
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	4608      	mov	r0, r1
 800482e:	4611      	mov	r1, r2
 8004830:	461a      	mov	r2, r3
 8004832:	4603      	mov	r3, r0
 8004834:	70fb      	strb	r3, [r7, #3]
 8004836:	460b      	mov	r3, r1
 8004838:	70bb      	strb	r3, [r7, #2]
 800483a:	4613      	mov	r3, r2
 800483c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8004846:	78fb      	ldrb	r3, [r7, #3]
 8004848:	015a      	lsls	r2, r3, #5
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4413      	add	r3, r2
 800484e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004852:	461a      	mov	r2, r3
 8004854:	f04f 33ff 	mov.w	r3, #4294967295
 8004858:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800485a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800485e:	2b03      	cmp	r3, #3
 8004860:	d867      	bhi.n	8004932 <USB_HC_Init+0x10e>
 8004862:	a201      	add	r2, pc, #4	@ (adr r2, 8004868 <USB_HC_Init+0x44>)
 8004864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004868:	08004879 	.word	0x08004879
 800486c:	080048f5 	.word	0x080048f5
 8004870:	08004879 	.word	0x08004879
 8004874:	080048b7 	.word	0x080048b7
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004878:	78fb      	ldrb	r3, [r7, #3]
 800487a:	015a      	lsls	r2, r3, #5
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	4413      	add	r3, r2
 8004880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004884:	461a      	mov	r2, r3
 8004886:	f240 439d 	movw	r3, #1181	@ 0x49d
 800488a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800488c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004890:	2b00      	cmp	r3, #0
 8004892:	da51      	bge.n	8004938 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	015a      	lsls	r2, r3, #5
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	4413      	add	r3, r2
 800489c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	78fa      	ldrb	r2, [r7, #3]
 80048a4:	0151      	lsls	r1, r2, #5
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	440a      	add	r2, r1
 80048aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048b2:	60d3      	str	r3, [r2, #12]
      }
      break;
 80048b4:	e040      	b.n	8004938 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80048b6:	78fb      	ldrb	r3, [r7, #3]
 80048b8:	015a      	lsls	r2, r3, #5
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4413      	add	r3, r2
 80048be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048c2:	461a      	mov	r2, r3
 80048c4:	f240 639d 	movw	r3, #1693	@ 0x69d
 80048c8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80048ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	da34      	bge.n	800493c <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80048d2:	78fb      	ldrb	r3, [r7, #3]
 80048d4:	015a      	lsls	r2, r3, #5
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	4413      	add	r3, r2
 80048da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	78fa      	ldrb	r2, [r7, #3]
 80048e2:	0151      	lsls	r1, r2, #5
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	440a      	add	r2, r1
 80048e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048f0:	60d3      	str	r3, [r2, #12]
      }

      break;
 80048f2:	e023      	b.n	800493c <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80048f4:	78fb      	ldrb	r3, [r7, #3]
 80048f6:	015a      	lsls	r2, r3, #5
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	4413      	add	r3, r2
 80048fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004900:	461a      	mov	r2, r3
 8004902:	f240 2325 	movw	r3, #549	@ 0x225
 8004906:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004908:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800490c:	2b00      	cmp	r3, #0
 800490e:	da17      	bge.n	8004940 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004910:	78fb      	ldrb	r3, [r7, #3]
 8004912:	015a      	lsls	r2, r3, #5
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	4413      	add	r3, r2
 8004918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	78fa      	ldrb	r2, [r7, #3]
 8004920:	0151      	lsls	r1, r2, #5
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	440a      	add	r2, r1
 8004926:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800492a:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800492e:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004930:	e006      	b.n	8004940 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	77fb      	strb	r3, [r7, #31]
      break;
 8004936:	e004      	b.n	8004942 <USB_HC_Init+0x11e>
      break;
 8004938:	bf00      	nop
 800493a:	e002      	b.n	8004942 <USB_HC_Init+0x11e>
      break;
 800493c:	bf00      	nop
 800493e:	e000      	b.n	8004942 <USB_HC_Init+0x11e>
      break;
 8004940:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8004942:	78fb      	ldrb	r3, [r7, #3]
 8004944:	015a      	lsls	r2, r3, #5
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	4413      	add	r3, r2
 800494a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	78fa      	ldrb	r2, [r7, #3]
 8004952:	0151      	lsls	r1, r2, #5
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	440a      	add	r2, r1
 8004958:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800495c:	f043 0302 	orr.w	r3, r3, #2
 8004960:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	78fb      	ldrb	r3, [r7, #3]
 800496c:	f003 030f 	and.w	r3, r3, #15
 8004970:	2101      	movs	r1, #1
 8004972:	fa01 f303 	lsl.w	r3, r1, r3
 8004976:	6939      	ldr	r1, [r7, #16]
 8004978:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800497c:	4313      	orrs	r3, r2
 800497e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800498c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004990:	2b00      	cmp	r3, #0
 8004992:	da03      	bge.n	800499c <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1UL << 15) & USB_OTG_HCCHAR_EPDIR;
 8004994:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004998:	61bb      	str	r3, [r7, #24]
 800499a:	e001      	b.n	80049a0 <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 800499c:	2300      	movs	r3, #0
 800499e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7ff ff17 	bl	80047d4 <USB_GetHostSpeed>
 80049a6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80049a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d106      	bne.n	80049be <USB_HC_Init+0x19a>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d003      	beq.n	80049be <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1UL << 17) & USB_OTG_HCCHAR_LSDEV;
 80049b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80049ba:	617b      	str	r3, [r7, #20]
 80049bc:	e001      	b.n	80049c2 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80049be:	2300      	movs	r3, #0
 80049c0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80049c2:	787b      	ldrb	r3, [r7, #1]
 80049c4:	059b      	lsls	r3, r3, #22
 80049c6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80049ca:	78bb      	ldrb	r3, [r7, #2]
 80049cc:	02db      	lsls	r3, r3, #11
 80049ce:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80049d2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80049d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80049d8:	049b      	lsls	r3, r3, #18
 80049da:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80049de:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80049e0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80049e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80049e6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	431a      	orrs	r2, r3
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80049f0:	78fa      	ldrb	r2, [r7, #3]
 80049f2:	0151      	lsls	r1, r2, #5
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	440a      	add	r2, r1
 80049f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80049fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004a00:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8004a02:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004a06:	2b03      	cmp	r3, #3
 8004a08:	d003      	beq.n	8004a12 <USB_HC_Init+0x1ee>
 8004a0a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d10f      	bne.n	8004a32 <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004a12:	78fb      	ldrb	r3, [r7, #3]
 8004a14:	015a      	lsls	r2, r3, #5
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	4413      	add	r3, r2
 8004a1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	78fa      	ldrb	r2, [r7, #3]
 8004a22:	0151      	lsls	r1, r2, #5
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	440a      	add	r2, r1
 8004a28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a2c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004a30:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004a32:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3720      	adds	r7, #32
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	785b      	ldrb	r3, [r3, #1]
 8004a4e:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8004a50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a54:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d018      	beq.n	8004a90 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	8952      	ldrh	r2, [r2, #10]
 8004a66:	4413      	add	r3, r2
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	8952      	ldrh	r2, [r2, #10]
 8004a6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a72:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8004a74:	8bfa      	ldrh	r2, [r7, #30]
 8004a76:	8a7b      	ldrh	r3, [r7, #18]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d90b      	bls.n	8004a94 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8004a7c:	8a7b      	ldrh	r3, [r7, #18]
 8004a7e:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004a80:	8bfb      	ldrh	r3, [r7, #30]
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	8952      	ldrh	r2, [r2, #10]
 8004a86:	fb03 f202 	mul.w	r2, r3, r2
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	615a      	str	r2, [r3, #20]
 8004a8e:	e001      	b.n	8004a94 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8004a90:	2301      	movs	r3, #1
 8004a92:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	78db      	ldrb	r3, [r3, #3]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d007      	beq.n	8004aac <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004a9c:	8bfb      	ldrh	r3, [r7, #30]
 8004a9e:	683a      	ldr	r2, [r7, #0]
 8004aa0:	8952      	ldrh	r2, [r2, #10]
 8004aa2:	fb03 f202 	mul.w	r2, r3, r2
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	615a      	str	r2, [r3, #20]
 8004aaa:	e003      	b.n	8004ab4 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	699a      	ldr	r2, [r3, #24]
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004abc:	8bfb      	ldrh	r3, [r7, #30]
 8004abe:	04d9      	lsls	r1, r3, #19
 8004ac0:	4b59      	ldr	r3, [pc, #356]	@ (8004c28 <USB_HC_StartXfer+0x1ec>)
 8004ac2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004ac4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	7b1b      	ldrb	r3, [r3, #12]
 8004aca:	075b      	lsls	r3, r3, #29
 8004acc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004ad0:	6979      	ldr	r1, [r7, #20]
 8004ad2:	0148      	lsls	r0, r1, #5
 8004ad4:	69b9      	ldr	r1, [r7, #24]
 8004ad6:	4401      	add	r1, r0
 8004ad8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004adc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004ade:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	bf0c      	ite	eq
 8004af0:	2301      	moveq	r3, #1
 8004af2:	2300      	movne	r3, #0
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	015a      	lsls	r2, r3, #5
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	4413      	add	r3, r2
 8004b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	0151      	lsls	r1, r2, #5
 8004b0a:	69ba      	ldr	r2, [r7, #24]
 8004b0c:	440a      	add	r2, r1
 8004b0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b12:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004b16:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	015a      	lsls	r2, r3, #5
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	7c7b      	ldrb	r3, [r7, #17]
 8004b28:	075b      	lsls	r3, r3, #29
 8004b2a:	6979      	ldr	r1, [r7, #20]
 8004b2c:	0148      	lsls	r0, r1, #5
 8004b2e:	69b9      	ldr	r1, [r7, #24]
 8004b30:	4401      	add	r1, r0
 8004b32:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8004b36:	4313      	orrs	r3, r2
 8004b38:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	015a      	lsls	r2, r3, #5
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	4413      	add	r3, r2
 8004b42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b50:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	78db      	ldrb	r3, [r3, #3]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d004      	beq.n	8004b64 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b60:	60bb      	str	r3, [r7, #8]
 8004b62:	e003      	b.n	8004b6c <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b6a:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b72:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	015a      	lsls	r2, r3, #5
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b80:	461a      	mov	r2, r3
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	78db      	ldrb	r3, [r3, #3]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d147      	bne.n	8004c1e <USB_HC_StartXfer+0x1e2>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d043      	beq.n	8004c1e <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	7a5b      	ldrb	r3, [r3, #9]
 8004b9a:	2b03      	cmp	r3, #3
 8004b9c:	d830      	bhi.n	8004c00 <USB_HC_StartXfer+0x1c4>
 8004b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004ba4 <USB_HC_StartXfer+0x168>)
 8004ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba4:	08004bb5 	.word	0x08004bb5
 8004ba8:	08004bd9 	.word	0x08004bd9
 8004bac:	08004bb5 	.word	0x08004bb5
 8004bb0:	08004bd9 	.word	0x08004bd9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	699b      	ldr	r3, [r3, #24]
 8004bb8:	3303      	adds	r3, #3
 8004bba:	089b      	lsrs	r3, r3, #2
 8004bbc:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8004bbe:	89fa      	ldrh	r2, [r7, #14]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d91c      	bls.n	8004c04 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	f043 0220 	orr.w	r2, r3, #32
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	619a      	str	r2, [r3, #24]
        }
        break;
 8004bd6:	e015      	b.n	8004c04 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	3303      	adds	r3, #3
 8004bde:	089b      	lsrs	r3, r3, #2
 8004be0:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8004be2:	89fa      	ldrh	r2, [r7, #14]
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d90a      	bls.n	8004c08 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	619a      	str	r2, [r3, #24]
        }
        break;
 8004bfe:	e003      	b.n	8004c08 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 8004c00:	bf00      	nop
 8004c02:	e002      	b.n	8004c0a <USB_HC_StartXfer+0x1ce>
        break;
 8004c04:	bf00      	nop
 8004c06:	e000      	b.n	8004c0a <USB_HC_StartXfer+0x1ce>
        break;
 8004c08:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	6919      	ldr	r1, [r3, #16]
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	785a      	ldrb	r2, [r3, #1]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff fbaa 	bl	8004372 <USB_WritePacket>
  }

  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3720      	adds	r7, #32
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	1ff80000 	.word	0x1ff80000

08004c2c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	b29b      	uxth	r3, r3
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3714      	adds	r7, #20
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b089      	sub	sp, #36	@ 0x24
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
 8004c56:	460b      	mov	r3, r1
 8004c58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	015a      	lsls	r2, r3, #5
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	0c9b      	lsrs	r3, r3, #18
 8004c76:	f003 0303 	and.w	r3, r3, #3
 8004c7a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	015a      	lsls	r2, r3, #5
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	4413      	add	r3, r2
 8004c84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	0fdb      	lsrs	r3, r3, #31
 8004c8c:	f003 0301 	and.w	r3, r3, #1
 8004c90:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	015a      	lsls	r2, r3, #5
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	4413      	add	r3, r2
 8004c9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	0fdb      	lsrs	r3, r3, #31
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f003 0320 	and.w	r3, r3, #32
 8004cb0:	2b20      	cmp	r3, #32
 8004cb2:	d10d      	bne.n	8004cd0 <USB_HC_Halt+0x82>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10a      	bne.n	8004cd0 <USB_HC_Halt+0x82>
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d005      	beq.n	8004ccc <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d002      	beq.n	8004ccc <USB_HC_Halt+0x7e>
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	2b03      	cmp	r3, #3
 8004cca:	d101      	bne.n	8004cd0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	e0d8      	b.n	8004e82 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d002      	beq.n	8004cdc <USB_HC_Halt+0x8e>
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d173      	bne.n	8004dc4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	015a      	lsls	r2, r3, #5
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	0151      	lsls	r1, r2, #5
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	440a      	add	r2, r1
 8004cf2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004cf6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004cfa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f003 0320 	and.w	r3, r3, #32
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d14a      	bne.n	8004d9e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFUL << 16)) == 0U)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d133      	bne.n	8004d7c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	015a      	lsls	r2, r3, #5
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	4413      	add	r3, r2
 8004d1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	0151      	lsls	r1, r2, #5
 8004d26:	69fa      	ldr	r2, [r7, #28]
 8004d28:	440a      	add	r2, r1
 8004d2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d2e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d32:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	015a      	lsls	r2, r3, #5
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	0151      	lsls	r1, r2, #5
 8004d46:	69fa      	ldr	r2, [r7, #28]
 8004d48:	440a      	add	r2, r1
 8004d4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d52:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	3301      	adds	r3, #1
 8004d58:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d60:	d82e      	bhi.n	8004dc0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	015a      	lsls	r2, r3, #5
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d78:	d0ec      	beq.n	8004d54 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004d7a:	e081      	b.n	8004e80 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	015a      	lsls	r2, r3, #5
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	4413      	add	r3, r2
 8004d84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	0151      	lsls	r1, r2, #5
 8004d8e:	69fa      	ldr	r2, [r7, #28]
 8004d90:	440a      	add	r2, r1
 8004d92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d9a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004d9c:	e070      	b.n	8004e80 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	015a      	lsls	r2, r3, #5
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	4413      	add	r3, r2
 8004da6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	0151      	lsls	r1, r2, #5
 8004db0:	69fa      	ldr	r2, [r7, #28]
 8004db2:	440a      	add	r2, r1
 8004db4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004db8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004dbc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004dbe:	e05f      	b.n	8004e80 <USB_HC_Halt+0x232>
            break;
 8004dc0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004dc2:	e05d      	b.n	8004e80 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	69ba      	ldr	r2, [r7, #24]
 8004dd4:	0151      	lsls	r1, r2, #5
 8004dd6:	69fa      	ldr	r2, [r7, #28]
 8004dd8:	440a      	add	r2, r1
 8004dda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004dde:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004de2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFUL << 16)) == 0U)
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d133      	bne.n	8004e5c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	0151      	lsls	r1, r2, #5
 8004e06:	69fa      	ldr	r2, [r7, #28]
 8004e08:	440a      	add	r2, r1
 8004e0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e12:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	0151      	lsls	r1, r2, #5
 8004e26:	69fa      	ldr	r2, [r7, #28]
 8004e28:	440a      	add	r2, r1
 8004e2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e32:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	3301      	adds	r3, #1
 8004e38:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e40:	d81d      	bhi.n	8004e7e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	015a      	lsls	r2, r3, #5
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	4413      	add	r3, r2
 8004e4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e58:	d0ec      	beq.n	8004e34 <USB_HC_Halt+0x1e6>
 8004e5a:	e011      	b.n	8004e80 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	015a      	lsls	r2, r3, #5
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	4413      	add	r3, r2
 8004e64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	0151      	lsls	r1, r2, #5
 8004e6e:	69fa      	ldr	r2, [r7, #28]
 8004e70:	440a      	add	r2, r1
 8004e72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e7a:	6013      	str	r3, [r2, #0]
 8004e7c:	e000      	b.n	8004e80 <USB_HC_Halt+0x232>
          break;
 8004e7e:	bf00      	nop
    }
  }

  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3724      	adds	r7, #36	@ 0x24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr

08004e8e <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b088      	sub	sp, #32
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8004e96:	2300      	movs	r3, #0
 8004e98:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7ff f9a8 	bl	80041f8 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004ea8:	2110      	movs	r1, #16
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7ff fa01 	bl	80042b2 <USB_FlushTxFifo>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7ff fa2b 	bl	8004316 <USB_FlushRxFifo>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d001      	beq.n	8004eca <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61bb      	str	r3, [r7, #24]
 8004ece:	e01f      	b.n	8004f10 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	015a      	lsls	r2, r3, #5
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ee6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004eee:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004ef6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	015a      	lsls	r2, r3, #5
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	4413      	add	r3, r2
 8004f00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f04:	461a      	mov	r2, r3
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	61bb      	str	r3, [r7, #24]
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	2b0f      	cmp	r3, #15
 8004f14:	d9dc      	bls.n	8004ed0 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8004f16:	2300      	movs	r3, #0
 8004f18:	61bb      	str	r3, [r7, #24]
 8004f1a:	e034      	b.n	8004f86 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f32:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f3a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004f42:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	015a      	lsls	r2, r3, #5
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f50:	461a      	mov	r2, r3
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f62:	d80c      	bhi.n	8004f7e <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	015a      	lsls	r2, r3, #5
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f7a:	d0ec      	beq.n	8004f56 <USB_StopHost+0xc8>
 8004f7c:	e000      	b.n	8004f80 <USB_StopHost+0xf2>
        break;
 8004f7e:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	3301      	adds	r3, #1
 8004f84:	61bb      	str	r3, [r7, #24]
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	2b0f      	cmp	r3, #15
 8004f8a:	d9c7      	bls.n	8004f1c <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004f92:	461a      	mov	r2, r3
 8004f94:	f04f 33ff 	mov.w	r3, #4294967295
 8004f98:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8004fa0:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f7ff f917 	bl	80041d6 <USB_EnableGlobalInt>

  return ret;
 8004fa8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3720      	adds	r7, #32
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
	...

08004fb4 <USBH_MIDI_Init>:
    USBH_MIDI_SOFProcess
};

/* USBH_MIDI_Init: called upon device connection for MIDI class */
static USBH_StatusTypeDef USBH_MIDI_Init(USBH_HandleTypeDef *phost)
{
 8004fb4:	b590      	push	{r4, r7, lr}
 8004fb6:	b08d      	sub	sp, #52	@ 0x34
 8004fb8:	af04      	add	r7, sp, #16
 8004fba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL;
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	773b      	strb	r3, [r7, #28]
  MIDI_HandleTypeDef *MIDI_Handle;

  /* Allocate memory for MIDI class handle */
  MIDI_Handle = (MIDI_HandleTypeDef *)USBH_malloc(sizeof(MIDI_HandleTypeDef));
 8004fc0:	208e      	movs	r0, #142	@ 0x8e
 8004fc2:	f002 fa9f 	bl	8007504 <malloc>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	61bb      	str	r3, [r7, #24]
  if (MIDI_Handle == NULL)
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d104      	bne.n	8004fda <USBH_MIDI_Init+0x26>
  {
    printf("USBH_MIDI_Init: Failed to allocate MIDI class handle\r\n");
 8004fd0:	4883      	ldr	r0, [pc, #524]	@ (80051e0 <USBH_MIDI_Init+0x22c>)
 8004fd2:	f002 fc7f 	bl	80078d4 <puts>
    return USBH_FAIL;
 8004fd6:	2302      	movs	r3, #2
 8004fd8:	e0fd      	b.n	80051d6 <USBH_MIDI_Init+0x222>
  }
  memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef));
 8004fda:	228e      	movs	r2, #142	@ 0x8e
 8004fdc:	2100      	movs	r1, #0
 8004fde:	69b8      	ldr	r0, [r7, #24]
 8004fe0:	f002 fd58 	bl	8007a94 <memset>
  phost->pActiveClass->pData = (void *)MIDI_Handle;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	61da      	str	r2, [r3, #28]

  /* Find the MIDI Streaming interface (Audio class 0x01, subclass 0x03) */
  uint8_t interface = 0xFF;
 8004fee:	23ff      	movs	r3, #255	@ 0xff
 8004ff0:	77fb      	strb	r3, [r7, #31]
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	77bb      	strb	r3, [r7, #30]
 8004ff6:	e01b      	b.n	8005030 <USBH_MIDI_Init+0x7c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8004ff8:	7fbb      	ldrb	r3, [r7, #30]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	211a      	movs	r1, #26
 8004ffe:	fb01 f303 	mul.w	r3, r1, r3
 8005002:	4413      	add	r3, r2
 8005004:	f203 3347 	addw	r3, r3, #839	@ 0x347
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	2b01      	cmp	r3, #1
 800500c:	d10d      	bne.n	800502a <USBH_MIDI_Init+0x76>
        (phost->device.CfgDesc.Itf_Desc[idx].bInterfaceSubClass == USB_MIDI_SUBCLASS_STREAMING))
 800500e:	7fbb      	ldrb	r3, [r7, #30]
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	211a      	movs	r1, #26
 8005014:	fb01 f303 	mul.w	r3, r1, r3
 8005018:	4413      	add	r3, r2
 800501a:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800501e:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8005020:	2b03      	cmp	r3, #3
 8005022:	d102      	bne.n	800502a <USBH_MIDI_Init+0x76>
    {
      interface = idx;
 8005024:	7fbb      	ldrb	r3, [r7, #30]
 8005026:	77fb      	strb	r3, [r7, #31]
      break;
 8005028:	e008      	b.n	800503c <USBH_MIDI_Init+0x88>
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 800502a:	7fbb      	ldrb	r3, [r7, #30]
 800502c:	3301      	adds	r3, #1
 800502e:	77bb      	strb	r3, [r7, #30]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8005036:	7fba      	ldrb	r2, [r7, #30]
 8005038:	429a      	cmp	r2, r3
 800503a:	d3dd      	bcc.n	8004ff8 <USBH_MIDI_Init+0x44>
    }
  }
  if (interface == 0xFF)
 800503c:	7ffb      	ldrb	r3, [r7, #31]
 800503e:	2bff      	cmp	r3, #255	@ 0xff
 8005040:	d104      	bne.n	800504c <USBH_MIDI_Init+0x98>
  {
    printf("USBH_MIDI_Init: No MIDI Streaming interface found\r\n");
 8005042:	4868      	ldr	r0, [pc, #416]	@ (80051e4 <USBH_MIDI_Init+0x230>)
 8005044:	f002 fc46 	bl	80078d4 <puts>
    return USBH_FAIL;
 8005048:	2302      	movs	r3, #2
 800504a:	e0c4      	b.n	80051d6 <USBH_MIDI_Init+0x222>
  }
  printf("USBH_MIDI_Init: MIDI Streaming interface found at index %d\r\n", interface);
 800504c:	7ffb      	ldrb	r3, [r7, #31]
 800504e:	4619      	mov	r1, r3
 8005050:	4865      	ldr	r0, [pc, #404]	@ (80051e8 <USBH_MIDI_Init+0x234>)
 8005052:	f002 fbd7 	bl	8007804 <iprintf>

  /* Get the interface descriptor and parse its endpoints */
  USBH_InterfaceDescTypeDef *itf_desc = &phost->device.CfgDesc.Itf_Desc[interface];
 8005056:	7ffb      	ldrb	r3, [r7, #31]
 8005058:	221a      	movs	r2, #26
 800505a:	fb02 f303 	mul.w	r3, r2, r3
 800505e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	4413      	add	r3, r2
 8005066:	330a      	adds	r3, #10
 8005068:	617b      	str	r3, [r7, #20]
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 800506a:	2300      	movs	r3, #0
 800506c:	777b      	strb	r3, [r7, #29]
 800506e:	e090      	b.n	8005192 <USBH_MIDI_Init+0x1de>
  {
    USBH_EpDescTypeDef *ep_desc = &itf_desc->Ep_Desc[ep_idx];
 8005070:	7f7b      	ldrb	r3, [r7, #29]
 8005072:	3301      	adds	r3, #1
 8005074:	00db      	lsls	r3, r3, #3
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	4413      	add	r3, r2
 800507a:	3302      	adds	r3, #2
 800507c:	613b      	str	r3, [r7, #16]
    uint8_t ep_addr = ep_desc->bEndpointAddress;
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	789b      	ldrb	r3, [r3, #2]
 8005082:	73fb      	strb	r3, [r7, #15]
    uint8_t ep_type = ep_desc->bmAttributes & 0x03U;  // lower 2 bits indicate type
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	78db      	ldrb	r3, [r3, #3]
 8005088:	f003 0303 	and.w	r3, r3, #3
 800508c:	73bb      	strb	r3, [r7, #14]
    if ((ep_addr & 0x80U) && (ep_type == 0x02U))
 800508e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005092:	2b00      	cmp	r3, #0
 8005094:	da3b      	bge.n	800510e <USBH_MIDI_Init+0x15a>
 8005096:	7bbb      	ldrb	r3, [r7, #14]
 8005098:	2b02      	cmp	r3, #2
 800509a:	d138      	bne.n	800510e <USBH_MIDI_Init+0x15a>
    {
      /* MIDI IN endpoint (Bulk IN) */
      MIDI_Handle->InEp = ep_addr;
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	7bfa      	ldrb	r2, [r7, #15]
 80050a0:	709a      	strb	r2, [r3, #2]
      MIDI_Handle->InEpSize = ep_desc->wMaxPacketSize;
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	889a      	ldrh	r2, [r3, #4]
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	809a      	strh	r2, [r3, #4]
      MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	789b      	ldrb	r3, [r3, #2]
 80050ae:	4619      	mov	r1, r3
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f001 fe67 	bl	8006d84 <USBH_AllocPipe>
 80050b6:	4603      	mov	r3, r0
 80050b8:	461a      	mov	r2, r3
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	701a      	strb	r2, [r3, #0]
      USBH_OpenPipe(phost, MIDI_Handle->InPipe, MIDI_Handle->InEp,
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	7819      	ldrb	r1, [r3, #0]
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	7898      	ldrb	r0, [r3, #2]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80050d2:	69ba      	ldr	r2, [r7, #24]
 80050d4:	8892      	ldrh	r2, [r2, #4]
 80050d6:	9202      	str	r2, [sp, #8]
 80050d8:	2202      	movs	r2, #2
 80050da:	9201      	str	r2, [sp, #4]
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	4623      	mov	r3, r4
 80050e0:	4602      	mov	r2, r0
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f001 fe1f 	bl	8006d26 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->InEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->InPipe, 0);
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	2200      	movs	r2, #0
 80050ee:	4619      	mov	r1, r3
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f002 f9a0 	bl	8007436 <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80050fa:	4619      	mov	r1, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005100:	461a      	mov	r2, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	889b      	ldrh	r3, [r3, #4]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005106:	4839      	ldr	r0, [pc, #228]	@ (80051ec <USBH_MIDI_Init+0x238>)
 8005108:	f002 fb7c 	bl	8007804 <iprintf>
 800510c:	e03e      	b.n	800518c <USBH_MIDI_Init+0x1d8>
    }
    else if (!(ep_addr & 0x80U) && (ep_type == 0x02U))
 800510e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005112:	2b00      	cmp	r3, #0
 8005114:	db3a      	blt.n	800518c <USBH_MIDI_Init+0x1d8>
 8005116:	7bbb      	ldrb	r3, [r7, #14]
 8005118:	2b02      	cmp	r3, #2
 800511a:	d137      	bne.n	800518c <USBH_MIDI_Init+0x1d8>
    {
      /* MIDI OUT endpoint (Bulk OUT) */
      MIDI_Handle->OutEp = ep_addr;
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	7bfa      	ldrb	r2, [r7, #15]
 8005120:	70da      	strb	r2, [r3, #3]
      MIDI_Handle->OutEpSize = ep_desc->wMaxPacketSize;
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	889a      	ldrh	r2, [r3, #4]
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	80da      	strh	r2, [r3, #6]
      MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	78db      	ldrb	r3, [r3, #3]
 800512e:	4619      	mov	r1, r3
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f001 fe27 	bl	8006d84 <USBH_AllocPipe>
 8005136:	4603      	mov	r3, r0
 8005138:	461a      	mov	r2, r3
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	705a      	strb	r2, [r3, #1]
      USBH_OpenPipe(phost, MIDI_Handle->OutPipe, MIDI_Handle->OutEp,
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	7859      	ldrb	r1, [r3, #1]
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	78d8      	ldrb	r0, [r3, #3]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8005152:	69ba      	ldr	r2, [r7, #24]
 8005154:	88d2      	ldrh	r2, [r2, #6]
 8005156:	9202      	str	r2, [sp, #8]
 8005158:	2202      	movs	r2, #2
 800515a:	9201      	str	r2, [sp, #4]
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	4623      	mov	r3, r4
 8005160:	4602      	mov	r2, r0
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f001 fddf 	bl	8006d26 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->OutEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->OutPipe, 0);
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	785b      	ldrb	r3, [r3, #1]
 800516c:	2200      	movs	r2, #0
 800516e:	4619      	mov	r1, r3
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f002 f960 	bl	8007436 <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 800517a:	4619      	mov	r1, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005180:	461a      	mov	r2, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8005182:	69bb      	ldr	r3, [r7, #24]
 8005184:	88db      	ldrh	r3, [r3, #6]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005186:	481a      	ldr	r0, [pc, #104]	@ (80051f0 <USBH_MIDI_Init+0x23c>)
 8005188:	f002 fb3c 	bl	8007804 <iprintf>
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 800518c:	7f7b      	ldrb	r3, [r7, #29]
 800518e:	3301      	adds	r3, #1
 8005190:	777b      	strb	r3, [r7, #29]
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	791b      	ldrb	r3, [r3, #4]
 8005196:	7f7a      	ldrb	r2, [r7, #29]
 8005198:	429a      	cmp	r2, r3
 800519a:	f4ff af69 	bcc.w	8005070 <USBH_MIDI_Init+0xbc>
    }
  }

  /* Initialize FIFO and state */
  MIDI_Handle->EventFIFOHead = 0;
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
  MIDI_Handle->EventFIFOTail = 0;
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  MIDI_Handle->state = MIDI_IDLE;
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	2200      	movs	r2, #0
 80051b2:	721a      	strb	r2, [r3, #8]
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 80051ba:	4619      	mov	r1, r3
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 80051c2:	461a      	mov	r2, r3
 80051c4:	480b      	ldr	r0, [pc, #44]	@ (80051f4 <USBH_MIDI_Init+0x240>)
 80051c6:	f002 fb1d 	bl	8007804 <iprintf>

  /* Indicate successful initialization */
  printf("USBH_MIDI_Init: MIDI class driver initialized successfully\r\n");
 80051ca:	480b      	ldr	r0, [pc, #44]	@ (80051f8 <USBH_MIDI_Init+0x244>)
 80051cc:	f002 fb82 	bl	80078d4 <puts>
  status = USBH_OK;
 80051d0:	2300      	movs	r3, #0
 80051d2:	773b      	strb	r3, [r7, #28]
  return status;
 80051d4:	7f3b      	ldrb	r3, [r7, #28]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3724      	adds	r7, #36	@ 0x24
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd90      	pop	{r4, r7, pc}
 80051de:	bf00      	nop
 80051e0:	080086b8 	.word	0x080086b8
 80051e4:	080086f0 	.word	0x080086f0
 80051e8:	08008724 	.word	0x08008724
 80051ec:	08008764 	.word	0x08008764
 80051f0:	080087b4 	.word	0x080087b4
 80051f4:	08008808 	.word	0x08008808
 80051f8:	08008844 	.word	0x08008844

080051fc <USBH_MIDI_DeInit>:

/* USBH_MIDI_DeInit: called on device disconnection for cleanup */
static USBH_StatusTypeDef USBH_MIDI_DeInit(USBH_HandleTypeDef *phost)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800520a:	69db      	ldr	r3, [r3, #28]
 800520c:	60fb      	str	r3, [r7, #12]
  if (MIDI_Handle != NULL)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d045      	beq.n	80052a0 <USBH_MIDI_DeInit+0xa4>
  {
    /* Close and free IN pipe */
    if (MIDI_Handle->InPipe)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	781b      	ldrb	r3, [r3, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d017      	beq.n	800524c <USBH_MIDI_DeInit+0x50>
    {
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8005220:	4619      	mov	r1, r3
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8005226:	461a      	mov	r2, r3
 8005228:	4820      	ldr	r0, [pc, #128]	@ (80052ac <USBH_MIDI_DeInit+0xb0>)
 800522a:	f002 faeb 	bl	8007804 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	4619      	mov	r1, r3
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f001 fd95 	bl	8006d64 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->InPipe);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	4619      	mov	r1, r3
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f001 fdc0 	bl	8006dc6 <USBH_FreePipe>
      MIDI_Handle->InPipe = 0;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	701a      	strb	r2, [r3, #0]
    }
    /* Close and free OUT pipe */
    if (MIDI_Handle->OutPipe)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	785b      	ldrb	r3, [r3, #1]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d017      	beq.n	8005284 <USBH_MIDI_DeInit+0x88>
    {
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8005258:	4619      	mov	r1, r3
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 800525e:	461a      	mov	r2, r3
 8005260:	4813      	ldr	r0, [pc, #76]	@ (80052b0 <USBH_MIDI_DeInit+0xb4>)
 8005262:	f002 facf 	bl	8007804 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	785b      	ldrb	r3, [r3, #1]
 800526a:	4619      	mov	r1, r3
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f001 fd79 	bl	8006d64 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->OutPipe);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	785b      	ldrb	r3, [r3, #1]
 8005276:	4619      	mov	r1, r3
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f001 fda4 	bl	8006dc6 <USBH_FreePipe>
      MIDI_Handle->OutPipe = 0;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	705a      	strb	r2, [r3, #1]
    }
    /* Free MIDI class handle */
    USBH_free(MIDI_Handle);
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f002 f945 	bl	8007514 <free>
    phost->pActiveClass->pData = NULL;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005290:	2200      	movs	r2, #0
 8005292:	61da      	str	r2, [r3, #28]
    printf("USBH_MIDI_DeInit: Freed MIDI class handle memory\r\n");
 8005294:	4807      	ldr	r0, [pc, #28]	@ (80052b4 <USBH_MIDI_DeInit+0xb8>)
 8005296:	f002 fb1d 	bl	80078d4 <puts>
    printf("USBH_MIDI_DeInit: De-initialization complete\r\n");
 800529a:	4807      	ldr	r0, [pc, #28]	@ (80052b8 <USBH_MIDI_DeInit+0xbc>)
 800529c:	f002 fb1a 	bl	80078d4 <puts>
  }
  return USBH_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	08008880 	.word	0x08008880
 80052b0:	080088b4 	.word	0x080088b4
 80052b4:	080088e8 	.word	0x080088e8
 80052b8:	0800891c 	.word	0x0800891c

080052bc <USBH_MIDI_ClassRequest>:

/* USBH_MIDI_ClassRequest: no class-specific requests needed for basic MIDI */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  /* No special control requests; simply return OK */
  return USBH_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
	...

080052d4 <USBH_MIDI_Process>:

/* USBH_MIDI_Process: polling handler for incoming MIDI data */
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b08a      	sub	sp, #40	@ 0x28
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80052e2:	69db      	ldr	r3, [r3, #28]
 80052e4:	61fb      	str	r3, [r7, #28]
  USBH_StatusTypeDef status = USBH_OK;
 80052e6:	2300      	movs	r3, #0
 80052e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t urb_state;
  uint32_t length;

  if (MIDI_Handle == NULL)
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <USBH_MIDI_Process+0x22>
  {
    return USBH_FAIL;  // Should not happen if class is active
 80052f2:	2302      	movs	r3, #2
 80052f4:	e0dd      	b.n	80054b2 <USBH_MIDI_Process+0x1de>
  }

  switch (MIDI_Handle->state)
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	7a1b      	ldrb	r3, [r3, #8]
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	f000 80cc 	beq.w	8005498 <USBH_MIDI_Process+0x1c4>
 8005300:	2b02      	cmp	r3, #2
 8005302:	f300 80d0 	bgt.w	80054a6 <USBH_MIDI_Process+0x1d2>
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <USBH_MIDI_Process+0x3c>
 800530a:	2b01      	cmp	r3, #1
 800530c:	d017      	beq.n	800533e <USBH_MIDI_Process+0x6a>
 800530e:	e0ca      	b.n	80054a6 <USBH_MIDI_Process+0x1d2>
  {
    case MIDI_IDLE:
      /* Idle: start a new IN transfer */
      printf("USBH_MIDI_Process: State=MIDI_IDLE, initiating IN transfer\r\n");
 8005310:	486a      	ldr	r0, [pc, #424]	@ (80054bc <USBH_MIDI_Process+0x1e8>)
 8005312:	f002 fadf 	bl	80078d4 <puts>
      USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	f103 0109 	add.w	r1, r3, #9
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	889a      	ldrh	r2, [r3, #4]
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f001 fce0 	bl	8006cea <USBH_BulkReceiveData>
                           MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
      MIDI_Handle->state = MIDI_TRANSFER;
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	2201      	movs	r2, #1
 800532e:	721a      	strb	r2, [r3, #8]
      printf("USBH_MIDI_Process: State -> MIDI_TRANSFER (waiting for data)\r\n");
 8005330:	4863      	ldr	r0, [pc, #396]	@ (80054c0 <USBH_MIDI_Process+0x1ec>)
 8005332:	f002 facf 	bl	80078d4 <puts>
      status = USBH_BUSY;
 8005336:	2301      	movs	r3, #1
 8005338:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800533c:	e0b7      	b.n	80054ae <USBH_MIDI_Process+0x1da>

    case MIDI_TRANSFER:
      /* Check the state of the last USB transfer */
      urb_state = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	4619      	mov	r1, r3
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f002 f855 	bl	80073f4 <USBH_LL_GetURBState>
 800534a:	4603      	mov	r3, r0
 800534c:	61bb      	str	r3, [r7, #24]
      if (urb_state == USBH_URB_DONE)
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d173      	bne.n	800543c <USBH_MIDI_Process+0x168>
      {
        /* Data packet received */
        length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	4619      	mov	r1, r3
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f001 ffb8 	bl	80072d0 <USBH_LL_GetLastXferSize>
 8005360:	6178      	str	r0, [r7, #20]
        printf("USBH_MIDI_Process: URB done, received %lu bytes\r\n", (unsigned long)length);
 8005362:	6979      	ldr	r1, [r7, #20]
 8005364:	4857      	ldr	r0, [pc, #348]	@ (80054c4 <USBH_MIDI_Process+0x1f0>)
 8005366:	f002 fa4d 	bl	8007804 <iprintf>
        if (length > 0 && length <= USBH_MIDI_MAX_PACKET_SIZE)
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d04d      	beq.n	800540c <USBH_MIDI_Process+0x138>
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	2b40      	cmp	r3, #64	@ 0x40
 8005374:	d84a      	bhi.n	800540c <USBH_MIDI_Process+0x138>
        {
          uint32_t i = 0;
 8005376:	2300      	movs	r3, #0
 8005378:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 800537a:	e026      	b.n	80053ca <USBH_MIDI_Process+0xf6>
          {
            uint16_t nextHead = (MIDI_Handle->EventFIFOHead + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005382:	3304      	adds	r3, #4
 8005384:	425a      	negs	r2, r3
 8005386:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800538a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800538e:	bf58      	it	pl
 8005390:	4253      	negpl	r3, r2
 8005392:	827b      	strh	r3, [r7, #18]
            if (nextHead == MIDI_Handle->EventFIFOTail)
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800539a:	8a7a      	ldrh	r2, [r7, #18]
 800539c:	429a      	cmp	r2, r3
 800539e:	d01e      	beq.n	80053de <USBH_MIDI_Process+0x10a>
            {
              /* FIFO full  cannot add more events */
              break;  // drop remaining events
            }
            /* Copy one 4-byte MIDI event into FIFO */
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80053a6:	3348      	adds	r3, #72	@ 0x48
 80053a8:	69fa      	ldr	r2, [r7, #28]
 80053aa:	4413      	add	r3, r2
 80053ac:	3301      	adds	r3, #1
                   &MIDI_Handle->RxBuffer[i], 4);
 80053ae:	6a3a      	ldr	r2, [r7, #32]
 80053b0:	3208      	adds	r2, #8
 80053b2:	69f9      	ldr	r1, [r7, #28]
 80053b4:	440a      	add	r2, r1
 80053b6:	3201      	adds	r2, #1
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 80053b8:	6812      	ldr	r2, [r2, #0]
 80053ba:	601a      	str	r2, [r3, #0]
            MIDI_Handle->EventFIFOHead = nextHead;
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	8a7a      	ldrh	r2, [r7, #18]
 80053c0:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            i += 4;
 80053c4:	6a3b      	ldr	r3, [r7, #32]
 80053c6:	3304      	adds	r3, #4
 80053c8:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 80053ca:	6a3a      	ldr	r2, [r7, #32]
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d206      	bcs.n	80053e0 <USBH_MIDI_Process+0x10c>
 80053d2:	697a      	ldr	r2, [r7, #20]
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b03      	cmp	r3, #3
 80053da:	d8cf      	bhi.n	800537c <USBH_MIDI_Process+0xa8>
 80053dc:	e000      	b.n	80053e0 <USBH_MIDI_Process+0x10c>
              break;  // drop remaining events
 80053de:	bf00      	nop
          }
          uint32_t eventsAdded = i / 4;
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	089b      	lsrs	r3, r3, #2
 80053e4:	60fb      	str	r3, [r7, #12]
          if (eventsAdded > 0)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d003      	beq.n	80053f4 <USBH_MIDI_Process+0x120>
          {
            printf("USBH_MIDI_Process: Added %lu MIDI events to FIFO\r\n", (unsigned long)eventsAdded);
 80053ec:	68f9      	ldr	r1, [r7, #12]
 80053ee:	4836      	ldr	r0, [pc, #216]	@ (80054c8 <USBH_MIDI_Process+0x1f4>)
 80053f0:	f002 fa08 	bl	8007804 <iprintf>
          }
          if (i < length)
 80053f4:	6a3a      	ldr	r2, [r7, #32]
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d210      	bcs.n	800541e <USBH_MIDI_Process+0x14a>
          {
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
                   (unsigned long)(length - i));
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	6a3b      	ldr	r3, [r7, #32]
 8005400:	1ad3      	subs	r3, r2, r3
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
 8005402:	4619      	mov	r1, r3
 8005404:	4831      	ldr	r0, [pc, #196]	@ (80054cc <USBH_MIDI_Process+0x1f8>)
 8005406:	f002 f9fd 	bl	8007804 <iprintf>
        {
 800540a:	e008      	b.n	800541e <USBH_MIDI_Process+0x14a>
          }
        }
        else if (length > USBH_MIDI_MAX_PACKET_SIZE)
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	2b40      	cmp	r3, #64	@ 0x40
 8005410:	d906      	bls.n	8005420 <USBH_MIDI_Process+0x14c>
        {
          /* Received packet larger than our buffer (should not happen in FS) */
          printf("USBH_MIDI_Process: Packet size %lu exceeds max %d, ignoring\r\n",
 8005412:	2240      	movs	r2, #64	@ 0x40
 8005414:	6979      	ldr	r1, [r7, #20]
 8005416:	482e      	ldr	r0, [pc, #184]	@ (80054d0 <USBH_MIDI_Process+0x1fc>)
 8005418:	f002 f9f4 	bl	8007804 <iprintf>
 800541c:	e000      	b.n	8005420 <USBH_MIDI_Process+0x14c>
        {
 800541e:	bf00      	nop
                 (unsigned long)length, USBH_MIDI_MAX_PACKET_SIZE);
        }
        /* Submit a new read transfer immediately to continue polling */
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	f103 0109 	add.w	r1, r3, #9
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	889a      	ldrh	r2, [r3, #4]
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f001 fc5b 	bl	8006cea <USBH_BulkReceiveData>
                             MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
        /* Stay in MIDI_TRANSFER state */
        status = USBH_OK;
 8005434:	2300      	movs	r3, #0
 8005436:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      {
        /* URB_BUSY or NOTREADY: no new data yet, keep waiting */
        status = USBH_BUSY;
        // (No log here to avoid excessive output on each poll cycle)
      }
      break;
 800543a:	e038      	b.n	80054ae <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_STALL)
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	2b05      	cmp	r3, #5
 8005440:	d119      	bne.n	8005476 <USBH_MIDI_Process+0x1a2>
               MIDI_Handle->InEp);
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	789b      	ldrb	r3, [r3, #2]
        printf("USBH_MIDI_Process: IN endpoint 0x%02X stalled, clearing halt condition\r\n",
 8005446:	4619      	mov	r1, r3
 8005448:	4822      	ldr	r0, [pc, #136]	@ (80054d4 <USBH_MIDI_Process+0x200>)
 800544a:	f002 f9db 	bl	8007804 <iprintf>
        USBH_ClrFeature(phost, MIDI_Handle->InEp);  // clear stall on the IN endpoint
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	789b      	ldrb	r3, [r3, #2]
 8005452:	4619      	mov	r1, r3
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 ff03 	bl	8006260 <USBH_ClrFeature>
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	f103 0109 	add.w	r1, r3, #9
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	889a      	ldrh	r2, [r3, #4]
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f001 fc3e 	bl	8006cea <USBH_BulkReceiveData>
        status = USBH_OK;
 800546e:	2300      	movs	r3, #0
 8005470:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005474:	e01b      	b.n	80054ae <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_ERROR)
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	2b04      	cmp	r3, #4
 800547a:	d109      	bne.n	8005490 <USBH_MIDI_Process+0x1bc>
        MIDI_Handle->state = MIDI_ERROR;
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	2202      	movs	r2, #2
 8005480:	721a      	strb	r2, [r3, #8]
        printf("USBH_MIDI_Process: USB transfer error, state -> MIDI_ERROR\r\n");
 8005482:	4815      	ldr	r0, [pc, #84]	@ (80054d8 <USBH_MIDI_Process+0x204>)
 8005484:	f002 fa26 	bl	80078d4 <puts>
        status = USBH_FAIL;
 8005488:	2302      	movs	r3, #2
 800548a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800548e:	e00e      	b.n	80054ae <USBH_MIDI_Process+0x1da>
        status = USBH_BUSY;
 8005490:	2301      	movs	r3, #1
 8005492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005496:	e00a      	b.n	80054ae <USBH_MIDI_Process+0x1da>

    case MIDI_ERROR:
      /* Error state - no recovery implemented */
      printf("USBH_MIDI_Process: State=MIDI_ERROR, unrecoverable error\r\n");
 8005498:	4810      	ldr	r0, [pc, #64]	@ (80054dc <USBH_MIDI_Process+0x208>)
 800549a:	f002 fa1b 	bl	80078d4 <puts>
      status = USBH_FAIL;
 800549e:	2302      	movs	r3, #2
 80054a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80054a4:	e003      	b.n	80054ae <USBH_MIDI_Process+0x1da>

    default:
      status = USBH_FAIL;
 80054a6:	2302      	movs	r3, #2
 80054a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80054ac:	bf00      	nop
  }

  return status;
 80054ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3728      	adds	r7, #40	@ 0x28
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	0800894c 	.word	0x0800894c
 80054c0:	08008988 	.word	0x08008988
 80054c4:	080089c8 	.word	0x080089c8
 80054c8:	080089fc 	.word	0x080089fc
 80054cc:	08008a30 	.word	0x08008a30
 80054d0:	08008a6c 	.word	0x08008a6c
 80054d4:	08008aac 	.word	0x08008aac
 80054d8:	08008af8 	.word	0x08008af8
 80054dc:	08008b34 	.word	0x08008b34

080054e0 <USBH_MIDI_SOFProcess>:

/* USBH_MIDI_SOFProcess: not used (included for completeness) */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  /* No periodic SOF handling needed for this class */
  return USBH_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	370c      	adds	r7, #12
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr

080054f6 <USBH_MIDI_GetEvent>:

/* Public API function to get a MIDI event from the FIFO */
USBH_StatusTypeDef USBH_MIDI_GetEvent(USBH_HandleTypeDef *phost, uint8_t *event_buf)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b085      	sub	sp, #20
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
 80054fe:	6039      	str	r1, [r7, #0]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	60bb      	str	r3, [r7, #8]
  if (MIDI_Handle == NULL)
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d101      	bne.n	8005514 <USBH_MIDI_GetEvent+0x1e>
  {
    return USBH_FAIL;  // Class not initialized or device not connected
 8005510:	2302      	movs	r3, #2
 8005512:	e030      	b.n	8005576 <USBH_MIDI_GetEvent+0x80>
  }
  /* Check FIFO */
  if (MIDI_Handle->EventFIFOHead == MIDI_Handle->EventFIFOTail)
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8005520:	429a      	cmp	r2, r3
 8005522:	d101      	bne.n	8005528 <USBH_MIDI_GetEvent+0x32>
  {
    // FIFO empty
    return USBH_FAIL;
 8005524:	2302      	movs	r3, #2
 8005526:	e026      	b.n	8005576 <USBH_MIDI_GetEvent+0x80>
  }
  /* Copy one 4-byte event from FIFO to user buffer */
  for (uint8_t j = 0; j < 4; j++)
 8005528:	2300      	movs	r3, #0
 800552a:	73fb      	strb	r3, [r7, #15]
 800552c:	e010      	b.n	8005550 <USBH_MIDI_GetEvent+0x5a>
  {
    event_buf[j] = MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOTail + j];
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8005534:	461a      	mov	r2, r3
 8005536:	7bfb      	ldrb	r3, [r7, #15]
 8005538:	441a      	add	r2, r3
 800553a:	7bfb      	ldrb	r3, [r7, #15]
 800553c:	6839      	ldr	r1, [r7, #0]
 800553e:	440b      	add	r3, r1
 8005540:	68b9      	ldr	r1, [r7, #8]
 8005542:	440a      	add	r2, r1
 8005544:	f892 2049 	ldrb.w	r2, [r2, #73]	@ 0x49
 8005548:	701a      	strb	r2, [r3, #0]
  for (uint8_t j = 0; j < 4; j++)
 800554a:	7bfb      	ldrb	r3, [r7, #15]
 800554c:	3301      	adds	r3, #1
 800554e:	73fb      	strb	r3, [r7, #15]
 8005550:	7bfb      	ldrb	r3, [r7, #15]
 8005552:	2b03      	cmp	r3, #3
 8005554:	d9eb      	bls.n	800552e <USBH_MIDI_GetEvent+0x38>
  }
  /* Advance tail index by 4 (one event) */
  MIDI_Handle->EventFIFOTail = (MIDI_Handle->EventFIFOTail + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800555c:	3304      	adds	r3, #4
 800555e:	425a      	negs	r2, r3
 8005560:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005564:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005568:	bf58      	it	pl
 800556a:	4253      	negpl	r3, r2
 800556c:	b29a      	uxth	r2, r3
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  return USBH_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3714      	adds	r7, #20
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8005582:	b580      	push	{r7, lr}
 8005584:	b084      	sub	sp, #16
 8005586:	af00      	add	r7, sp, #0
 8005588:	60f8      	str	r0, [r7, #12]
 800558a:	60b9      	str	r1, [r7, #8]
 800558c:	4613      	mov	r3, r2
 800558e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d101      	bne.n	800559a <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005596:	2302      	movs	r3, #2
 8005598:	e029      	b.n	80055ee <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	79fa      	ldrb	r2, [r7, #7]
 800559e:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f000 f81f 	bl	80055f6 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f001 fdbe 	bl	8007168 <USBH_LL_Init>

  return USBH_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80055fe:	2300      	movs	r3, #0
 8005600:	60fb      	str	r3, [r7, #12]
 8005602:	e009      	b.n	8005618 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	33e0      	adds	r3, #224	@ 0xe0
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	2200      	movs	r2, #0
 8005610:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	3301      	adds	r3, #1
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b0f      	cmp	r3, #15
 800561c:	d9f2      	bls.n	8005604 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800561e:	2300      	movs	r3, #0
 8005620:	60fb      	str	r3, [r7, #12]
 8005622:	e009      	b.n	8005638 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	4413      	add	r3, r2
 800562a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800562e:	2200      	movs	r2, #0
 8005630:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	3301      	adds	r3, #1
 8005636:	60fb      	str	r3, [r7, #12]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800563e:	d3f1      	bcc.n	8005624 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2240      	movs	r2, #64	@ 0x40
 8005664:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	331c      	adds	r3, #28
 8005690:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005694:	2100      	movs	r1, #0
 8005696:	4618      	mov	r0, r3
 8005698:	f002 f9fc 	bl	8007a94 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80056a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056a6:	2100      	movs	r1, #0
 80056a8:	4618      	mov	r0, r3
 80056aa:	f002 f9f3 	bl	8007a94 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80056b4:	2212      	movs	r2, #18
 80056b6:	2100      	movs	r1, #0
 80056b8:	4618      	mov	r0, r3
 80056ba:	f002 f9eb 	bl	8007a94 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80056c4:	223e      	movs	r2, #62	@ 0x3e
 80056c6:	2100      	movs	r1, #0
 80056c8:	4618      	mov	r0, r3
 80056ca:	f002 f9e3 	bl	8007a94 <memset>

  return USBH_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80056e2:	2300      	movs	r3, #0
 80056e4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d016      	beq.n	800571a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10e      	bne.n	8005714 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80056fc:	1c59      	adds	r1, r3, #1
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	33de      	adds	r3, #222	@ 0xde
 8005708:	6839      	ldr	r1, [r7, #0]
 800570a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800570e:	2300      	movs	r3, #0
 8005710:	73fb      	strb	r3, [r7, #15]
 8005712:	e004      	b.n	800571e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005714:	2302      	movs	r3, #2
 8005716:	73fb      	strb	r3, [r7, #15]
 8005718:	e001      	b.n	800571e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800571a:	2302      	movs	r3, #2
 800571c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800571e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f001 fd53 	bl	80071e0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800573a:	2101      	movs	r1, #1
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f001 fe6c 	bl	800741a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3708      	adds	r7, #8
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b088      	sub	sp, #32
 8005750:	af04      	add	r7, sp, #16
 8005752:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005754:	2302      	movs	r3, #2
 8005756:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005758:	2300      	movs	r3, #0
 800575a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if ((phost->device.is_disconnected == 1U)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b01      	cmp	r3, #1
 8005766:	d005      	beq.n	8005774 <USBH_Process+0x28>
      || (phost->device.is_ReEnumerated == 1U))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	d102      	bne.n	800577a <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2203      	movs	r2, #3
 8005778:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	b2db      	uxtb	r3, r3
 8005780:	2b0b      	cmp	r3, #11
 8005782:	f200 81bc 	bhi.w	8005afe <USBH_Process+0x3b2>
 8005786:	a201      	add	r2, pc, #4	@ (adr r2, 800578c <USBH_Process+0x40>)
 8005788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578c:	080057bd 	.word	0x080057bd
 8005790:	080057ef 	.word	0x080057ef
 8005794:	08005859 	.word	0x08005859
 8005798:	08005a99 	.word	0x08005a99
 800579c:	08005aff 	.word	0x08005aff
 80057a0:	080058f9 	.word	0x080058f9
 80057a4:	08005a3f 	.word	0x08005a3f
 80057a8:	0800592f 	.word	0x0800592f
 80057ac:	0800594f 	.word	0x0800594f
 80057b0:	0800596d 	.word	0x0800596d
 80057b4:	080059b1 	.word	0x080059b1
 80057b8:	08005a81 	.word	0x08005a81
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 819c 	beq.w	8005b02 <USBH_Process+0x3b6>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80057d0:	20c8      	movs	r0, #200	@ 0xc8
 80057d2:	f001 fe60 	bl	8007496 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f001 fd5f 	bl	800729a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80057ec:	e189      	b.n	8005b02 <USBH_Process+0x3b6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d107      	bne.n	800580a <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2202      	movs	r2, #2
 8005806:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005808:	e18a      	b.n	8005b20 <USBH_Process+0x3d4>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005810:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005814:	d914      	bls.n	8005840 <USBH_Process+0xf4>
          phost->device.RstCnt++;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800581c:	3301      	adds	r3, #1
 800581e:	b2da      	uxtb	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800582c:	2b03      	cmp	r3, #3
 800582e:	d903      	bls.n	8005838 <USBH_Process+0xec>
            phost->gState = HOST_ABORT_STATE;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	220d      	movs	r2, #13
 8005834:	701a      	strb	r2, [r3, #0]
      break;
 8005836:	e173      	b.n	8005b20 <USBH_Process+0x3d4>
            phost->gState = HOST_IDLE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	701a      	strb	r2, [r3, #0]
      break;
 800583e:	e16f      	b.n	8005b20 <USBH_Process+0x3d4>
          phost->Timeout += 10U;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005846:	f103 020a 	add.w	r2, r3, #10
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8005850:	200a      	movs	r0, #10
 8005852:	f001 fe20 	bl	8007496 <USBH_Delay>
      break;
 8005856:	e163      	b.n	8005b20 <USBH_Process+0x3d4>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800585e:	2b00      	cmp	r3, #0
 8005860:	d005      	beq.n	800586e <USBH_Process+0x122>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005868:	2104      	movs	r1, #4
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800586e:	2064      	movs	r0, #100	@ 0x64
 8005870:	f001 fe11 	bl	8007496 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f001 fce9 	bl	800724c <USBH_LL_GetSpeed>
 800587a:	4603      	mov	r3, r0
 800587c:	461a      	mov	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2205      	movs	r2, #5
 8005888:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800588a:	2100      	movs	r1, #0
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f001 fa79 	bl	8006d84 <USBH_AllocPipe>
 8005892:	4603      	mov	r3, r0
 8005894:	461a      	mov	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800589a:	2180      	movs	r1, #128	@ 0x80
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f001 fa71 	bl	8006d84 <USBH_AllocPipe>
 80058a2:	4603      	mov	r3, r0
 80058a4:	461a      	mov	r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	7919      	ldrb	r1, [r3, #4]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80058be:	9202      	str	r2, [sp, #8]
 80058c0:	2200      	movs	r2, #0
 80058c2:	9201      	str	r2, [sp, #4]
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	4603      	mov	r3, r0
 80058c8:	2280      	movs	r2, #128	@ 0x80
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f001 fa2b 	bl	8006d26 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	7959      	ldrb	r1, [r3, #5]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80058e4:	9202      	str	r2, [sp, #8]
 80058e6:	2200      	movs	r2, #0
 80058e8:	9201      	str	r2, [sp, #4]
 80058ea:	9300      	str	r3, [sp, #0]
 80058ec:	4603      	mov	r3, r0
 80058ee:	2200      	movs	r2, #0
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f001 fa18 	bl	8006d26 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80058f6:	e113      	b.n	8005b20 <USBH_Process+0x3d4>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f917 	bl	8005b2c <USBH_HandleEnum>
 80058fe:	4603      	mov	r3, r0
 8005900:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8005902:	7bbb      	ldrb	r3, [r7, #14]
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	f040 80fd 	bne.w	8005b06 <USBH_Process+0x3ba>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800591a:	2b01      	cmp	r3, #1
 800591c:	d103      	bne.n	8005926 <USBH_Process+0x1da>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2208      	movs	r2, #8
 8005922:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8005924:	e0ef      	b.n	8005b06 <USBH_Process+0x3ba>
          phost->gState = HOST_INPUT;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2207      	movs	r2, #7
 800592a:	701a      	strb	r2, [r3, #0]
      break;
 800592c:	e0eb      	b.n	8005b06 <USBH_Process+0x3ba>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 80e8 	beq.w	8005b0a <USBH_Process+0x3be>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005940:	2101      	movs	r1, #1
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2208      	movs	r2, #8
 800594a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800594c:	e0dd      	b.n	8005b0a <USBH_Process+0x3be>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8005954:	4619      	mov	r1, r3
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 fc3b 	bl	80061d2 <USBH_SetCfg>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	f040 80d5 	bne.w	8005b0e <USBH_Process+0x3c2>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2209      	movs	r2, #9
 8005968:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800596a:	e0d0      	b.n	8005b0e <USBH_Process+0x3c2>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8005972:	f003 0320 	and.w	r3, r3, #32
 8005976:	2b00      	cmp	r3, #0
 8005978:	d016      	beq.n	80059a8 <USBH_Process+0x25c>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800597a:	2101      	movs	r1, #1
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 fc4b 	bl	8006218 <USBH_SetFeature>
 8005982:	4603      	mov	r3, r0
 8005984:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005986:	7bbb      	ldrb	r3, [r7, #14]
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d103      	bne.n	8005996 <USBH_Process+0x24a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	220a      	movs	r2, #10
 8005992:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005994:	e0bd      	b.n	8005b12 <USBH_Process+0x3c6>
        else if (status == USBH_NOT_SUPPORTED)
 8005996:	7bbb      	ldrb	r3, [r7, #14]
 8005998:	b2db      	uxtb	r3, r3
 800599a:	2b03      	cmp	r3, #3
 800599c:	f040 80b9 	bne.w	8005b12 <USBH_Process+0x3c6>
          phost->gState = HOST_CHECK_CLASS;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	220a      	movs	r2, #10
 80059a4:	701a      	strb	r2, [r3, #0]
      break;
 80059a6:	e0b4      	b.n	8005b12 <USBH_Process+0x3c6>
        phost->gState = HOST_CHECK_CLASS;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	220a      	movs	r2, #10
 80059ac:	701a      	strb	r2, [r3, #0]
      break;
 80059ae:	e0b0      	b.n	8005b12 <USBH_Process+0x3c6>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 80ad 	beq.w	8005b16 <USBH_Process+0x3ca>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80059c4:	2300      	movs	r3, #0
 80059c6:	73fb      	strb	r3, [r7, #15]
 80059c8:	e016      	b.n	80059f8 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80059ca:	7bfa      	ldrb	r2, [r7, #15]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	32de      	adds	r2, #222	@ 0xde
 80059d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059d4:	791a      	ldrb	r2, [r3, #4]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80059dc:	429a      	cmp	r2, r3
 80059de:	d108      	bne.n	80059f2 <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 80059e0:	7bfa      	ldrb	r2, [r7, #15]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	32de      	adds	r2, #222	@ 0xde
 80059e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80059f0:	e005      	b.n	80059fe <USBH_Process+0x2b2>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80059f2:	7bfb      	ldrb	r3, [r7, #15]
 80059f4:	3301      	adds	r3, #1
 80059f6:	73fb      	strb	r3, [r7, #15]
 80059f8:	7bfb      	ldrb	r3, [r7, #15]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d0e5      	beq.n	80059ca <USBH_Process+0x27e>
          }
        }

        if (phost->pActiveClass != NULL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d016      	beq.n	8005a36 <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	4798      	blx	r3
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d109      	bne.n	8005a2e <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2206      	movs	r2, #6
 8005a1e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005a26:	2103      	movs	r1, #3
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005a2c:	e073      	b.n	8005b16 <USBH_Process+0x3ca>
            phost->gState = HOST_ABORT_STATE;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	220d      	movs	r2, #13
 8005a32:	701a      	strb	r2, [r3, #0]
      break;
 8005a34:	e06f      	b.n	8005b16 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	220d      	movs	r2, #13
 8005a3a:	701a      	strb	r2, [r3, #0]
      break;
 8005a3c:	e06b      	b.n	8005b16 <USBH_Process+0x3ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d017      	beq.n	8005a78 <USBH_Process+0x32c>
      {
        status = phost->pActiveClass->Requests(phost);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	4798      	blx	r3
 8005a54:	4603      	mov	r3, r0
 8005a56:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005a58:	7bbb      	ldrb	r3, [r7, #14]
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d103      	bne.n	8005a68 <USBH_Process+0x31c>
        {
          phost->gState = HOST_CLASS;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	220b      	movs	r2, #11
 8005a64:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005a66:	e058      	b.n	8005b1a <USBH_Process+0x3ce>
        else if (status == USBH_FAIL)
 8005a68:	7bbb      	ldrb	r3, [r7, #14]
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d154      	bne.n	8005b1a <USBH_Process+0x3ce>
          phost->gState = HOST_ABORT_STATE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	220d      	movs	r2, #13
 8005a74:	701a      	strb	r2, [r3, #0]
      break;
 8005a76:	e050      	b.n	8005b1a <USBH_Process+0x3ce>
        phost->gState = HOST_ABORT_STATE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	220d      	movs	r2, #13
 8005a7c:	701a      	strb	r2, [r3, #0]
      break;
 8005a7e:	e04c      	b.n	8005b1a <USBH_Process+0x3ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d049      	beq.n	8005b1e <USBH_Process+0x3d2>
      {
        phost->pActiveClass->BgndProcess(phost);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005a90:	695b      	ldr	r3, [r3, #20]
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	4798      	blx	r3
      }
      break;
 8005a96:	e042      	b.n	8005b1e <USBH_Process+0x3d2>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d009      	beq.n	8005abe <USBH_Process+0x372>
      {
        phost->pActiveClass->DeInit(phost);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      (void)DeInitStateMachine(phost);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f7ff fd99 	bl	80055f6 <DeInitStateMachine>

      if (phost->pUser != NULL)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d005      	beq.n	8005ada <USBH_Process+0x38e>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005ad4:	2105      	movs	r1, #5
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d107      	bne.n	8005af6 <USBH_Process+0x3aa>
      {
        phost->device.is_ReEnumerated = 0U;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7ff fe1c 	bl	800572c <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005af4:	e014      	b.n	8005b20 <USBH_Process+0x3d4>
        (void)USBH_LL_Start(phost);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f001 fb72 	bl	80071e0 <USBH_LL_Start>
      break;
 8005afc:	e010      	b.n	8005b20 <USBH_Process+0x3d4>

    case HOST_ABORT_STATE:
    default :
      break;
 8005afe:	bf00      	nop
 8005b00:	e00e      	b.n	8005b20 <USBH_Process+0x3d4>
      break;
 8005b02:	bf00      	nop
 8005b04:	e00c      	b.n	8005b20 <USBH_Process+0x3d4>
      break;
 8005b06:	bf00      	nop
 8005b08:	e00a      	b.n	8005b20 <USBH_Process+0x3d4>
    break;
 8005b0a:	bf00      	nop
 8005b0c:	e008      	b.n	8005b20 <USBH_Process+0x3d4>
      break;
 8005b0e:	bf00      	nop
 8005b10:	e006      	b.n	8005b20 <USBH_Process+0x3d4>
      break;
 8005b12:	bf00      	nop
 8005b14:	e004      	b.n	8005b20 <USBH_Process+0x3d4>
      break;
 8005b16:	bf00      	nop
 8005b18:	e002      	b.n	8005b20 <USBH_Process+0x3d4>
      break;
 8005b1a:	bf00      	nop
 8005b1c:	e000      	b.n	8005b20 <USBH_Process+0x3d4>
      break;
 8005b1e:	bf00      	nop
  }
  return USBH_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop

08005b2c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b088      	sub	sp, #32
 8005b30:	af04      	add	r7, sp, #16
 8005b32:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005b34:	2301      	movs	r3, #1
 8005b36:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	785b      	ldrb	r3, [r3, #1]
 8005b40:	2b07      	cmp	r3, #7
 8005b42:	f200 81bd 	bhi.w	8005ec0 <USBH_HandleEnum+0x394>
 8005b46:	a201      	add	r2, pc, #4	@ (adr r2, 8005b4c <USBH_HandleEnum+0x20>)
 8005b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b4c:	08005b6d 	.word	0x08005b6d
 8005b50:	08005c27 	.word	0x08005c27
 8005b54:	08005c91 	.word	0x08005c91
 8005b58:	08005d1b 	.word	0x08005d1b
 8005b5c:	08005d85 	.word	0x08005d85
 8005b60:	08005df5 	.word	0x08005df5
 8005b64:	08005e3b 	.word	0x08005e3b
 8005b68:	08005e81 	.word	0x08005e81
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8005b6c:	2108      	movs	r1, #8
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 fa4c 	bl	800600c <USBH_Get_DevDesc>
 8005b74:	4603      	mov	r3, r0
 8005b76:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005b78:	7bbb      	ldrb	r3, [r7, #14]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d12e      	bne.n	8005bdc <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	7919      	ldrb	r1, [r3, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005ba2:	9202      	str	r2, [sp, #8]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	9201      	str	r2, [sp, #4]
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	4603      	mov	r3, r0
 8005bac:	2280      	movs	r2, #128	@ 0x80
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f001 f8b9 	bl	8006d26 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	7959      	ldrb	r1, [r3, #5]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005bc8:	9202      	str	r2, [sp, #8]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	9201      	str	r2, [sp, #4]
 8005bce:	9300      	str	r3, [sp, #0]
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f001 f8a6 	bl	8006d26 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8005bda:	e173      	b.n	8005ec4 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005bdc:	7bbb      	ldrb	r3, [r7, #14]
 8005bde:	2b03      	cmp	r3, #3
 8005be0:	f040 8170 	bne.w	8005ec4 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005bea:	3301      	adds	r3, #1
 8005bec:	b2da      	uxtb	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005bfa:	2b03      	cmp	r3, #3
 8005bfc:	d903      	bls.n	8005c06 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	220d      	movs	r2, #13
 8005c02:	701a      	strb	r2, [r3, #0]
      break;
 8005c04:	e15e      	b.n	8005ec4 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	795b      	ldrb	r3, [r3, #5]
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f001 f8da 	bl	8006dc6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	791b      	ldrb	r3, [r3, #4]
 8005c16:	4619      	mov	r1, r3
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f001 f8d4 	bl	8006dc6 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	701a      	strb	r2, [r3, #0]
      break;
 8005c24:	e14e      	b.n	8005ec4 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8005c26:	2112      	movs	r1, #18
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f9ef 	bl	800600c <USBH_Get_DevDesc>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005c32:	7bbb      	ldrb	r3, [r7, #14]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d103      	bne.n	8005c40 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005c3e:	e143      	b.n	8005ec8 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005c40:	7bbb      	ldrb	r3, [r7, #14]
 8005c42:	2b03      	cmp	r3, #3
 8005c44:	f040 8140 	bne.w	8005ec8 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005c4e:	3301      	adds	r3, #1
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005c5e:	2b03      	cmp	r3, #3
 8005c60:	d903      	bls.n	8005c6a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	220d      	movs	r2, #13
 8005c66:	701a      	strb	r2, [r3, #0]
      break;
 8005c68:	e12e      	b.n	8005ec8 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	795b      	ldrb	r3, [r3, #5]
 8005c6e:	4619      	mov	r1, r3
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f001 f8a8 	bl	8006dc6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	791b      	ldrb	r3, [r3, #4]
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f001 f8a2 	bl	8006dc6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	701a      	strb	r2, [r3, #0]
      break;
 8005c8e:	e11b      	b.n	8005ec8 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8005c90:	2101      	movs	r1, #1
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 fa79 	bl	800618a <USBH_SetAddress>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005c9c:	7bbb      	ldrb	r3, [r7, #14]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d130      	bne.n	8005d04 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8005ca2:	2002      	movs	r0, #2
 8005ca4:	f001 fbf7 	bl	8007496 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2203      	movs	r2, #3
 8005cb4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	7919      	ldrb	r1, [r3, #4]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8005cca:	9202      	str	r2, [sp, #8]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	9201      	str	r2, [sp, #4]
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2280      	movs	r2, #128	@ 0x80
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f001 f825 	bl	8006d26 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	7959      	ldrb	r1, [r3, #5]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005cf0:	9202      	str	r2, [sp, #8]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	9201      	str	r2, [sp, #4]
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f001 f812 	bl	8006d26 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8005d02:	e0e3      	b.n	8005ecc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005d04:	7bbb      	ldrb	r3, [r7, #14]
 8005d06:	2b03      	cmp	r3, #3
 8005d08:	f040 80e0 	bne.w	8005ecc <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	220d      	movs	r2, #13
 8005d10:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	705a      	strb	r2, [r3, #1]
      break;
 8005d18:	e0d8      	b.n	8005ecc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8005d1a:	2109      	movs	r1, #9
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 f9a1 	bl	8006064 <USBH_Get_CfgDesc>
 8005d22:	4603      	mov	r3, r0
 8005d24:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005d26:	7bbb      	ldrb	r3, [r7, #14]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d103      	bne.n	8005d34 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2204      	movs	r2, #4
 8005d30:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005d32:	e0cd      	b.n	8005ed0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005d34:	7bbb      	ldrb	r3, [r7, #14]
 8005d36:	2b03      	cmp	r3, #3
 8005d38:	f040 80ca 	bne.w	8005ed0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005d42:	3301      	adds	r3, #1
 8005d44:	b2da      	uxtb	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005d52:	2b03      	cmp	r3, #3
 8005d54:	d903      	bls.n	8005d5e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	220d      	movs	r2, #13
 8005d5a:	701a      	strb	r2, [r3, #0]
      break;
 8005d5c:	e0b8      	b.n	8005ed0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	795b      	ldrb	r3, [r3, #5]
 8005d62:	4619      	mov	r1, r3
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f001 f82e 	bl	8006dc6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	791b      	ldrb	r3, [r3, #4]
 8005d6e:	4619      	mov	r1, r3
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f001 f828 	bl	8006dc6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	701a      	strb	r2, [r3, #0]
      break;
 8005d82:	e0a5      	b.n	8005ed0 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 f969 	bl	8006064 <USBH_Get_CfgDesc>
 8005d92:	4603      	mov	r3, r0
 8005d94:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005d96:	7bbb      	ldrb	r3, [r7, #14]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d103      	bne.n	8005da4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2205      	movs	r2, #5
 8005da0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005da2:	e097      	b.n	8005ed4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005da4:	7bbb      	ldrb	r3, [r7, #14]
 8005da6:	2b03      	cmp	r3, #3
 8005da8:	f040 8094 	bne.w	8005ed4 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005db2:	3301      	adds	r3, #1
 8005db4:	b2da      	uxtb	r2, r3
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005dc2:	2b03      	cmp	r3, #3
 8005dc4:	d903      	bls.n	8005dce <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	220d      	movs	r2, #13
 8005dca:	701a      	strb	r2, [r3, #0]
      break;
 8005dcc:	e082      	b.n	8005ed4 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	795b      	ldrb	r3, [r3, #5]
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 fff6 	bl	8006dc6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	791b      	ldrb	r3, [r3, #4]
 8005dde:	4619      	mov	r1, r3
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fff0 	bl	8006dc6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	701a      	strb	r2, [r3, #0]
      break;
 8005df2:	e06f      	b.n	8005ed4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d019      	beq.n	8005e32 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8005e0a:	23ff      	movs	r3, #255	@ 0xff
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f953 	bl	80060b8 <USBH_Get_StringDesc>
 8005e12:	4603      	mov	r3, r0
 8005e14:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8005e16:	7bbb      	ldrb	r3, [r7, #14]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d103      	bne.n	8005e24 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2206      	movs	r2, #6
 8005e20:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8005e22:	e059      	b.n	8005ed8 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005e24:	7bbb      	ldrb	r3, [r7, #14]
 8005e26:	2b03      	cmp	r3, #3
 8005e28:	d156      	bne.n	8005ed8 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2206      	movs	r2, #6
 8005e2e:	705a      	strb	r2, [r3, #1]
      break;
 8005e30:	e052      	b.n	8005ed8 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2206      	movs	r2, #6
 8005e36:	705a      	strb	r2, [r3, #1]
      break;
 8005e38:	e04e      	b.n	8005ed8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d019      	beq.n	8005e78 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8005e50:	23ff      	movs	r3, #255	@ 0xff
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 f930 	bl	80060b8 <USBH_Get_StringDesc>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8005e5c:	7bbb      	ldrb	r3, [r7, #14]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d103      	bne.n	8005e6a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2207      	movs	r2, #7
 8005e66:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8005e68:	e038      	b.n	8005edc <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005e6a:	7bbb      	ldrb	r3, [r7, #14]
 8005e6c:	2b03      	cmp	r3, #3
 8005e6e:	d135      	bne.n	8005edc <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2207      	movs	r2, #7
 8005e74:	705a      	strb	r2, [r3, #1]
      break;
 8005e76:	e031      	b.n	8005edc <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2207      	movs	r2, #7
 8005e7c:	705a      	strb	r2, [r3, #1]
      break;
 8005e7e:	e02d      	b.n	8005edc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d017      	beq.n	8005eba <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8005e96:	23ff      	movs	r3, #255	@ 0xff
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 f90d 	bl	80060b8 <USBH_Get_StringDesc>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8005ea2:	7bbb      	ldrb	r3, [r7, #14]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d102      	bne.n	8005eae <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8005eac:	e018      	b.n	8005ee0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005eae:	7bbb      	ldrb	r3, [r7, #14]
 8005eb0:	2b03      	cmp	r3, #3
 8005eb2:	d115      	bne.n	8005ee0 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8005eb8:	e012      	b.n	8005ee0 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	73fb      	strb	r3, [r7, #15]
      break;
 8005ebe:	e00f      	b.n	8005ee0 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8005ec0:	bf00      	nop
 8005ec2:	e00e      	b.n	8005ee2 <USBH_HandleEnum+0x3b6>
      break;
 8005ec4:	bf00      	nop
 8005ec6:	e00c      	b.n	8005ee2 <USBH_HandleEnum+0x3b6>
      break;
 8005ec8:	bf00      	nop
 8005eca:	e00a      	b.n	8005ee2 <USBH_HandleEnum+0x3b6>
      break;
 8005ecc:	bf00      	nop
 8005ece:	e008      	b.n	8005ee2 <USBH_HandleEnum+0x3b6>
      break;
 8005ed0:	bf00      	nop
 8005ed2:	e006      	b.n	8005ee2 <USBH_HandleEnum+0x3b6>
      break;
 8005ed4:	bf00      	nop
 8005ed6:	e004      	b.n	8005ee2 <USBH_HandleEnum+0x3b6>
      break;
 8005ed8:	bf00      	nop
 8005eda:	e002      	b.n	8005ee2 <USBH_HandleEnum+0x3b6>
      break;
 8005edc:	bf00      	nop
 8005ede:	e000      	b.n	8005ee2 <USBH_HandleEnum+0x3b6>
      break;
 8005ee0:	bf00      	nop
  }
  return Status;
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	683a      	ldr	r2, [r7, #0]
 8005efa:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8005efe:	bf00      	nop
 8005f00:	370c      	adds	r7, #12
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr

08005f0a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8005f0a:	b580      	push	{r7, lr}
 8005f0c:	b082      	sub	sp, #8
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8005f18:	1c5a      	adds	r2, r3, #1
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 f804 	bl	8005f2e <USBH_HandleSof>
}
 8005f26:	bf00      	nop
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b082      	sub	sp, #8
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b0b      	cmp	r3, #11
 8005f3e:	d10a      	bne.n	8005f56 <USBH_HandleSof+0x28>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d005      	beq.n	8005f56 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	4798      	blx	r3
  }
}
 8005f56:	bf00      	nop
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8005f5e:	b480      	push	{r7}
 8005f60:	b083      	sub	sp, #12
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8005f6e:	bf00      	nop
}
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr

08005f7a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b083      	sub	sp, #12
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8005f8a:	bf00      	nop
}
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8005f96:	b480      	push	{r7}
 8005f98:	b083      	sub	sp, #12
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f001 f916 	bl	8007216 <USBH_LL_Stop>

  /* Free Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	791b      	ldrb	r3, [r3, #4]
 8005fee:	4619      	mov	r1, r3
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 fee8 	bl	8006dc6 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	795b      	ldrb	r3, [r3, #5]
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 fee2 	bl	8006dc6 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3708      	adds	r7, #8
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af02      	add	r7, sp, #8
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	460b      	mov	r3, r1
 8006016:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8006018:	887b      	ldrh	r3, [r7, #2]
 800601a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800601e:	d901      	bls.n	8006024 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8006020:	2303      	movs	r3, #3
 8006022:	e01b      	b.n	800605c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800602a:	887b      	ldrh	r3, [r7, #2]
 800602c:	9300      	str	r3, [sp, #0]
 800602e:	4613      	mov	r3, r2
 8006030:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006034:	2100      	movs	r1, #0
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f872 	bl	8006120 <USBH_GetDescriptor>
 800603c:	4603      	mov	r3, r0
 800603e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8006040:	7bfb      	ldrb	r3, [r7, #15]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d109      	bne.n	800605a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800604c:	887a      	ldrh	r2, [r7, #2]
 800604e:	4619      	mov	r1, r3
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f000 f929 	bl	80062a8 <USBH_ParseDevDesc>
 8006056:	4603      	mov	r3, r0
 8006058:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800605a:	7bfb      	ldrb	r3, [r7, #15]
}
 800605c:	4618      	mov	r0, r3
 800605e:	3710      	adds	r7, #16
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b086      	sub	sp, #24
 8006068:	af02      	add	r7, sp, #8
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	460b      	mov	r3, r1
 800606e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	331c      	adds	r3, #28
 8006074:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8006076:	887b      	ldrh	r3, [r7, #2]
 8006078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800607c:	d901      	bls.n	8006082 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800607e:	2303      	movs	r3, #3
 8006080:	e016      	b.n	80060b0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006082:	887b      	ldrh	r3, [r7, #2]
 8006084:	9300      	str	r3, [sp, #0]
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800608c:	2100      	movs	r1, #0
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 f846 	bl	8006120 <USBH_GetDescriptor>
 8006094:	4603      	mov	r3, r0
 8006096:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8006098:	7bfb      	ldrb	r3, [r7, #15]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d107      	bne.n	80060ae <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800609e:	887b      	ldrh	r3, [r7, #2]
 80060a0:	461a      	mov	r2, r3
 80060a2:	68b9      	ldr	r1, [r7, #8]
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 f9af 	bl	8006408 <USBH_ParseCfgDesc>
 80060aa:	4603      	mov	r3, r0
 80060ac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80060ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b088      	sub	sp, #32
 80060bc:	af02      	add	r7, sp, #8
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	607a      	str	r2, [r7, #4]
 80060c2:	461a      	mov	r2, r3
 80060c4:	460b      	mov	r3, r1
 80060c6:	72fb      	strb	r3, [r7, #11]
 80060c8:	4613      	mov	r3, r2
 80060ca:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80060cc:	893b      	ldrh	r3, [r7, #8]
 80060ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060d2:	d802      	bhi.n	80060da <USBH_Get_StringDesc+0x22>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d101      	bne.n	80060de <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80060da:	2303      	movs	r3, #3
 80060dc:	e01c      	b.n	8006118 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80060de:	7afb      	ldrb	r3, [r7, #11]
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80060e6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80060ee:	893b      	ldrh	r3, [r7, #8]
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	460b      	mov	r3, r1
 80060f4:	2100      	movs	r1, #0
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 f812 	bl	8006120 <USBH_GetDescriptor>
 80060fc:	4603      	mov	r3, r0
 80060fe:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006100:	7dfb      	ldrb	r3, [r7, #23]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d107      	bne.n	8006116 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800610c:	893a      	ldrh	r2, [r7, #8]
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	4618      	mov	r0, r3
 8006112:	f000 fb8c 	bl	800682e <USBH_ParseStringDesc>
  }

  return status;
 8006116:	7dfb      	ldrb	r3, [r7, #23]
}
 8006118:	4618      	mov	r0, r3
 800611a:	3718      	adds	r7, #24
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	607b      	str	r3, [r7, #4]
 800612a:	460b      	mov	r3, r1
 800612c:	72fb      	strb	r3, [r7, #11]
 800612e:	4613      	mov	r3, r2
 8006130:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	789b      	ldrb	r3, [r3, #2]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d11c      	bne.n	8006174 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800613a:	7afb      	ldrb	r3, [r7, #11]
 800613c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006140:	b2da      	uxtb	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2206      	movs	r2, #6
 800614a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	893a      	ldrh	r2, [r7, #8]
 8006150:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006152:	893b      	ldrh	r3, [r7, #8]
 8006154:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006158:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800615c:	d104      	bne.n	8006168 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f240 4209 	movw	r2, #1033	@ 0x409
 8006164:	829a      	strh	r2, [r3, #20]
 8006166:	e002      	b.n	800616e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	8b3a      	ldrh	r2, [r7, #24]
 8006172:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006174:	8b3b      	ldrh	r3, [r7, #24]
 8006176:	461a      	mov	r2, r3
 8006178:	6879      	ldr	r1, [r7, #4]
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f000 fba4 	bl	80068c8 <USBH_CtlReq>
 8006180:	4603      	mov	r3, r0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b082      	sub	sp, #8
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
 8006192:	460b      	mov	r3, r1
 8006194:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	789b      	ldrb	r3, [r3, #2]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d10f      	bne.n	80061be <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2205      	movs	r2, #5
 80061a8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80061aa:	78fb      	ldrb	r3, [r7, #3]
 80061ac:	b29a      	uxth	r2, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80061be:	2200      	movs	r2, #0
 80061c0:	2100      	movs	r1, #0
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fb80 	bl	80068c8 <USBH_CtlReq>
 80061c8:	4603      	mov	r3, r0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b082      	sub	sp, #8
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
 80061da:	460b      	mov	r3, r1
 80061dc:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	789b      	ldrb	r3, [r3, #2]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d10e      	bne.n	8006204 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2209      	movs	r2, #9
 80061f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	887a      	ldrh	r2, [r7, #2]
 80061f6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006204:	2200      	movs	r2, #0
 8006206:	2100      	movs	r1, #0
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fb5d 	bl	80068c8 <USBH_CtlReq>
 800620e:	4603      	mov	r3, r0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	460b      	mov	r3, r1
 8006222:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	789b      	ldrb	r3, [r3, #2]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d10f      	bne.n	800624c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2203      	movs	r2, #3
 8006236:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006238:	78fb      	ldrb	r3, [r7, #3]
 800623a:	b29a      	uxth	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800624c:	2200      	movs	r2, #0
 800624e:	2100      	movs	r1, #0
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fb39 	bl	80068c8 <USBH_CtlReq>
 8006256:	4603      	mov	r3, r0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	789b      	ldrb	r3, [r3, #2]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d10f      	bne.n	8006294 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006286:	78fb      	ldrb	r3, [r7, #3]
 8006288:	b29a      	uxth	r2, r3
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006294:	2200      	movs	r2, #0
 8006296:	2100      	movs	r1, #0
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 fb15 	bl	80068c8 <USBH_CtlReq>
 800629e:	4603      	mov	r3, r0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b087      	sub	sp, #28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	4613      	mov	r3, r2
 80062b4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80062bc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80062be:	2300      	movs	r3, #0
 80062c0:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d101      	bne.n	80062cc <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80062c8:	2302      	movs	r3, #2
 80062ca:	e094      	b.n	80063f6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	781a      	ldrb	r2, [r3, #0]
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	785a      	ldrb	r2, [r3, #1]
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	3302      	adds	r3, #2
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	461a      	mov	r2, r3
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	3303      	adds	r3, #3
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	021b      	lsls	r3, r3, #8
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	4313      	orrs	r3, r2
 80062f0:	b29a      	uxth	r2, r3
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	791a      	ldrb	r2, [r3, #4]
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	795a      	ldrb	r2, [r3, #5]
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	799a      	ldrb	r2, [r3, #6]
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	79da      	ldrb	r2, [r3, #7]
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800631c:	2b00      	cmp	r3, #0
 800631e:	d004      	beq.n	800632a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8006326:	2b01      	cmp	r3, #1
 8006328:	d11b      	bne.n	8006362 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	79db      	ldrb	r3, [r3, #7]
 800632e:	2b20      	cmp	r3, #32
 8006330:	dc0f      	bgt.n	8006352 <USBH_ParseDevDesc+0xaa>
 8006332:	2b08      	cmp	r3, #8
 8006334:	db0f      	blt.n	8006356 <USBH_ParseDevDesc+0xae>
 8006336:	3b08      	subs	r3, #8
 8006338:	4a32      	ldr	r2, [pc, #200]	@ (8006404 <USBH_ParseDevDesc+0x15c>)
 800633a:	fa22 f303 	lsr.w	r3, r2, r3
 800633e:	f003 0301 	and.w	r3, r3, #1
 8006342:	2b00      	cmp	r3, #0
 8006344:	bf14      	ite	ne
 8006346:	2301      	movne	r3, #1
 8006348:	2300      	moveq	r3, #0
 800634a:	b2db      	uxtb	r3, r3
 800634c:	2b00      	cmp	r3, #0
 800634e:	d106      	bne.n	800635e <USBH_ParseDevDesc+0xb6>
 8006350:	e001      	b.n	8006356 <USBH_ParseDevDesc+0xae>
 8006352:	2b40      	cmp	r3, #64	@ 0x40
 8006354:	d003      	beq.n	800635e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	2208      	movs	r2, #8
 800635a:	71da      	strb	r2, [r3, #7]
        break;
 800635c:	e000      	b.n	8006360 <USBH_ParseDevDesc+0xb8>
        break;
 800635e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8006360:	e00e      	b.n	8006380 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006368:	2b02      	cmp	r3, #2
 800636a:	d107      	bne.n	800637c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	79db      	ldrb	r3, [r3, #7]
 8006370:	2b08      	cmp	r3, #8
 8006372:	d005      	beq.n	8006380 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	2208      	movs	r2, #8
 8006378:	71da      	strb	r2, [r3, #7]
 800637a:	e001      	b.n	8006380 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800637c:	2303      	movs	r3, #3
 800637e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8006380:	88fb      	ldrh	r3, [r7, #6]
 8006382:	2b08      	cmp	r3, #8
 8006384:	d936      	bls.n	80063f4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	3308      	adds	r3, #8
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	461a      	mov	r2, r3
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	3309      	adds	r3, #9
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	021b      	lsls	r3, r3, #8
 8006396:	b29b      	uxth	r3, r3
 8006398:	4313      	orrs	r3, r2
 800639a:	b29a      	uxth	r2, r3
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	330a      	adds	r3, #10
 80063a4:	781b      	ldrb	r3, [r3, #0]
 80063a6:	461a      	mov	r2, r3
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	330b      	adds	r3, #11
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	021b      	lsls	r3, r3, #8
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	4313      	orrs	r3, r2
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	330c      	adds	r3, #12
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	330d      	adds	r3, #13
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	021b      	lsls	r3, r3, #8
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	4313      	orrs	r3, r2
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	7b9a      	ldrb	r2, [r3, #14]
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	7bda      	ldrb	r2, [r3, #15]
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	7c1a      	ldrb	r2, [r3, #16]
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	7c5a      	ldrb	r2, [r3, #17]
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80063f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	371c      	adds	r7, #28
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	01000101 	.word	0x01000101

08006408 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08c      	sub	sp, #48	@ 0x30
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	4613      	mov	r3, r2
 8006414:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800641c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800641e:	2300      	movs	r3, #0
 8006420:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006424:	2300      	movs	r3, #0
 8006426:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800642a:	2300      	movs	r3, #0
 800642c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8006436:	2302      	movs	r3, #2
 8006438:	e0de      	b.n	80065f8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800643e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	2b09      	cmp	r3, #9
 8006444:	d002      	beq.n	800644c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006448:	2209      	movs	r2, #9
 800644a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	781a      	ldrb	r2, [r3, #0]
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	785a      	ldrb	r2, [r3, #1]
 8006458:	6a3b      	ldr	r3, [r7, #32]
 800645a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	3302      	adds	r3, #2
 8006460:	781b      	ldrb	r3, [r3, #0]
 8006462:	461a      	mov	r2, r3
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	3303      	adds	r3, #3
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	021b      	lsls	r3, r3, #8
 800646c:	b29b      	uxth	r3, r3
 800646e:	4313      	orrs	r3, r2
 8006470:	b29b      	uxth	r3, r3
 8006472:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006476:	bf28      	it	cs
 8006478:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800647c:	b29a      	uxth	r2, r3
 800647e:	6a3b      	ldr	r3, [r7, #32]
 8006480:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	791a      	ldrb	r2, [r3, #4]
 8006486:	6a3b      	ldr	r3, [r7, #32]
 8006488:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	795a      	ldrb	r2, [r3, #5]
 800648e:	6a3b      	ldr	r3, [r7, #32]
 8006490:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	799a      	ldrb	r2, [r3, #6]
 8006496:	6a3b      	ldr	r3, [r7, #32]
 8006498:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	79da      	ldrb	r2, [r3, #7]
 800649e:	6a3b      	ldr	r3, [r7, #32]
 80064a0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	7a1a      	ldrb	r2, [r3, #8]
 80064a6:	6a3b      	ldr	r3, [r7, #32]
 80064a8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80064aa:	88fb      	ldrh	r3, [r7, #6]
 80064ac:	2b09      	cmp	r3, #9
 80064ae:	f240 80a1 	bls.w	80065f4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80064b2:	2309      	movs	r3, #9
 80064b4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80064b6:	2300      	movs	r3, #0
 80064b8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80064ba:	e085      	b.n	80065c8 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80064bc:	f107 0316 	add.w	r3, r7, #22
 80064c0:	4619      	mov	r1, r3
 80064c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064c4:	f000 f9e6 	bl	8006894 <USBH_GetNextDesc>
 80064c8:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80064ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064cc:	785b      	ldrb	r3, [r3, #1]
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d17a      	bne.n	80065c8 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80064d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	2b09      	cmp	r3, #9
 80064d8:	d002      	beq.n	80064e0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80064da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064dc:	2209      	movs	r2, #9
 80064de:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80064e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064e4:	221a      	movs	r2, #26
 80064e6:	fb02 f303 	mul.w	r3, r2, r3
 80064ea:	3308      	adds	r3, #8
 80064ec:	6a3a      	ldr	r2, [r7, #32]
 80064ee:	4413      	add	r3, r2
 80064f0:	3302      	adds	r3, #2
 80064f2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80064f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064f6:	69f8      	ldr	r0, [r7, #28]
 80064f8:	f000 f882 	bl	8006600 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80064fc:	2300      	movs	r3, #0
 80064fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8006502:	2300      	movs	r3, #0
 8006504:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006506:	e043      	b.n	8006590 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006508:	f107 0316 	add.w	r3, r7, #22
 800650c:	4619      	mov	r1, r3
 800650e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006510:	f000 f9c0 	bl	8006894 <USBH_GetNextDesc>
 8006514:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006518:	785b      	ldrb	r3, [r3, #1]
 800651a:	2b05      	cmp	r3, #5
 800651c:	d138      	bne.n	8006590 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	795b      	ldrb	r3, [r3, #5]
 8006522:	2b01      	cmp	r3, #1
 8006524:	d113      	bne.n	800654e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800652a:	2b02      	cmp	r3, #2
 800652c:	d003      	beq.n	8006536 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	799b      	ldrb	r3, [r3, #6]
 8006532:	2b03      	cmp	r3, #3
 8006534:	d10b      	bne.n	800654e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	79db      	ldrb	r3, [r3, #7]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d10b      	bne.n	8006556 <USBH_ParseCfgDesc+0x14e>
 800653e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	2b09      	cmp	r3, #9
 8006544:	d007      	beq.n	8006556 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8006546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006548:	2209      	movs	r2, #9
 800654a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800654c:	e003      	b.n	8006556 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800654e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006550:	2207      	movs	r2, #7
 8006552:	701a      	strb	r2, [r3, #0]
 8006554:	e000      	b.n	8006558 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006556:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800655c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006560:	3201      	adds	r2, #1
 8006562:	00d2      	lsls	r2, r2, #3
 8006564:	211a      	movs	r1, #26
 8006566:	fb01 f303 	mul.w	r3, r1, r3
 800656a:	4413      	add	r3, r2
 800656c:	3308      	adds	r3, #8
 800656e:	6a3a      	ldr	r2, [r7, #32]
 8006570:	4413      	add	r3, r2
 8006572:	3304      	adds	r3, #4
 8006574:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006576:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006578:	69b9      	ldr	r1, [r7, #24]
 800657a:	68f8      	ldr	r0, [r7, #12]
 800657c:	f000 f86f 	bl	800665e <USBH_ParseEPDesc>
 8006580:	4603      	mov	r3, r0
 8006582:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8006586:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800658a:	3301      	adds	r3, #1
 800658c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006590:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006594:	2b01      	cmp	r3, #1
 8006596:	d80a      	bhi.n	80065ae <USBH_ParseCfgDesc+0x1a6>
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	791b      	ldrb	r3, [r3, #4]
 800659c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d204      	bcs.n	80065ae <USBH_ParseCfgDesc+0x1a6>
 80065a4:	6a3b      	ldr	r3, [r7, #32]
 80065a6:	885a      	ldrh	r2, [r3, #2]
 80065a8:	8afb      	ldrh	r3, [r7, #22]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d8ac      	bhi.n	8006508 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	791b      	ldrb	r3, [r3, #4]
 80065b2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d201      	bcs.n	80065be <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e01c      	b.n	80065f8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80065be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065c2:	3301      	adds	r3, #1
 80065c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80065c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d805      	bhi.n	80065dc <USBH_ParseCfgDesc+0x1d4>
 80065d0:	6a3b      	ldr	r3, [r7, #32]
 80065d2:	885a      	ldrh	r2, [r3, #2]
 80065d4:	8afb      	ldrh	r3, [r7, #22]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	f63f af70 	bhi.w	80064bc <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	791b      	ldrb	r3, [r3, #4]
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	bf28      	it	cs
 80065e4:	2302      	movcs	r3, #2
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d201      	bcs.n	80065f4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80065f0:	2303      	movs	r3, #3
 80065f2:	e001      	b.n	80065f8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80065f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3730      	adds	r7, #48	@ 0x30
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	781a      	ldrb	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	785a      	ldrb	r2, [r3, #1]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	789a      	ldrb	r2, [r3, #2]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	78da      	ldrb	r2, [r3, #3]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	791a      	ldrb	r2, [r3, #4]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	795a      	ldrb	r2, [r3, #5]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	799a      	ldrb	r2, [r3, #6]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	79da      	ldrb	r2, [r3, #7]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	7a1a      	ldrb	r2, [r3, #8]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	721a      	strb	r2, [r3, #8]
}
 8006652:	bf00      	nop
 8006654:	370c      	adds	r7, #12
 8006656:	46bd      	mov	sp, r7
 8006658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665c:	4770      	bx	lr

0800665e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800665e:	b480      	push	{r7}
 8006660:	b087      	sub	sp, #28
 8006662:	af00      	add	r7, sp, #0
 8006664:	60f8      	str	r0, [r7, #12]
 8006666:	60b9      	str	r1, [r7, #8]
 8006668:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800666a:	2300      	movs	r3, #0
 800666c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	781a      	ldrb	r2, [r3, #0]
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	785a      	ldrb	r2, [r3, #1]
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	789a      	ldrb	r2, [r3, #2]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	78da      	ldrb	r2, [r3, #3]
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	3304      	adds	r3, #4
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	461a      	mov	r2, r3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	3305      	adds	r3, #5
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	021b      	lsls	r3, r3, #8
 800669e:	b29b      	uxth	r3, r3
 80066a0:	4313      	orrs	r3, r2
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	799a      	ldrb	r2, [r3, #6]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	889b      	ldrh	r3, [r3, #4]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d009      	beq.n	80066cc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80066bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066c0:	d804      	bhi.n	80066cc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80066c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066ca:	d901      	bls.n	80066d0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80066cc:	2303      	movs	r3, #3
 80066ce:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d136      	bne.n	8006748 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	78db      	ldrb	r3, [r3, #3]
 80066de:	f003 0303 	and.w	r3, r3, #3
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d108      	bne.n	80066f8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	889b      	ldrh	r3, [r3, #4]
 80066ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066ee:	f240 8097 	bls.w	8006820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80066f2:	2303      	movs	r3, #3
 80066f4:	75fb      	strb	r3, [r7, #23]
 80066f6:	e093      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	78db      	ldrb	r3, [r3, #3]
 80066fc:	f003 0303 	and.w	r3, r3, #3
 8006700:	2b00      	cmp	r3, #0
 8006702:	d107      	bne.n	8006714 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	889b      	ldrh	r3, [r3, #4]
 8006708:	2b40      	cmp	r3, #64	@ 0x40
 800670a:	f240 8089 	bls.w	8006820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800670e:	2303      	movs	r3, #3
 8006710:	75fb      	strb	r3, [r7, #23]
 8006712:	e085      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	78db      	ldrb	r3, [r3, #3]
 8006718:	f003 0303 	and.w	r3, r3, #3
 800671c:	2b01      	cmp	r3, #1
 800671e:	d005      	beq.n	800672c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	78db      	ldrb	r3, [r3, #3]
 8006724:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006728:	2b03      	cmp	r3, #3
 800672a:	d10a      	bne.n	8006742 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	799b      	ldrb	r3, [r3, #6]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d003      	beq.n	800673c <USBH_ParseEPDesc+0xde>
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	799b      	ldrb	r3, [r3, #6]
 8006738:	2b10      	cmp	r3, #16
 800673a:	d970      	bls.n	800681e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800673c:	2303      	movs	r3, #3
 800673e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006740:	e06d      	b.n	800681e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006742:	2303      	movs	r3, #3
 8006744:	75fb      	strb	r3, [r7, #23]
 8006746:	e06b      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800674e:	2b01      	cmp	r3, #1
 8006750:	d13c      	bne.n	80067cc <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	78db      	ldrb	r3, [r3, #3]
 8006756:	f003 0303 	and.w	r3, r3, #3
 800675a:	2b02      	cmp	r3, #2
 800675c:	d005      	beq.n	800676a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	78db      	ldrb	r3, [r3, #3]
 8006762:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006766:	2b00      	cmp	r3, #0
 8006768:	d106      	bne.n	8006778 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	889b      	ldrh	r3, [r3, #4]
 800676e:	2b40      	cmp	r3, #64	@ 0x40
 8006770:	d956      	bls.n	8006820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006772:	2303      	movs	r3, #3
 8006774:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006776:	e053      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	78db      	ldrb	r3, [r3, #3]
 800677c:	f003 0303 	and.w	r3, r3, #3
 8006780:	2b01      	cmp	r3, #1
 8006782:	d10e      	bne.n	80067a2 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	799b      	ldrb	r3, [r3, #6]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d007      	beq.n	800679c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8006790:	2b10      	cmp	r3, #16
 8006792:	d803      	bhi.n	800679c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8006798:	2b40      	cmp	r3, #64	@ 0x40
 800679a:	d941      	bls.n	8006820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800679c:	2303      	movs	r3, #3
 800679e:	75fb      	strb	r3, [r7, #23]
 80067a0:	e03e      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	78db      	ldrb	r3, [r3, #3]
 80067a6:	f003 0303 	and.w	r3, r3, #3
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d10b      	bne.n	80067c6 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	799b      	ldrb	r3, [r3, #6]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d004      	beq.n	80067c0 <USBH_ParseEPDesc+0x162>
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	889b      	ldrh	r3, [r3, #4]
 80067ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067be:	d32f      	bcc.n	8006820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80067c0:	2303      	movs	r3, #3
 80067c2:	75fb      	strb	r3, [r7, #23]
 80067c4:	e02c      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80067c6:	2303      	movs	r3, #3
 80067c8:	75fb      	strb	r3, [r7, #23]
 80067ca:	e029      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d120      	bne.n	8006818 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	78db      	ldrb	r3, [r3, #3]
 80067da:	f003 0303 	and.w	r3, r3, #3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d106      	bne.n	80067f0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	889b      	ldrh	r3, [r3, #4]
 80067e6:	2b08      	cmp	r3, #8
 80067e8:	d01a      	beq.n	8006820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80067ea:	2303      	movs	r3, #3
 80067ec:	75fb      	strb	r3, [r7, #23]
 80067ee:	e017      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	78db      	ldrb	r3, [r3, #3]
 80067f4:	f003 0303 	and.w	r3, r3, #3
 80067f8:	2b03      	cmp	r3, #3
 80067fa:	d10a      	bne.n	8006812 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	799b      	ldrb	r3, [r3, #6]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <USBH_ParseEPDesc+0x1ae>
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	889b      	ldrh	r3, [r3, #4]
 8006808:	2b08      	cmp	r3, #8
 800680a:	d909      	bls.n	8006820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800680c:	2303      	movs	r3, #3
 800680e:	75fb      	strb	r3, [r7, #23]
 8006810:	e006      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006812:	2303      	movs	r3, #3
 8006814:	75fb      	strb	r3, [r7, #23]
 8006816:	e003      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8006818:	2303      	movs	r3, #3
 800681a:	75fb      	strb	r3, [r7, #23]
 800681c:	e000      	b.n	8006820 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800681e:	bf00      	nop
  }

  return status;
 8006820:	7dfb      	ldrb	r3, [r7, #23]
}
 8006822:	4618      	mov	r0, r3
 8006824:	371c      	adds	r7, #28
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800682e:	b480      	push	{r7}
 8006830:	b087      	sub	sp, #28
 8006832:	af00      	add	r7, sp, #0
 8006834:	60f8      	str	r0, [r7, #12]
 8006836:	60b9      	str	r1, [r7, #8]
 8006838:	4613      	mov	r3, r2
 800683a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	3301      	adds	r3, #1
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	2b03      	cmp	r3, #3
 8006844:	d120      	bne.n	8006888 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	1e9a      	subs	r2, r3, #2
 800684c:	88fb      	ldrh	r3, [r7, #6]
 800684e:	4293      	cmp	r3, r2
 8006850:	bf28      	it	cs
 8006852:	4613      	movcs	r3, r2
 8006854:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	3302      	adds	r3, #2
 800685a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800685c:	2300      	movs	r3, #0
 800685e:	82fb      	strh	r3, [r7, #22]
 8006860:	e00b      	b.n	800687a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006862:	8afb      	ldrh	r3, [r7, #22]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	4413      	add	r3, r2
 8006868:	781a      	ldrb	r2, [r3, #0]
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	3301      	adds	r3, #1
 8006872:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006874:	8afb      	ldrh	r3, [r7, #22]
 8006876:	3302      	adds	r3, #2
 8006878:	82fb      	strh	r3, [r7, #22]
 800687a:	8afa      	ldrh	r2, [r7, #22]
 800687c:	8abb      	ldrh	r3, [r7, #20]
 800687e:	429a      	cmp	r2, r3
 8006880:	d3ef      	bcc.n	8006862 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	2200      	movs	r2, #0
 8006886:	701a      	strb	r2, [r3, #0]
  }
}
 8006888:	bf00      	nop
 800688a:	371c      	adds	r7, #28
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr

08006894 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	881b      	ldrh	r3, [r3, #0]
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	7812      	ldrb	r2, [r2, #0]
 80068a6:	4413      	add	r3, r2
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4413      	add	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80068ba:	68fb      	ldr	r3, [r7, #12]
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3714      	adds	r7, #20
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b086      	sub	sp, #24
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	4613      	mov	r3, r2
 80068d4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80068d6:	2301      	movs	r3, #1
 80068d8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	789b      	ldrb	r3, [r3, #2]
 80068de:	2b01      	cmp	r3, #1
 80068e0:	d002      	beq.n	80068e8 <USBH_CtlReq+0x20>
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d00f      	beq.n	8006906 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80068e6:	e027      	b.n	8006938 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	68ba      	ldr	r2, [r7, #8]
 80068ec:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	88fa      	ldrh	r2, [r7, #6]
 80068f2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2201      	movs	r2, #1
 80068f8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2202      	movs	r2, #2
 80068fe:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006900:	2301      	movs	r3, #1
 8006902:	75fb      	strb	r3, [r7, #23]
      break;
 8006904:	e018      	b.n	8006938 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 f81c 	bl	8006944 <USBH_HandleControl>
 800690c:	4603      	mov	r3, r0
 800690e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006910:	7dfb      	ldrb	r3, [r7, #23]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d002      	beq.n	800691c <USBH_CtlReq+0x54>
 8006916:	7dfb      	ldrb	r3, [r7, #23]
 8006918:	2b03      	cmp	r3, #3
 800691a:	d106      	bne.n	800692a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2201      	movs	r2, #1
 8006920:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2200      	movs	r2, #0
 8006926:	761a      	strb	r2, [r3, #24]
      break;
 8006928:	e005      	b.n	8006936 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800692a:	7dfb      	ldrb	r3, [r7, #23]
 800692c:	2b02      	cmp	r3, #2
 800692e:	d102      	bne.n	8006936 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2201      	movs	r2, #1
 8006934:	709a      	strb	r2, [r3, #2]
      break;
 8006936:	bf00      	nop
  }
  return status;
 8006938:	7dfb      	ldrb	r3, [r7, #23]
}
 800693a:	4618      	mov	r0, r3
 800693c:	3718      	adds	r7, #24
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
	...

08006944 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b086      	sub	sp, #24
 8006948:	af02      	add	r7, sp, #8
 800694a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800694c:	2301      	movs	r3, #1
 800694e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006950:	2300      	movs	r3, #0
 8006952:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	7e1b      	ldrb	r3, [r3, #24]
 8006958:	3b01      	subs	r3, #1
 800695a:	2b0a      	cmp	r3, #10
 800695c:	f200 8157 	bhi.w	8006c0e <USBH_HandleControl+0x2ca>
 8006960:	a201      	add	r2, pc, #4	@ (adr r2, 8006968 <USBH_HandleControl+0x24>)
 8006962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006966:	bf00      	nop
 8006968:	08006995 	.word	0x08006995
 800696c:	080069af 	.word	0x080069af
 8006970:	08006a19 	.word	0x08006a19
 8006974:	08006a3f 	.word	0x08006a3f
 8006978:	08006a79 	.word	0x08006a79
 800697c:	08006aa3 	.word	0x08006aa3
 8006980:	08006af5 	.word	0x08006af5
 8006984:	08006b17 	.word	0x08006b17
 8006988:	08006b53 	.word	0x08006b53
 800698c:	08006b79 	.word	0x08006b79
 8006990:	08006bb7 	.word	0x08006bb7
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f103 0110 	add.w	r1, r3, #16
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	795b      	ldrb	r3, [r3, #5]
 800699e:	461a      	mov	r2, r3
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 f945 	bl	8006c30 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2202      	movs	r2, #2
 80069aa:	761a      	strb	r2, [r3, #24]
      break;
 80069ac:	e13a      	b.n	8006c24 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	795b      	ldrb	r3, [r3, #5]
 80069b2:	4619      	mov	r1, r3
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f000 fd1d 	bl	80073f4 <USBH_LL_GetURBState>
 80069ba:	4603      	mov	r3, r0
 80069bc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80069be:	7bbb      	ldrb	r3, [r7, #14]
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d11e      	bne.n	8006a02 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	7c1b      	ldrb	r3, [r3, #16]
 80069c8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80069cc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	8adb      	ldrh	r3, [r3, #22]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00a      	beq.n	80069ec <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80069d6:	7b7b      	ldrb	r3, [r7, #13]
 80069d8:	2b80      	cmp	r3, #128	@ 0x80
 80069da:	d103      	bne.n	80069e4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2203      	movs	r2, #3
 80069e0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80069e2:	e116      	b.n	8006c12 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2205      	movs	r2, #5
 80069e8:	761a      	strb	r2, [r3, #24]
      break;
 80069ea:	e112      	b.n	8006c12 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80069ec:	7b7b      	ldrb	r3, [r7, #13]
 80069ee:	2b80      	cmp	r3, #128	@ 0x80
 80069f0:	d103      	bne.n	80069fa <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2209      	movs	r2, #9
 80069f6:	761a      	strb	r2, [r3, #24]
      break;
 80069f8:	e10b      	b.n	8006c12 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2207      	movs	r2, #7
 80069fe:	761a      	strb	r2, [r3, #24]
      break;
 8006a00:	e107      	b.n	8006c12 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006a02:	7bbb      	ldrb	r3, [r7, #14]
 8006a04:	2b04      	cmp	r3, #4
 8006a06:	d003      	beq.n	8006a10 <USBH_HandleControl+0xcc>
 8006a08:	7bbb      	ldrb	r3, [r7, #14]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	f040 8101 	bne.w	8006c12 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	220b      	movs	r2, #11
 8006a14:	761a      	strb	r2, [r3, #24]
      break;
 8006a16:	e0fc      	b.n	8006c12 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006a1e:	b29a      	uxth	r2, r3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6899      	ldr	r1, [r3, #8]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	899a      	ldrh	r2, [r3, #12]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	791b      	ldrb	r3, [r3, #4]
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 f93c 	bl	8006cae <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2204      	movs	r2, #4
 8006a3a:	761a      	strb	r2, [r3, #24]
      break;
 8006a3c:	e0f2      	b.n	8006c24 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	791b      	ldrb	r3, [r3, #4]
 8006a42:	4619      	mov	r1, r3
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 fcd5 	bl	80073f4 <USBH_LL_GetURBState>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006a4e:	7bbb      	ldrb	r3, [r7, #14]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d103      	bne.n	8006a5c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2209      	movs	r2, #9
 8006a58:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006a5a:	e0dc      	b.n	8006c16 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8006a5c:	7bbb      	ldrb	r3, [r7, #14]
 8006a5e:	2b05      	cmp	r3, #5
 8006a60:	d102      	bne.n	8006a68 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8006a62:	2303      	movs	r3, #3
 8006a64:	73fb      	strb	r3, [r7, #15]
      break;
 8006a66:	e0d6      	b.n	8006c16 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8006a68:	7bbb      	ldrb	r3, [r7, #14]
 8006a6a:	2b04      	cmp	r3, #4
 8006a6c:	f040 80d3 	bne.w	8006c16 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	220b      	movs	r2, #11
 8006a74:	761a      	strb	r2, [r3, #24]
      break;
 8006a76:	e0ce      	b.n	8006c16 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6899      	ldr	r1, [r3, #8]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	899a      	ldrh	r2, [r3, #12]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	795b      	ldrb	r3, [r3, #5]
 8006a84:	2001      	movs	r0, #1
 8006a86:	9000      	str	r0, [sp, #0]
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 f8eb 	bl	8006c64 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006a94:	b29a      	uxth	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2206      	movs	r2, #6
 8006a9e:	761a      	strb	r2, [r3, #24]
      break;
 8006aa0:	e0c0      	b.n	8006c24 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	795b      	ldrb	r3, [r3, #5]
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 fca3 	bl	80073f4 <USBH_LL_GetURBState>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006ab2:	7bbb      	ldrb	r3, [r7, #14]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d103      	bne.n	8006ac0 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2207      	movs	r2, #7
 8006abc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006abe:	e0ac      	b.n	8006c1a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8006ac0:	7bbb      	ldrb	r3, [r7, #14]
 8006ac2:	2b05      	cmp	r3, #5
 8006ac4:	d105      	bne.n	8006ad2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	220c      	movs	r2, #12
 8006aca:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006acc:	2303      	movs	r3, #3
 8006ace:	73fb      	strb	r3, [r7, #15]
      break;
 8006ad0:	e0a3      	b.n	8006c1a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006ad2:	7bbb      	ldrb	r3, [r7, #14]
 8006ad4:	2b02      	cmp	r3, #2
 8006ad6:	d103      	bne.n	8006ae0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2205      	movs	r2, #5
 8006adc:	761a      	strb	r2, [r3, #24]
      break;
 8006ade:	e09c      	b.n	8006c1a <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8006ae0:	7bbb      	ldrb	r3, [r7, #14]
 8006ae2:	2b04      	cmp	r3, #4
 8006ae4:	f040 8099 	bne.w	8006c1a <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	220b      	movs	r2, #11
 8006aec:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006aee:	2302      	movs	r3, #2
 8006af0:	73fb      	strb	r3, [r7, #15]
      break;
 8006af2:	e092      	b.n	8006c1a <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	791b      	ldrb	r3, [r3, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	2100      	movs	r1, #0
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 f8d6 	bl	8006cae <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2208      	movs	r2, #8
 8006b12:	761a      	strb	r2, [r3, #24]

      break;
 8006b14:	e086      	b.n	8006c24 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	791b      	ldrb	r3, [r3, #4]
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 fc69 	bl	80073f4 <USBH_LL_GetURBState>
 8006b22:	4603      	mov	r3, r0
 8006b24:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006b26:	7bbb      	ldrb	r3, [r7, #14]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d105      	bne.n	8006b38 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	220d      	movs	r2, #13
 8006b30:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006b32:	2300      	movs	r3, #0
 8006b34:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006b36:	e072      	b.n	8006c1e <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8006b38:	7bbb      	ldrb	r3, [r7, #14]
 8006b3a:	2b04      	cmp	r3, #4
 8006b3c:	d103      	bne.n	8006b46 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	220b      	movs	r2, #11
 8006b42:	761a      	strb	r2, [r3, #24]
      break;
 8006b44:	e06b      	b.n	8006c1e <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8006b46:	7bbb      	ldrb	r3, [r7, #14]
 8006b48:	2b05      	cmp	r3, #5
 8006b4a:	d168      	bne.n	8006c1e <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b50:	e065      	b.n	8006c1e <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	795b      	ldrb	r3, [r3, #5]
 8006b56:	2201      	movs	r2, #1
 8006b58:	9200      	str	r2, [sp, #0]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2100      	movs	r1, #0
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 f880 	bl	8006c64 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006b6a:	b29a      	uxth	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	220a      	movs	r2, #10
 8006b74:	761a      	strb	r2, [r3, #24]
      break;
 8006b76:	e055      	b.n	8006c24 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	795b      	ldrb	r3, [r3, #5]
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fc38 	bl	80073f4 <USBH_LL_GetURBState>
 8006b84:	4603      	mov	r3, r0
 8006b86:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006b88:	7bbb      	ldrb	r3, [r7, #14]
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d105      	bne.n	8006b9a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	220d      	movs	r2, #13
 8006b96:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006b98:	e043      	b.n	8006c22 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006b9a:	7bbb      	ldrb	r3, [r7, #14]
 8006b9c:	2b02      	cmp	r3, #2
 8006b9e:	d103      	bne.n	8006ba8 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2209      	movs	r2, #9
 8006ba4:	761a      	strb	r2, [r3, #24]
      break;
 8006ba6:	e03c      	b.n	8006c22 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8006ba8:	7bbb      	ldrb	r3, [r7, #14]
 8006baa:	2b04      	cmp	r3, #4
 8006bac:	d139      	bne.n	8006c22 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	220b      	movs	r2, #11
 8006bb2:	761a      	strb	r2, [r3, #24]
      break;
 8006bb4:	e035      	b.n	8006c22 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	7e5b      	ldrb	r3, [r3, #25]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	b2da      	uxtb	r2, r3
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	765a      	strb	r2, [r3, #25]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	7e5b      	ldrb	r3, [r3, #25]
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	d806      	bhi.n	8006bd8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8006bd6:	e025      	b.n	8006c24 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006bde:	2106      	movs	r1, #6
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	795b      	ldrb	r3, [r3, #5]
 8006bee:	4619      	mov	r1, r3
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 f8e8 	bl	8006dc6 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	791b      	ldrb	r3, [r3, #4]
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f8e2 	bl	8006dc6 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8006c08:	2302      	movs	r3, #2
 8006c0a:	73fb      	strb	r3, [r7, #15]
      break;
 8006c0c:	e00a      	b.n	8006c24 <USBH_HandleControl+0x2e0>

    default:
      break;
 8006c0e:	bf00      	nop
 8006c10:	e008      	b.n	8006c24 <USBH_HandleControl+0x2e0>
      break;
 8006c12:	bf00      	nop
 8006c14:	e006      	b.n	8006c24 <USBH_HandleControl+0x2e0>
      break;
 8006c16:	bf00      	nop
 8006c18:	e004      	b.n	8006c24 <USBH_HandleControl+0x2e0>
      break;
 8006c1a:	bf00      	nop
 8006c1c:	e002      	b.n	8006c24 <USBH_HandleControl+0x2e0>
      break;
 8006c1e:	bf00      	nop
 8006c20:	e000      	b.n	8006c24 <USBH_HandleControl+0x2e0>
      break;
 8006c22:	bf00      	nop
  }

  return status;
 8006c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop

08006c30 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b088      	sub	sp, #32
 8006c34:	af04      	add	r7, sp, #16
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006c3e:	79f9      	ldrb	r1, [r7, #7]
 8006c40:	2300      	movs	r3, #0
 8006c42:	9303      	str	r3, [sp, #12]
 8006c44:	2308      	movs	r3, #8
 8006c46:	9302      	str	r3, [sp, #8]
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	9301      	str	r3, [sp, #4]
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	2300      	movs	r3, #0
 8006c52:	2200      	movs	r2, #0
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f000 fb9c 	bl	8007392 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8006c5a:	2300      	movs	r3, #0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3710      	adds	r7, #16
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b088      	sub	sp, #32
 8006c68:	af04      	add	r7, sp, #16
 8006c6a:	60f8      	str	r0, [r7, #12]
 8006c6c:	60b9      	str	r1, [r7, #8]
 8006c6e:	4611      	mov	r1, r2
 8006c70:	461a      	mov	r2, r3
 8006c72:	460b      	mov	r3, r1
 8006c74:	80fb      	strh	r3, [r7, #6]
 8006c76:	4613      	mov	r3, r2
 8006c78:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d001      	beq.n	8006c88 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8006c84:	2300      	movs	r3, #0
 8006c86:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006c88:	7979      	ldrb	r1, [r7, #5]
 8006c8a:	7e3b      	ldrb	r3, [r7, #24]
 8006c8c:	9303      	str	r3, [sp, #12]
 8006c8e:	88fb      	ldrh	r3, [r7, #6]
 8006c90:	9302      	str	r3, [sp, #8]
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	9301      	str	r3, [sp, #4]
 8006c96:	2301      	movs	r3, #1
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f000 fb77 	bl	8007392 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3710      	adds	r7, #16
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	b088      	sub	sp, #32
 8006cb2:	af04      	add	r7, sp, #16
 8006cb4:	60f8      	str	r0, [r7, #12]
 8006cb6:	60b9      	str	r1, [r7, #8]
 8006cb8:	4611      	mov	r1, r2
 8006cba:	461a      	mov	r2, r3
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	80fb      	strh	r3, [r7, #6]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006cc4:	7979      	ldrb	r1, [r7, #5]
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	9303      	str	r3, [sp, #12]
 8006cca:	88fb      	ldrh	r3, [r7, #6]
 8006ccc:	9302      	str	r3, [sp, #8]
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	9301      	str	r3, [sp, #4]
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	2201      	movs	r2, #1
 8006cda:	68f8      	ldr	r0, [r7, #12]
 8006cdc:	f000 fb59 	bl	8007392 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006ce0:	2300      	movs	r3, #0

}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}

08006cea <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8006cea:	b580      	push	{r7, lr}
 8006cec:	b088      	sub	sp, #32
 8006cee:	af04      	add	r7, sp, #16
 8006cf0:	60f8      	str	r0, [r7, #12]
 8006cf2:	60b9      	str	r1, [r7, #8]
 8006cf4:	4611      	mov	r1, r2
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	80fb      	strh	r3, [r7, #6]
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006d00:	7979      	ldrb	r1, [r7, #5]
 8006d02:	2300      	movs	r3, #0
 8006d04:	9303      	str	r3, [sp, #12]
 8006d06:	88fb      	ldrh	r3, [r7, #6]
 8006d08:	9302      	str	r3, [sp, #8]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	9301      	str	r3, [sp, #4]
 8006d0e:	2301      	movs	r3, #1
 8006d10:	9300      	str	r3, [sp, #0]
 8006d12:	2302      	movs	r3, #2
 8006d14:	2201      	movs	r2, #1
 8006d16:	68f8      	ldr	r0, [r7, #12]
 8006d18:	f000 fb3b 	bl	8007392 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3710      	adds	r7, #16
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}

08006d26 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8006d26:	b580      	push	{r7, lr}
 8006d28:	b086      	sub	sp, #24
 8006d2a:	af04      	add	r7, sp, #16
 8006d2c:	6078      	str	r0, [r7, #4]
 8006d2e:	4608      	mov	r0, r1
 8006d30:	4611      	mov	r1, r2
 8006d32:	461a      	mov	r2, r3
 8006d34:	4603      	mov	r3, r0
 8006d36:	70fb      	strb	r3, [r7, #3]
 8006d38:	460b      	mov	r3, r1
 8006d3a:	70bb      	strb	r3, [r7, #2]
 8006d3c:	4613      	mov	r3, r2
 8006d3e:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8006d40:	7878      	ldrb	r0, [r7, #1]
 8006d42:	78ba      	ldrb	r2, [r7, #2]
 8006d44:	78f9      	ldrb	r1, [r7, #3]
 8006d46:	8b3b      	ldrh	r3, [r7, #24]
 8006d48:	9302      	str	r3, [sp, #8]
 8006d4a:	7d3b      	ldrb	r3, [r7, #20]
 8006d4c:	9301      	str	r3, [sp, #4]
 8006d4e:	7c3b      	ldrb	r3, [r7, #16]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	4603      	mov	r3, r0
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 face 	bl	80072f6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8006d70:	78fb      	ldrb	r3, [r7, #3]
 8006d72:	4619      	mov	r1, r3
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 faed 	bl	8007354 <USBH_LL_ClosePipe>

  return USBH_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3708      	adds	r7, #8
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 f836 	bl	8006e02 <USBH_GetFreePipe>
 8006d96:	4603      	mov	r3, r0
 8006d98:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8006d9a:	89fb      	ldrh	r3, [r7, #14]
 8006d9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d00a      	beq.n	8006dba <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8006da4:	78fa      	ldrb	r2, [r7, #3]
 8006da6:	89fb      	ldrh	r3, [r7, #14]
 8006da8:	f003 030f 	and.w	r3, r3, #15
 8006dac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006db0:	6879      	ldr	r1, [r7, #4]
 8006db2:	33e0      	adds	r3, #224	@ 0xe0
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	440b      	add	r3, r1
 8006db8:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8006dba:	89fb      	ldrh	r3, [r7, #14]
 8006dbc:	b2db      	uxtb	r3, r3
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8006dc6:	b480      	push	{r7}
 8006dc8:	b083      	sub	sp, #12
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
 8006dce:	460b      	mov	r3, r1
 8006dd0:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8006dd2:	78fb      	ldrb	r3, [r7, #3]
 8006dd4:	2b0f      	cmp	r3, #15
 8006dd6:	d80d      	bhi.n	8006df4 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8006dd8:	78fb      	ldrb	r3, [r7, #3]
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	33e0      	adds	r3, #224	@ 0xe0
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	4413      	add	r3, r2
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	78fb      	ldrb	r3, [r7, #3]
 8006de6:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8006dea:	6879      	ldr	r1, [r7, #4]
 8006dec:	33e0      	adds	r3, #224	@ 0xe0
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	440b      	add	r3, r1
 8006df2:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8006e02:	b480      	push	{r7}
 8006e04:	b085      	sub	sp, #20
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8006e0e:	2300      	movs	r3, #0
 8006e10:	73fb      	strb	r3, [r7, #15]
 8006e12:	e00f      	b.n	8006e34 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8006e14:	7bfb      	ldrb	r3, [r7, #15]
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	33e0      	adds	r3, #224	@ 0xe0
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	4413      	add	r3, r2
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d102      	bne.n	8006e2e <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8006e28:	7bfb      	ldrb	r3, [r7, #15]
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	e007      	b.n	8006e3e <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8006e2e:	7bfb      	ldrb	r3, [r7, #15]
 8006e30:	3301      	adds	r3, #1
 8006e32:	73fb      	strb	r3, [r7, #15]
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
 8006e36:	2b0f      	cmp	r3, #15
 8006e38:	d9ec      	bls.n	8006e14 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8006e3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3714      	adds	r7, #20
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
	...

08006e4c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0



	  USBH_StatusTypeDef usb_status;
	  /* Initialize Host Library */
	  usb_status = USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 8006e52:	2201      	movs	r2, #1
 8006e54:	491f      	ldr	r1, [pc, #124]	@ (8006ed4 <MX_USB_HOST_Init+0x88>)
 8006e56:	4820      	ldr	r0, [pc, #128]	@ (8006ed8 <MX_USB_HOST_Init+0x8c>)
 8006e58:	f7fe fb93 	bl	8005582 <USBH_Init>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 8006e60:	79fb      	ldrb	r3, [r7, #7]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d007      	beq.n	8006e76 <MX_USB_HOST_Init+0x2a>
	  {
	    printf("USBH_Init failed, status %d\r\n", usb_status);
 8006e66:	79fb      	ldrb	r3, [r7, #7]
 8006e68:	4619      	mov	r1, r3
 8006e6a:	481c      	ldr	r0, [pc, #112]	@ (8006edc <MX_USB_HOST_Init+0x90>)
 8006e6c:	f000 fcca 	bl	8007804 <iprintf>
	    Error_Handler();
 8006e70:	f7f9 fbeb 	bl	800064a <Error_Handler>
 8006e74:	e002      	b.n	8006e7c <MX_USB_HOST_Init+0x30>
	  }
	  else
	  {
	    printf("USBH_Init OK\r\n");
 8006e76:	481a      	ldr	r0, [pc, #104]	@ (8006ee0 <MX_USB_HOST_Init+0x94>)
 8006e78:	f000 fd2c 	bl	80078d4 <puts>
	  }

	  /* Register MIDI class */
	  usb_status = USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS);
 8006e7c:	4919      	ldr	r1, [pc, #100]	@ (8006ee4 <MX_USB_HOST_Init+0x98>)
 8006e7e:	4816      	ldr	r0, [pc, #88]	@ (8006ed8 <MX_USB_HOST_Init+0x8c>)
 8006e80:	f7fe fc2a 	bl	80056d8 <USBH_RegisterClass>
 8006e84:	4603      	mov	r3, r0
 8006e86:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 8006e88:	79fb      	ldrb	r3, [r7, #7]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d007      	beq.n	8006e9e <MX_USB_HOST_Init+0x52>
	  {
	    printf("USBH_RegisterClass failed, status %d\r\n", usb_status);
 8006e8e:	79fb      	ldrb	r3, [r7, #7]
 8006e90:	4619      	mov	r1, r3
 8006e92:	4815      	ldr	r0, [pc, #84]	@ (8006ee8 <MX_USB_HOST_Init+0x9c>)
 8006e94:	f000 fcb6 	bl	8007804 <iprintf>
	    Error_Handler();
 8006e98:	f7f9 fbd7 	bl	800064a <Error_Handler>
 8006e9c:	e002      	b.n	8006ea4 <MX_USB_HOST_Init+0x58>
	  }
	  else
	  {
	    printf("USBH_RegisterClass (MIDI) OK\r\n");
 8006e9e:	4813      	ldr	r0, [pc, #76]	@ (8006eec <MX_USB_HOST_Init+0xa0>)
 8006ea0:	f000 fd18 	bl	80078d4 <puts>
	  }

	  /* Start Host Process */
	  usb_status = USBH_Start(&hUsbHostFS);
 8006ea4:	480c      	ldr	r0, [pc, #48]	@ (8006ed8 <MX_USB_HOST_Init+0x8c>)
 8006ea6:	f7fe fc41 	bl	800572c <USBH_Start>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 8006eae:	79fb      	ldrb	r3, [r7, #7]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d007      	beq.n	8006ec4 <MX_USB_HOST_Init+0x78>
	  {
	    printf("USBH_Start failed, status %d\r\n", usb_status);
 8006eb4:	79fb      	ldrb	r3, [r7, #7]
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	480d      	ldr	r0, [pc, #52]	@ (8006ef0 <MX_USB_HOST_Init+0xa4>)
 8006eba:	f000 fca3 	bl	8007804 <iprintf>
	    Error_Handler();
 8006ebe:	f7f9 fbc4 	bl	800064a <Error_Handler>
	    printf("USBH_Start OK\r\n");
	  }

	  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
	  /* USER CODE END USB_HOST_Init_PostTreatment */
	}
 8006ec2:	e002      	b.n	8006eca <MX_USB_HOST_Init+0x7e>
	    printf("USBH_Start OK\r\n");
 8006ec4:	480b      	ldr	r0, [pc, #44]	@ (8006ef4 <MX_USB_HOST_Init+0xa8>)
 8006ec6:	f000 fd05 	bl	80078d4 <puts>
	}
 8006eca:	bf00      	nop
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	08006f0d 	.word	0x08006f0d
 8006ed8:	200000b4 	.word	0x200000b4
 8006edc:	08008b70 	.word	0x08008b70
 8006ee0:	08008b90 	.word	0x08008b90
 8006ee4:	2000000c 	.word	0x2000000c
 8006ee8:	08008ba0 	.word	0x08008ba0
 8006eec:	08008bc8 	.word	0x08008bc8
 8006ef0:	08008be8 	.word	0x08008be8
 8006ef4:	08008c08 	.word	0x08008c08

08006ef8 <MX_USB_HOST_Process>:

/**
  * @brief  USB Host Background Task
  */
void MX_USB_HOST_Process(void)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	af00      	add	r7, sp, #0
  USBH_Process(&hUsbHostFS);
 8006efc:	4802      	ldr	r0, [pc, #8]	@ (8006f08 <MX_USB_HOST_Process+0x10>)
 8006efe:	f7fe fc25 	bl	800574c <USBH_Process>
}
 8006f02:	bf00      	nop
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	200000b4 	.word	0x200000b4

08006f0c <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b082      	sub	sp, #8
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	460b      	mov	r3, r1
 8006f16:	70fb      	strb	r3, [r7, #3]
  switch (id)
 8006f18:	78fb      	ldrb	r3, [r7, #3]
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	2b04      	cmp	r3, #4
 8006f1e:	d826      	bhi.n	8006f6e <USBH_UserProcess+0x62>
 8006f20:	a201      	add	r2, pc, #4	@ (adr r2, 8006f28 <USBH_UserProcess+0x1c>)
 8006f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f26:	bf00      	nop
 8006f28:	08006f3d 	.word	0x08006f3d
 8006f2c:	08006f53 	.word	0x08006f53
 8006f30:	08006f6f 	.word	0x08006f6f
 8006f34:	08006f45 	.word	0x08006f45
 8006f38:	08006f61 	.word	0x08006f61
  {
    case HOST_USER_SELECT_CONFIGURATION:
      printf("USBH_UserProcess: HOST_USER_SELECT_CONFIGURATION\r\n");
 8006f3c:	4811      	ldr	r0, [pc, #68]	@ (8006f84 <USBH_UserProcess+0x78>)
 8006f3e:	f000 fcc9 	bl	80078d4 <puts>
      break;
 8006f42:	e01a      	b.n	8006f7a <USBH_UserProcess+0x6e>

    case HOST_USER_CONNECTION:
      Appli_state = APPLICATION_START;
 8006f44:	4b10      	ldr	r3, [pc, #64]	@ (8006f88 <USBH_UserProcess+0x7c>)
 8006f46:	2201      	movs	r2, #1
 8006f48:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_CONNECTION -> APPLICATION_START\r\n");
 8006f4a:	4810      	ldr	r0, [pc, #64]	@ (8006f8c <USBH_UserProcess+0x80>)
 8006f4c:	f000 fcc2 	bl	80078d4 <puts>
      break;
 8006f50:	e013      	b.n	8006f7a <USBH_UserProcess+0x6e>

    case HOST_USER_CLASS_ACTIVE:
      Appli_state = APPLICATION_READY;
 8006f52:	4b0d      	ldr	r3, [pc, #52]	@ (8006f88 <USBH_UserProcess+0x7c>)
 8006f54:	2202      	movs	r2, #2
 8006f56:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_CLASS_ACTIVE -> APPLICATION_READY\r\n");
 8006f58:	480d      	ldr	r0, [pc, #52]	@ (8006f90 <USBH_UserProcess+0x84>)
 8006f5a:	f000 fcbb 	bl	80078d4 <puts>
      break;
 8006f5e:	e00c      	b.n	8006f7a <USBH_UserProcess+0x6e>

    case HOST_USER_DISCONNECTION:
      Appli_state = APPLICATION_DISCONNECT;
 8006f60:	4b09      	ldr	r3, [pc, #36]	@ (8006f88 <USBH_UserProcess+0x7c>)
 8006f62:	2203      	movs	r2, #3
 8006f64:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_DISCONNECTION -> APPLICATION_DISCONNECT\r\n");
 8006f66:	480b      	ldr	r0, [pc, #44]	@ (8006f94 <USBH_UserProcess+0x88>)
 8006f68:	f000 fcb4 	bl	80078d4 <puts>
      break;
 8006f6c:	e005      	b.n	8006f7a <USBH_UserProcess+0x6e>

    default:
      printf("USBH_UserProcess: Unknown id=%d\r\n", id);
 8006f6e:	78fb      	ldrb	r3, [r7, #3]
 8006f70:	4619      	mov	r1, r3
 8006f72:	4809      	ldr	r0, [pc, #36]	@ (8006f98 <USBH_UserProcess+0x8c>)
 8006f74:	f000 fc46 	bl	8007804 <iprintf>
      break;
 8006f78:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8006f7a:	bf00      	nop
 8006f7c:	3708      	adds	r7, #8
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	08008c18 	.word	0x08008c18
 8006f88:	2000048c 	.word	0x2000048c
 8006f8c:	08008c4c 	.word	0x08008c4c
 8006f90:	08008c8c 	.word	0x08008c8c
 8006f94:	08008ccc 	.word	0x08008ccc
 8006f98:	08008d14 	.word	0x08008d14

08006f9c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b0ac      	sub	sp, #176	@ 0xb0
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fa4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006fa8:	2200      	movs	r2, #0
 8006faa:	601a      	str	r2, [r3, #0]
 8006fac:	605a      	str	r2, [r3, #4]
 8006fae:	609a      	str	r2, [r3, #8]
 8006fb0:	60da      	str	r2, [r3, #12]
 8006fb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006fb4:	f107 0314 	add.w	r3, r7, #20
 8006fb8:	2288      	movs	r2, #136	@ 0x88
 8006fba:	2100      	movs	r1, #0
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f000 fd69 	bl	8007a94 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fca:	d173      	bne.n	80070b4 <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006fcc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006fd0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8006fd2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8006fd6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8006fe2:	2318      	movs	r3, #24
 8006fe4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8006fe6:	2307      	movs	r3, #7
 8006fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8006fea:	2302      	movs	r3, #2
 8006fec:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8006fee:	2302      	movs	r3, #2
 8006ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8006ff2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006ff6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006ff8:	f107 0314 	add.w	r3, r7, #20
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f7fc fbf1 	bl	80037e4 <HAL_RCCEx_PeriphCLKConfig>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	d001      	beq.n	800700c <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 8007008:	f7f9 fb1f 	bl	800064a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800700c:	4b2b      	ldr	r3, [pc, #172]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 800700e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007010:	4a2a      	ldr	r2, [pc, #168]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 8007012:	f043 0301 	orr.w	r3, r3, #1
 8007016:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007018:	4b28      	ldr	r3, [pc, #160]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 800701a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800701c:	f003 0301 	and.w	r3, r3, #1
 8007020:	613b      	str	r3, [r7, #16]
 8007022:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007024:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007028:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800702c:	2302      	movs	r3, #2
 800702e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007032:	2300      	movs	r3, #0
 8007034:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007038:	2303      	movs	r3, #3
 800703a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800703e:	230a      	movs	r3, #10
 8007040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007044:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007048:	4619      	mov	r1, r3
 800704a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800704e:	f7f9 ffa3 	bl	8000f98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007052:	4b1a      	ldr	r3, [pc, #104]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 8007054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007056:	4a19      	ldr	r2, [pc, #100]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 8007058:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800705c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800705e:	4b17      	ldr	r3, [pc, #92]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 8007060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007062:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007066:	60fb      	str	r3, [r7, #12]
 8007068:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800706a:	4b14      	ldr	r3, [pc, #80]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 800706c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800706e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d114      	bne.n	80070a0 <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007076:	4b11      	ldr	r3, [pc, #68]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 8007078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800707a:	4a10      	ldr	r2, [pc, #64]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 800707c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007080:	6593      	str	r3, [r2, #88]	@ 0x58
 8007082:	4b0e      	ldr	r3, [pc, #56]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 8007084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800708a:	60bb      	str	r3, [r7, #8]
 800708c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800708e:	f7fb fdd1 	bl	8002c34 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007092:	4b0a      	ldr	r3, [pc, #40]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 8007094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007096:	4a09      	ldr	r2, [pc, #36]	@ (80070bc <HAL_HCD_MspInit+0x120>)
 8007098:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800709c:	6593      	str	r3, [r2, #88]	@ 0x58
 800709e:	e001      	b.n	80070a4 <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80070a0:	f7fb fdc8 	bl	8002c34 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80070a4:	2200      	movs	r2, #0
 80070a6:	2100      	movs	r1, #0
 80070a8:	2043      	movs	r0, #67	@ 0x43
 80070aa:	f7f9 ff3e 	bl	8000f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80070ae:	2043      	movs	r0, #67	@ 0x43
 80070b0:	f7f9 ff57 	bl	8000f62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80070b4:	bf00      	nop
 80070b6:	37b0      	adds	r7, #176	@ 0xb0
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	40021000 	.word	0x40021000

080070c0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7fe ff1b 	bl	8005f0a <USBH_LL_IncTimer>
}
 80070d4:	bf00      	nop
 80070d6:	3708      	adds	r7, #8
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7fe ff53 	bl	8005f96 <USBH_LL_Connect>
}
 80070f0:	bf00      	nop
 80070f2:	3708      	adds	r7, #8
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b082      	sub	sp, #8
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8007106:	4618      	mov	r0, r3
 8007108:	f7fe ff5c 	bl	8005fc4 <USBH_LL_Disconnect>
}
 800710c:	bf00      	nop
 800710e:	3708      	adds	r7, #8
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	460b      	mov	r3, r1
 800711e:	70fb      	strb	r3, [r7, #3]
 8007120:	4613      	mov	r3, r2
 8007122:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800713e:	4618      	mov	r0, r3
 8007140:	f7fe ff0d 	bl	8005f5e <USBH_LL_PortEnabled>
}
 8007144:	bf00      	nop
 8007146:	3708      	adds	r7, #8
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800715a:	4618      	mov	r0, r3
 800715c:	f7fe ff0d 	bl	8005f7a <USBH_LL_PortDisabled>
}
 8007160:	bf00      	nop
 8007162:	3708      	adds	r7, #8
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b082      	sub	sp, #8
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8007176:	2b01      	cmp	r3, #1
 8007178:	d12a      	bne.n	80071d0 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800717a:	4a18      	ldr	r2, [pc, #96]	@ (80071dc <USBH_LL_Init+0x74>)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
  phost->pData = &hhcd_USB_OTG_FS;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a15      	ldr	r2, [pc, #84]	@ (80071dc <USBH_LL_Init+0x74>)
 8007186:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800718a:	4b14      	ldr	r3, [pc, #80]	@ (80071dc <USBH_LL_Init+0x74>)
 800718c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007190:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007192:	4b12      	ldr	r3, [pc, #72]	@ (80071dc <USBH_LL_Init+0x74>)
 8007194:	2208      	movs	r2, #8
 8007196:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007198:	4b10      	ldr	r3, [pc, #64]	@ (80071dc <USBH_LL_Init+0x74>)
 800719a:	2201      	movs	r2, #1
 800719c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800719e:	4b0f      	ldr	r3, [pc, #60]	@ (80071dc <USBH_LL_Init+0x74>)
 80071a0:	2200      	movs	r2, #0
 80071a2:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80071a4:	4b0d      	ldr	r3, [pc, #52]	@ (80071dc <USBH_LL_Init+0x74>)
 80071a6:	2202      	movs	r2, #2
 80071a8:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80071aa:	4b0c      	ldr	r3, [pc, #48]	@ (80071dc <USBH_LL_Init+0x74>)
 80071ac:	2200      	movs	r2, #0
 80071ae:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80071b0:	480a      	ldr	r0, [pc, #40]	@ (80071dc <USBH_LL_Init+0x74>)
 80071b2:	f7fa f89b 	bl	80012ec <HAL_HCD_Init>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d001      	beq.n	80071c0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80071bc:	f7f9 fa45 	bl	800064a <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80071c0:	4806      	ldr	r0, [pc, #24]	@ (80071dc <USBH_LL_Init+0x74>)
 80071c2:	f7fa fc89 	bl	8001ad8 <HAL_HCD_GetCurrentFrame>
 80071c6:	4603      	mov	r3, r0
 80071c8:	4619      	mov	r1, r3
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7fe fe8e 	bl	8005eec <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3708      	adds	r7, #8
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
 80071da:	bf00      	nop
 80071dc:	20000490 	.word	0x20000490

080071e0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80071e8:	2300      	movs	r3, #0
 80071ea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80071ec:	2300      	movs	r3, #0
 80071ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7fa fbf8 	bl	80019ec <HAL_HCD_Start>
 80071fc:	4603      	mov	r3, r0
 80071fe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007200:	7bfb      	ldrb	r3, [r7, #15]
 8007202:	4618      	mov	r0, r3
 8007204:	f000 f952 	bl	80074ac <USBH_Get_USB_Status>
 8007208:	4603      	mov	r3, r0
 800720a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800720c:	7bbb      	ldrb	r3, [r7, #14]
}
 800720e:	4618      	mov	r0, r3
 8007210:	3710      	adds	r7, #16
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007216:	b580      	push	{r7, lr}
 8007218:	b084      	sub	sp, #16
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800721e:	2300      	movs	r3, #0
 8007220:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007222:	2300      	movs	r3, #0
 8007224:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800722c:	4618      	mov	r0, r3
 800722e:	f7fa fc00 	bl	8001a32 <HAL_HCD_Stop>
 8007232:	4603      	mov	r3, r0
 8007234:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007236:	7bfb      	ldrb	r3, [r7, #15]
 8007238:	4618      	mov	r0, r3
 800723a:	f000 f937 	bl	80074ac <USBH_Get_USB_Status>
 800723e:	4603      	mov	r3, r0
 8007240:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007242:	7bbb      	ldrb	r3, [r7, #14]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3710      	adds	r7, #16
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007254:	2301      	movs	r3, #1
 8007256:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800725e:	4618      	mov	r0, r3
 8007260:	f7fa fc48 	bl	8001af4 <HAL_HCD_GetCurrentSpeed>
 8007264:	4603      	mov	r3, r0
 8007266:	2b02      	cmp	r3, #2
 8007268:	d00c      	beq.n	8007284 <USBH_LL_GetSpeed+0x38>
 800726a:	2b02      	cmp	r3, #2
 800726c:	d80d      	bhi.n	800728a <USBH_LL_GetSpeed+0x3e>
 800726e:	2b00      	cmp	r3, #0
 8007270:	d002      	beq.n	8007278 <USBH_LL_GetSpeed+0x2c>
 8007272:	2b01      	cmp	r3, #1
 8007274:	d003      	beq.n	800727e <USBH_LL_GetSpeed+0x32>
 8007276:	e008      	b.n	800728a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007278:	2300      	movs	r3, #0
 800727a:	73fb      	strb	r3, [r7, #15]
    break;
 800727c:	e008      	b.n	8007290 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800727e:	2301      	movs	r3, #1
 8007280:	73fb      	strb	r3, [r7, #15]
    break;
 8007282:	e005      	b.n	8007290 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007284:	2302      	movs	r3, #2
 8007286:	73fb      	strb	r3, [r7, #15]
    break;
 8007288:	e002      	b.n	8007290 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800728a:	2301      	movs	r3, #1
 800728c:	73fb      	strb	r3, [r7, #15]
    break;
 800728e:	bf00      	nop
  }
  return  speed;
 8007290:	7bfb      	ldrb	r3, [r7, #15]
}
 8007292:	4618      	mov	r0, r3
 8007294:	3710      	adds	r7, #16
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}

0800729a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b084      	sub	sp, #16
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80072a2:	2300      	movs	r3, #0
 80072a4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80072a6:	2300      	movs	r3, #0
 80072a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7fa fbdb 	bl	8001a6c <HAL_HCD_ResetPort>
 80072b6:	4603      	mov	r3, r0
 80072b8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80072ba:	7bfb      	ldrb	r3, [r7, #15]
 80072bc:	4618      	mov	r0, r3
 80072be:	f000 f8f5 	bl	80074ac <USBH_Get_USB_Status>
 80072c2:	4603      	mov	r3, r0
 80072c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80072c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3710      	adds	r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80072e2:	78fa      	ldrb	r2, [r7, #3]
 80072e4:	4611      	mov	r1, r2
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7fa fbe2 	bl	8001ab0 <HAL_HCD_HC_GetXferCount>
 80072ec:	4603      	mov	r3, r0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3708      	adds	r7, #8
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}

080072f6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80072f6:	b590      	push	{r4, r7, lr}
 80072f8:	b089      	sub	sp, #36	@ 0x24
 80072fa:	af04      	add	r7, sp, #16
 80072fc:	6078      	str	r0, [r7, #4]
 80072fe:	4608      	mov	r0, r1
 8007300:	4611      	mov	r1, r2
 8007302:	461a      	mov	r2, r3
 8007304:	4603      	mov	r3, r0
 8007306:	70fb      	strb	r3, [r7, #3]
 8007308:	460b      	mov	r3, r1
 800730a:	70bb      	strb	r3, [r7, #2]
 800730c:	4613      	mov	r3, r2
 800730e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007310:	2300      	movs	r3, #0
 8007312:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007314:	2300      	movs	r3, #0
 8007316:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800731e:	787c      	ldrb	r4, [r7, #1]
 8007320:	78ba      	ldrb	r2, [r7, #2]
 8007322:	78f9      	ldrb	r1, [r7, #3]
 8007324:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007326:	9302      	str	r3, [sp, #8]
 8007328:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800732c:	9301      	str	r3, [sp, #4]
 800732e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007332:	9300      	str	r3, [sp, #0]
 8007334:	4623      	mov	r3, r4
 8007336:	f7fa f839 	bl	80013ac <HAL_HCD_HC_Init>
 800733a:	4603      	mov	r3, r0
 800733c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800733e:	7bfb      	ldrb	r3, [r7, #15]
 8007340:	4618      	mov	r0, r3
 8007342:	f000 f8b3 	bl	80074ac <USBH_Get_USB_Status>
 8007346:	4603      	mov	r3, r0
 8007348:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800734a:	7bbb      	ldrb	r3, [r7, #14]
}
 800734c:	4618      	mov	r0, r3
 800734e:	3714      	adds	r7, #20
 8007350:	46bd      	mov	sp, r7
 8007352:	bd90      	pop	{r4, r7, pc}

08007354 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	460b      	mov	r3, r1
 800735e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007360:	2300      	movs	r3, #0
 8007362:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007364:	2300      	movs	r3, #0
 8007366:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800736e:	78fa      	ldrb	r2, [r7, #3]
 8007370:	4611      	mov	r1, r2
 8007372:	4618      	mov	r0, r3
 8007374:	f7fa f8b3 	bl	80014de <HAL_HCD_HC_Halt>
 8007378:	4603      	mov	r3, r0
 800737a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800737c:	7bfb      	ldrb	r3, [r7, #15]
 800737e:	4618      	mov	r0, r3
 8007380:	f000 f894 	bl	80074ac <USBH_Get_USB_Status>
 8007384:	4603      	mov	r3, r0
 8007386:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007388:	7bbb      	ldrb	r3, [r7, #14]
}
 800738a:	4618      	mov	r0, r3
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007392:	b590      	push	{r4, r7, lr}
 8007394:	b089      	sub	sp, #36	@ 0x24
 8007396:	af04      	add	r7, sp, #16
 8007398:	6078      	str	r0, [r7, #4]
 800739a:	4608      	mov	r0, r1
 800739c:	4611      	mov	r1, r2
 800739e:	461a      	mov	r2, r3
 80073a0:	4603      	mov	r3, r0
 80073a2:	70fb      	strb	r3, [r7, #3]
 80073a4:	460b      	mov	r3, r1
 80073a6:	70bb      	strb	r3, [r7, #2]
 80073a8:	4613      	mov	r3, r2
 80073aa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80073ac:	2300      	movs	r3, #0
 80073ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80073b0:	2300      	movs	r3, #0
 80073b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80073ba:	787c      	ldrb	r4, [r7, #1]
 80073bc:	78ba      	ldrb	r2, [r7, #2]
 80073be:	78f9      	ldrb	r1, [r7, #3]
 80073c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80073c4:	9303      	str	r3, [sp, #12]
 80073c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80073c8:	9302      	str	r3, [sp, #8]
 80073ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073cc:	9301      	str	r3, [sp, #4]
 80073ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80073d2:	9300      	str	r3, [sp, #0]
 80073d4:	4623      	mov	r3, r4
 80073d6:	f7fa f8a5 	bl	8001524 <HAL_HCD_HC_SubmitRequest>
 80073da:	4603      	mov	r3, r0
 80073dc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 80073de:	7bfb      	ldrb	r3, [r7, #15]
 80073e0:	4618      	mov	r0, r3
 80073e2:	f000 f863 	bl	80074ac <USBH_Get_USB_Status>
 80073e6:	4603      	mov	r3, r0
 80073e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80073ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3714      	adds	r7, #20
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd90      	pop	{r4, r7, pc}

080073f4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b082      	sub	sp, #8
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	460b      	mov	r3, r1
 80073fe:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007406:	78fa      	ldrb	r2, [r7, #3]
 8007408:	4611      	mov	r1, r2
 800740a:	4618      	mov	r0, r3
 800740c:	f7fa fb3c 	bl	8001a88 <HAL_HCD_HC_GetURBState>
 8007410:	4603      	mov	r3, r0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3708      	adds	r7, #8
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b082      	sub	sp, #8
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
 8007422:	460b      	mov	r3, r1
 8007424:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8007426:	20c8      	movs	r0, #200	@ 0xc8
 8007428:	f7f9 fc80 	bl	8000d2c <HAL_Delay>
  return USBH_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	3708      	adds	r7, #8
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}

08007436 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007436:	b480      	push	{r7}
 8007438:	b085      	sub	sp, #20
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
 800743e:	460b      	mov	r3, r1
 8007440:	70fb      	strb	r3, [r7, #3]
 8007442:	4613      	mov	r3, r2
 8007444:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800744c:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800744e:	78fb      	ldrb	r3, [r7, #3]
 8007450:	68fa      	ldr	r2, [r7, #12]
 8007452:	2134      	movs	r1, #52	@ 0x34
 8007454:	fb01 f303 	mul.w	r3, r1, r3
 8007458:	4413      	add	r3, r2
 800745a:	3317      	adds	r3, #23
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d009      	beq.n	8007476 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007462:	78fb      	ldrb	r3, [r7, #3]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	2134      	movs	r1, #52	@ 0x34
 8007468:	fb01 f303 	mul.w	r3, r1, r3
 800746c:	4413      	add	r3, r2
 800746e:	3334      	adds	r3, #52	@ 0x34
 8007470:	78ba      	ldrb	r2, [r7, #2]
 8007472:	701a      	strb	r2, [r3, #0]
 8007474:	e008      	b.n	8007488 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007476:	78fb      	ldrb	r3, [r7, #3]
 8007478:	68fa      	ldr	r2, [r7, #12]
 800747a:	2134      	movs	r1, #52	@ 0x34
 800747c:	fb01 f303 	mul.w	r3, r1, r3
 8007480:	4413      	add	r3, r2
 8007482:	3335      	adds	r3, #53	@ 0x35
 8007484:	78ba      	ldrb	r2, [r7, #2]
 8007486:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007488:	2300      	movs	r3, #0
}
 800748a:	4618      	mov	r0, r3
 800748c:	3714      	adds	r7, #20
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr

08007496 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b082      	sub	sp, #8
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f7f9 fc44 	bl	8000d2c <HAL_Delay>
}
 80074a4:	bf00      	nop
 80074a6:	3708      	adds	r7, #8
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}

080074ac <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	4603      	mov	r3, r0
 80074b4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80074b6:	2300      	movs	r3, #0
 80074b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80074ba:	79fb      	ldrb	r3, [r7, #7]
 80074bc:	2b03      	cmp	r3, #3
 80074be:	d817      	bhi.n	80074f0 <USBH_Get_USB_Status+0x44>
 80074c0:	a201      	add	r2, pc, #4	@ (adr r2, 80074c8 <USBH_Get_USB_Status+0x1c>)
 80074c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c6:	bf00      	nop
 80074c8:	080074d9 	.word	0x080074d9
 80074cc:	080074df 	.word	0x080074df
 80074d0:	080074e5 	.word	0x080074e5
 80074d4:	080074eb 	.word	0x080074eb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80074d8:	2300      	movs	r3, #0
 80074da:	73fb      	strb	r3, [r7, #15]
    break;
 80074dc:	e00b      	b.n	80074f6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80074de:	2302      	movs	r3, #2
 80074e0:	73fb      	strb	r3, [r7, #15]
    break;
 80074e2:	e008      	b.n	80074f6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80074e4:	2301      	movs	r3, #1
 80074e6:	73fb      	strb	r3, [r7, #15]
    break;
 80074e8:	e005      	b.n	80074f6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80074ea:	2302      	movs	r3, #2
 80074ec:	73fb      	strb	r3, [r7, #15]
    break;
 80074ee:	e002      	b.n	80074f6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80074f0:	2302      	movs	r3, #2
 80074f2:	73fb      	strb	r3, [r7, #15]
    break;
 80074f4:	bf00      	nop
  }
  return usb_status;
 80074f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3714      	adds	r7, #20
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <malloc>:
 8007504:	4b02      	ldr	r3, [pc, #8]	@ (8007510 <malloc+0xc>)
 8007506:	4601      	mov	r1, r0
 8007508:	6818      	ldr	r0, [r3, #0]
 800750a:	f000 b82d 	b.w	8007568 <_malloc_r>
 800750e:	bf00      	nop
 8007510:	20000038 	.word	0x20000038

08007514 <free>:
 8007514:	4b02      	ldr	r3, [pc, #8]	@ (8007520 <free+0xc>)
 8007516:	4601      	mov	r1, r0
 8007518:	6818      	ldr	r0, [r3, #0]
 800751a:	f000 bb4f 	b.w	8007bbc <_free_r>
 800751e:	bf00      	nop
 8007520:	20000038 	.word	0x20000038

08007524 <sbrk_aligned>:
 8007524:	b570      	push	{r4, r5, r6, lr}
 8007526:	4e0f      	ldr	r6, [pc, #60]	@ (8007564 <sbrk_aligned+0x40>)
 8007528:	460c      	mov	r4, r1
 800752a:	6831      	ldr	r1, [r6, #0]
 800752c:	4605      	mov	r5, r0
 800752e:	b911      	cbnz	r1, 8007536 <sbrk_aligned+0x12>
 8007530:	f000 faec 	bl	8007b0c <_sbrk_r>
 8007534:	6030      	str	r0, [r6, #0]
 8007536:	4621      	mov	r1, r4
 8007538:	4628      	mov	r0, r5
 800753a:	f000 fae7 	bl	8007b0c <_sbrk_r>
 800753e:	1c43      	adds	r3, r0, #1
 8007540:	d103      	bne.n	800754a <sbrk_aligned+0x26>
 8007542:	f04f 34ff 	mov.w	r4, #4294967295
 8007546:	4620      	mov	r0, r4
 8007548:	bd70      	pop	{r4, r5, r6, pc}
 800754a:	1cc4      	adds	r4, r0, #3
 800754c:	f024 0403 	bic.w	r4, r4, #3
 8007550:	42a0      	cmp	r0, r4
 8007552:	d0f8      	beq.n	8007546 <sbrk_aligned+0x22>
 8007554:	1a21      	subs	r1, r4, r0
 8007556:	4628      	mov	r0, r5
 8007558:	f000 fad8 	bl	8007b0c <_sbrk_r>
 800755c:	3001      	adds	r0, #1
 800755e:	d1f2      	bne.n	8007546 <sbrk_aligned+0x22>
 8007560:	e7ef      	b.n	8007542 <sbrk_aligned+0x1e>
 8007562:	bf00      	nop
 8007564:	200007f0 	.word	0x200007f0

08007568 <_malloc_r>:
 8007568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800756c:	1ccd      	adds	r5, r1, #3
 800756e:	f025 0503 	bic.w	r5, r5, #3
 8007572:	3508      	adds	r5, #8
 8007574:	2d0c      	cmp	r5, #12
 8007576:	bf38      	it	cc
 8007578:	250c      	movcc	r5, #12
 800757a:	2d00      	cmp	r5, #0
 800757c:	4606      	mov	r6, r0
 800757e:	db01      	blt.n	8007584 <_malloc_r+0x1c>
 8007580:	42a9      	cmp	r1, r5
 8007582:	d904      	bls.n	800758e <_malloc_r+0x26>
 8007584:	230c      	movs	r3, #12
 8007586:	6033      	str	r3, [r6, #0]
 8007588:	2000      	movs	r0, #0
 800758a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800758e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007664 <_malloc_r+0xfc>
 8007592:	f000 f869 	bl	8007668 <__malloc_lock>
 8007596:	f8d8 3000 	ldr.w	r3, [r8]
 800759a:	461c      	mov	r4, r3
 800759c:	bb44      	cbnz	r4, 80075f0 <_malloc_r+0x88>
 800759e:	4629      	mov	r1, r5
 80075a0:	4630      	mov	r0, r6
 80075a2:	f7ff ffbf 	bl	8007524 <sbrk_aligned>
 80075a6:	1c43      	adds	r3, r0, #1
 80075a8:	4604      	mov	r4, r0
 80075aa:	d158      	bne.n	800765e <_malloc_r+0xf6>
 80075ac:	f8d8 4000 	ldr.w	r4, [r8]
 80075b0:	4627      	mov	r7, r4
 80075b2:	2f00      	cmp	r7, #0
 80075b4:	d143      	bne.n	800763e <_malloc_r+0xd6>
 80075b6:	2c00      	cmp	r4, #0
 80075b8:	d04b      	beq.n	8007652 <_malloc_r+0xea>
 80075ba:	6823      	ldr	r3, [r4, #0]
 80075bc:	4639      	mov	r1, r7
 80075be:	4630      	mov	r0, r6
 80075c0:	eb04 0903 	add.w	r9, r4, r3
 80075c4:	f000 faa2 	bl	8007b0c <_sbrk_r>
 80075c8:	4581      	cmp	r9, r0
 80075ca:	d142      	bne.n	8007652 <_malloc_r+0xea>
 80075cc:	6821      	ldr	r1, [r4, #0]
 80075ce:	1a6d      	subs	r5, r5, r1
 80075d0:	4629      	mov	r1, r5
 80075d2:	4630      	mov	r0, r6
 80075d4:	f7ff ffa6 	bl	8007524 <sbrk_aligned>
 80075d8:	3001      	adds	r0, #1
 80075da:	d03a      	beq.n	8007652 <_malloc_r+0xea>
 80075dc:	6823      	ldr	r3, [r4, #0]
 80075de:	442b      	add	r3, r5
 80075e0:	6023      	str	r3, [r4, #0]
 80075e2:	f8d8 3000 	ldr.w	r3, [r8]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	bb62      	cbnz	r2, 8007644 <_malloc_r+0xdc>
 80075ea:	f8c8 7000 	str.w	r7, [r8]
 80075ee:	e00f      	b.n	8007610 <_malloc_r+0xa8>
 80075f0:	6822      	ldr	r2, [r4, #0]
 80075f2:	1b52      	subs	r2, r2, r5
 80075f4:	d420      	bmi.n	8007638 <_malloc_r+0xd0>
 80075f6:	2a0b      	cmp	r2, #11
 80075f8:	d917      	bls.n	800762a <_malloc_r+0xc2>
 80075fa:	1961      	adds	r1, r4, r5
 80075fc:	42a3      	cmp	r3, r4
 80075fe:	6025      	str	r5, [r4, #0]
 8007600:	bf18      	it	ne
 8007602:	6059      	strne	r1, [r3, #4]
 8007604:	6863      	ldr	r3, [r4, #4]
 8007606:	bf08      	it	eq
 8007608:	f8c8 1000 	streq.w	r1, [r8]
 800760c:	5162      	str	r2, [r4, r5]
 800760e:	604b      	str	r3, [r1, #4]
 8007610:	4630      	mov	r0, r6
 8007612:	f000 f82f 	bl	8007674 <__malloc_unlock>
 8007616:	f104 000b 	add.w	r0, r4, #11
 800761a:	1d23      	adds	r3, r4, #4
 800761c:	f020 0007 	bic.w	r0, r0, #7
 8007620:	1ac2      	subs	r2, r0, r3
 8007622:	bf1c      	itt	ne
 8007624:	1a1b      	subne	r3, r3, r0
 8007626:	50a3      	strne	r3, [r4, r2]
 8007628:	e7af      	b.n	800758a <_malloc_r+0x22>
 800762a:	6862      	ldr	r2, [r4, #4]
 800762c:	42a3      	cmp	r3, r4
 800762e:	bf0c      	ite	eq
 8007630:	f8c8 2000 	streq.w	r2, [r8]
 8007634:	605a      	strne	r2, [r3, #4]
 8007636:	e7eb      	b.n	8007610 <_malloc_r+0xa8>
 8007638:	4623      	mov	r3, r4
 800763a:	6864      	ldr	r4, [r4, #4]
 800763c:	e7ae      	b.n	800759c <_malloc_r+0x34>
 800763e:	463c      	mov	r4, r7
 8007640:	687f      	ldr	r7, [r7, #4]
 8007642:	e7b6      	b.n	80075b2 <_malloc_r+0x4a>
 8007644:	461a      	mov	r2, r3
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	42a3      	cmp	r3, r4
 800764a:	d1fb      	bne.n	8007644 <_malloc_r+0xdc>
 800764c:	2300      	movs	r3, #0
 800764e:	6053      	str	r3, [r2, #4]
 8007650:	e7de      	b.n	8007610 <_malloc_r+0xa8>
 8007652:	230c      	movs	r3, #12
 8007654:	6033      	str	r3, [r6, #0]
 8007656:	4630      	mov	r0, r6
 8007658:	f000 f80c 	bl	8007674 <__malloc_unlock>
 800765c:	e794      	b.n	8007588 <_malloc_r+0x20>
 800765e:	6005      	str	r5, [r0, #0]
 8007660:	e7d6      	b.n	8007610 <_malloc_r+0xa8>
 8007662:	bf00      	nop
 8007664:	200007f4 	.word	0x200007f4

08007668 <__malloc_lock>:
 8007668:	4801      	ldr	r0, [pc, #4]	@ (8007670 <__malloc_lock+0x8>)
 800766a:	f000 ba9c 	b.w	8007ba6 <__retarget_lock_acquire_recursive>
 800766e:	bf00      	nop
 8007670:	20000938 	.word	0x20000938

08007674 <__malloc_unlock>:
 8007674:	4801      	ldr	r0, [pc, #4]	@ (800767c <__malloc_unlock+0x8>)
 8007676:	f000 ba97 	b.w	8007ba8 <__retarget_lock_release_recursive>
 800767a:	bf00      	nop
 800767c:	20000938 	.word	0x20000938

08007680 <std>:
 8007680:	2300      	movs	r3, #0
 8007682:	b510      	push	{r4, lr}
 8007684:	4604      	mov	r4, r0
 8007686:	e9c0 3300 	strd	r3, r3, [r0]
 800768a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800768e:	6083      	str	r3, [r0, #8]
 8007690:	8181      	strh	r1, [r0, #12]
 8007692:	6643      	str	r3, [r0, #100]	@ 0x64
 8007694:	81c2      	strh	r2, [r0, #14]
 8007696:	6183      	str	r3, [r0, #24]
 8007698:	4619      	mov	r1, r3
 800769a:	2208      	movs	r2, #8
 800769c:	305c      	adds	r0, #92	@ 0x5c
 800769e:	f000 f9f9 	bl	8007a94 <memset>
 80076a2:	4b0d      	ldr	r3, [pc, #52]	@ (80076d8 <std+0x58>)
 80076a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80076a6:	4b0d      	ldr	r3, [pc, #52]	@ (80076dc <std+0x5c>)
 80076a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80076aa:	4b0d      	ldr	r3, [pc, #52]	@ (80076e0 <std+0x60>)
 80076ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80076ae:	4b0d      	ldr	r3, [pc, #52]	@ (80076e4 <std+0x64>)
 80076b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80076b2:	4b0d      	ldr	r3, [pc, #52]	@ (80076e8 <std+0x68>)
 80076b4:	6224      	str	r4, [r4, #32]
 80076b6:	429c      	cmp	r4, r3
 80076b8:	d006      	beq.n	80076c8 <std+0x48>
 80076ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80076be:	4294      	cmp	r4, r2
 80076c0:	d002      	beq.n	80076c8 <std+0x48>
 80076c2:	33d0      	adds	r3, #208	@ 0xd0
 80076c4:	429c      	cmp	r4, r3
 80076c6:	d105      	bne.n	80076d4 <std+0x54>
 80076c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80076cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076d0:	f000 ba68 	b.w	8007ba4 <__retarget_lock_init_recursive>
 80076d4:	bd10      	pop	{r4, pc}
 80076d6:	bf00      	nop
 80076d8:	080078e5 	.word	0x080078e5
 80076dc:	08007907 	.word	0x08007907
 80076e0:	0800793f 	.word	0x0800793f
 80076e4:	08007963 	.word	0x08007963
 80076e8:	200007f8 	.word	0x200007f8

080076ec <stdio_exit_handler>:
 80076ec:	4a02      	ldr	r2, [pc, #8]	@ (80076f8 <stdio_exit_handler+0xc>)
 80076ee:	4903      	ldr	r1, [pc, #12]	@ (80076fc <stdio_exit_handler+0x10>)
 80076f0:	4803      	ldr	r0, [pc, #12]	@ (8007700 <stdio_exit_handler+0x14>)
 80076f2:	f000 b869 	b.w	80077c8 <_fwalk_sglue>
 80076f6:	bf00      	nop
 80076f8:	2000002c 	.word	0x2000002c
 80076fc:	080082f5 	.word	0x080082f5
 8007700:	2000003c 	.word	0x2000003c

08007704 <cleanup_stdio>:
 8007704:	6841      	ldr	r1, [r0, #4]
 8007706:	4b0c      	ldr	r3, [pc, #48]	@ (8007738 <cleanup_stdio+0x34>)
 8007708:	4299      	cmp	r1, r3
 800770a:	b510      	push	{r4, lr}
 800770c:	4604      	mov	r4, r0
 800770e:	d001      	beq.n	8007714 <cleanup_stdio+0x10>
 8007710:	f000 fdf0 	bl	80082f4 <_fflush_r>
 8007714:	68a1      	ldr	r1, [r4, #8]
 8007716:	4b09      	ldr	r3, [pc, #36]	@ (800773c <cleanup_stdio+0x38>)
 8007718:	4299      	cmp	r1, r3
 800771a:	d002      	beq.n	8007722 <cleanup_stdio+0x1e>
 800771c:	4620      	mov	r0, r4
 800771e:	f000 fde9 	bl	80082f4 <_fflush_r>
 8007722:	68e1      	ldr	r1, [r4, #12]
 8007724:	4b06      	ldr	r3, [pc, #24]	@ (8007740 <cleanup_stdio+0x3c>)
 8007726:	4299      	cmp	r1, r3
 8007728:	d004      	beq.n	8007734 <cleanup_stdio+0x30>
 800772a:	4620      	mov	r0, r4
 800772c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007730:	f000 bde0 	b.w	80082f4 <_fflush_r>
 8007734:	bd10      	pop	{r4, pc}
 8007736:	bf00      	nop
 8007738:	200007f8 	.word	0x200007f8
 800773c:	20000860 	.word	0x20000860
 8007740:	200008c8 	.word	0x200008c8

08007744 <global_stdio_init.part.0>:
 8007744:	b510      	push	{r4, lr}
 8007746:	4b0b      	ldr	r3, [pc, #44]	@ (8007774 <global_stdio_init.part.0+0x30>)
 8007748:	4c0b      	ldr	r4, [pc, #44]	@ (8007778 <global_stdio_init.part.0+0x34>)
 800774a:	4a0c      	ldr	r2, [pc, #48]	@ (800777c <global_stdio_init.part.0+0x38>)
 800774c:	601a      	str	r2, [r3, #0]
 800774e:	4620      	mov	r0, r4
 8007750:	2200      	movs	r2, #0
 8007752:	2104      	movs	r1, #4
 8007754:	f7ff ff94 	bl	8007680 <std>
 8007758:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800775c:	2201      	movs	r2, #1
 800775e:	2109      	movs	r1, #9
 8007760:	f7ff ff8e 	bl	8007680 <std>
 8007764:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007768:	2202      	movs	r2, #2
 800776a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800776e:	2112      	movs	r1, #18
 8007770:	f7ff bf86 	b.w	8007680 <std>
 8007774:	20000930 	.word	0x20000930
 8007778:	200007f8 	.word	0x200007f8
 800777c:	080076ed 	.word	0x080076ed

08007780 <__sfp_lock_acquire>:
 8007780:	4801      	ldr	r0, [pc, #4]	@ (8007788 <__sfp_lock_acquire+0x8>)
 8007782:	f000 ba10 	b.w	8007ba6 <__retarget_lock_acquire_recursive>
 8007786:	bf00      	nop
 8007788:	20000939 	.word	0x20000939

0800778c <__sfp_lock_release>:
 800778c:	4801      	ldr	r0, [pc, #4]	@ (8007794 <__sfp_lock_release+0x8>)
 800778e:	f000 ba0b 	b.w	8007ba8 <__retarget_lock_release_recursive>
 8007792:	bf00      	nop
 8007794:	20000939 	.word	0x20000939

08007798 <__sinit>:
 8007798:	b510      	push	{r4, lr}
 800779a:	4604      	mov	r4, r0
 800779c:	f7ff fff0 	bl	8007780 <__sfp_lock_acquire>
 80077a0:	6a23      	ldr	r3, [r4, #32]
 80077a2:	b11b      	cbz	r3, 80077ac <__sinit+0x14>
 80077a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077a8:	f7ff bff0 	b.w	800778c <__sfp_lock_release>
 80077ac:	4b04      	ldr	r3, [pc, #16]	@ (80077c0 <__sinit+0x28>)
 80077ae:	6223      	str	r3, [r4, #32]
 80077b0:	4b04      	ldr	r3, [pc, #16]	@ (80077c4 <__sinit+0x2c>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d1f5      	bne.n	80077a4 <__sinit+0xc>
 80077b8:	f7ff ffc4 	bl	8007744 <global_stdio_init.part.0>
 80077bc:	e7f2      	b.n	80077a4 <__sinit+0xc>
 80077be:	bf00      	nop
 80077c0:	08007705 	.word	0x08007705
 80077c4:	20000930 	.word	0x20000930

080077c8 <_fwalk_sglue>:
 80077c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077cc:	4607      	mov	r7, r0
 80077ce:	4688      	mov	r8, r1
 80077d0:	4614      	mov	r4, r2
 80077d2:	2600      	movs	r6, #0
 80077d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077d8:	f1b9 0901 	subs.w	r9, r9, #1
 80077dc:	d505      	bpl.n	80077ea <_fwalk_sglue+0x22>
 80077de:	6824      	ldr	r4, [r4, #0]
 80077e0:	2c00      	cmp	r4, #0
 80077e2:	d1f7      	bne.n	80077d4 <_fwalk_sglue+0xc>
 80077e4:	4630      	mov	r0, r6
 80077e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ea:	89ab      	ldrh	r3, [r5, #12]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d907      	bls.n	8007800 <_fwalk_sglue+0x38>
 80077f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077f4:	3301      	adds	r3, #1
 80077f6:	d003      	beq.n	8007800 <_fwalk_sglue+0x38>
 80077f8:	4629      	mov	r1, r5
 80077fa:	4638      	mov	r0, r7
 80077fc:	47c0      	blx	r8
 80077fe:	4306      	orrs	r6, r0
 8007800:	3568      	adds	r5, #104	@ 0x68
 8007802:	e7e9      	b.n	80077d8 <_fwalk_sglue+0x10>

08007804 <iprintf>:
 8007804:	b40f      	push	{r0, r1, r2, r3}
 8007806:	b507      	push	{r0, r1, r2, lr}
 8007808:	4906      	ldr	r1, [pc, #24]	@ (8007824 <iprintf+0x20>)
 800780a:	ab04      	add	r3, sp, #16
 800780c:	6808      	ldr	r0, [r1, #0]
 800780e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007812:	6881      	ldr	r1, [r0, #8]
 8007814:	9301      	str	r3, [sp, #4]
 8007816:	f000 fa45 	bl	8007ca4 <_vfiprintf_r>
 800781a:	b003      	add	sp, #12
 800781c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007820:	b004      	add	sp, #16
 8007822:	4770      	bx	lr
 8007824:	20000038 	.word	0x20000038

08007828 <_puts_r>:
 8007828:	6a03      	ldr	r3, [r0, #32]
 800782a:	b570      	push	{r4, r5, r6, lr}
 800782c:	6884      	ldr	r4, [r0, #8]
 800782e:	4605      	mov	r5, r0
 8007830:	460e      	mov	r6, r1
 8007832:	b90b      	cbnz	r3, 8007838 <_puts_r+0x10>
 8007834:	f7ff ffb0 	bl	8007798 <__sinit>
 8007838:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800783a:	07db      	lsls	r3, r3, #31
 800783c:	d405      	bmi.n	800784a <_puts_r+0x22>
 800783e:	89a3      	ldrh	r3, [r4, #12]
 8007840:	0598      	lsls	r0, r3, #22
 8007842:	d402      	bmi.n	800784a <_puts_r+0x22>
 8007844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007846:	f000 f9ae 	bl	8007ba6 <__retarget_lock_acquire_recursive>
 800784a:	89a3      	ldrh	r3, [r4, #12]
 800784c:	0719      	lsls	r1, r3, #28
 800784e:	d502      	bpl.n	8007856 <_puts_r+0x2e>
 8007850:	6923      	ldr	r3, [r4, #16]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d135      	bne.n	80078c2 <_puts_r+0x9a>
 8007856:	4621      	mov	r1, r4
 8007858:	4628      	mov	r0, r5
 800785a:	f000 f8c5 	bl	80079e8 <__swsetup_r>
 800785e:	b380      	cbz	r0, 80078c2 <_puts_r+0x9a>
 8007860:	f04f 35ff 	mov.w	r5, #4294967295
 8007864:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007866:	07da      	lsls	r2, r3, #31
 8007868:	d405      	bmi.n	8007876 <_puts_r+0x4e>
 800786a:	89a3      	ldrh	r3, [r4, #12]
 800786c:	059b      	lsls	r3, r3, #22
 800786e:	d402      	bmi.n	8007876 <_puts_r+0x4e>
 8007870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007872:	f000 f999 	bl	8007ba8 <__retarget_lock_release_recursive>
 8007876:	4628      	mov	r0, r5
 8007878:	bd70      	pop	{r4, r5, r6, pc}
 800787a:	2b00      	cmp	r3, #0
 800787c:	da04      	bge.n	8007888 <_puts_r+0x60>
 800787e:	69a2      	ldr	r2, [r4, #24]
 8007880:	429a      	cmp	r2, r3
 8007882:	dc17      	bgt.n	80078b4 <_puts_r+0x8c>
 8007884:	290a      	cmp	r1, #10
 8007886:	d015      	beq.n	80078b4 <_puts_r+0x8c>
 8007888:	6823      	ldr	r3, [r4, #0]
 800788a:	1c5a      	adds	r2, r3, #1
 800788c:	6022      	str	r2, [r4, #0]
 800788e:	7019      	strb	r1, [r3, #0]
 8007890:	68a3      	ldr	r3, [r4, #8]
 8007892:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007896:	3b01      	subs	r3, #1
 8007898:	60a3      	str	r3, [r4, #8]
 800789a:	2900      	cmp	r1, #0
 800789c:	d1ed      	bne.n	800787a <_puts_r+0x52>
 800789e:	2b00      	cmp	r3, #0
 80078a0:	da11      	bge.n	80078c6 <_puts_r+0x9e>
 80078a2:	4622      	mov	r2, r4
 80078a4:	210a      	movs	r1, #10
 80078a6:	4628      	mov	r0, r5
 80078a8:	f000 f85f 	bl	800796a <__swbuf_r>
 80078ac:	3001      	adds	r0, #1
 80078ae:	d0d7      	beq.n	8007860 <_puts_r+0x38>
 80078b0:	250a      	movs	r5, #10
 80078b2:	e7d7      	b.n	8007864 <_puts_r+0x3c>
 80078b4:	4622      	mov	r2, r4
 80078b6:	4628      	mov	r0, r5
 80078b8:	f000 f857 	bl	800796a <__swbuf_r>
 80078bc:	3001      	adds	r0, #1
 80078be:	d1e7      	bne.n	8007890 <_puts_r+0x68>
 80078c0:	e7ce      	b.n	8007860 <_puts_r+0x38>
 80078c2:	3e01      	subs	r6, #1
 80078c4:	e7e4      	b.n	8007890 <_puts_r+0x68>
 80078c6:	6823      	ldr	r3, [r4, #0]
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	6022      	str	r2, [r4, #0]
 80078cc:	220a      	movs	r2, #10
 80078ce:	701a      	strb	r2, [r3, #0]
 80078d0:	e7ee      	b.n	80078b0 <_puts_r+0x88>
	...

080078d4 <puts>:
 80078d4:	4b02      	ldr	r3, [pc, #8]	@ (80078e0 <puts+0xc>)
 80078d6:	4601      	mov	r1, r0
 80078d8:	6818      	ldr	r0, [r3, #0]
 80078da:	f7ff bfa5 	b.w	8007828 <_puts_r>
 80078de:	bf00      	nop
 80078e0:	20000038 	.word	0x20000038

080078e4 <__sread>:
 80078e4:	b510      	push	{r4, lr}
 80078e6:	460c      	mov	r4, r1
 80078e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078ec:	f000 f8fc 	bl	8007ae8 <_read_r>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	bfab      	itete	ge
 80078f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80078f6:	89a3      	ldrhlt	r3, [r4, #12]
 80078f8:	181b      	addge	r3, r3, r0
 80078fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80078fe:	bfac      	ite	ge
 8007900:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007902:	81a3      	strhlt	r3, [r4, #12]
 8007904:	bd10      	pop	{r4, pc}

08007906 <__swrite>:
 8007906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800790a:	461f      	mov	r7, r3
 800790c:	898b      	ldrh	r3, [r1, #12]
 800790e:	05db      	lsls	r3, r3, #23
 8007910:	4605      	mov	r5, r0
 8007912:	460c      	mov	r4, r1
 8007914:	4616      	mov	r6, r2
 8007916:	d505      	bpl.n	8007924 <__swrite+0x1e>
 8007918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800791c:	2302      	movs	r3, #2
 800791e:	2200      	movs	r2, #0
 8007920:	f000 f8d0 	bl	8007ac4 <_lseek_r>
 8007924:	89a3      	ldrh	r3, [r4, #12]
 8007926:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800792a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800792e:	81a3      	strh	r3, [r4, #12]
 8007930:	4632      	mov	r2, r6
 8007932:	463b      	mov	r3, r7
 8007934:	4628      	mov	r0, r5
 8007936:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800793a:	f000 b8f7 	b.w	8007b2c <_write_r>

0800793e <__sseek>:
 800793e:	b510      	push	{r4, lr}
 8007940:	460c      	mov	r4, r1
 8007942:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007946:	f000 f8bd 	bl	8007ac4 <_lseek_r>
 800794a:	1c43      	adds	r3, r0, #1
 800794c:	89a3      	ldrh	r3, [r4, #12]
 800794e:	bf15      	itete	ne
 8007950:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007952:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007956:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800795a:	81a3      	strheq	r3, [r4, #12]
 800795c:	bf18      	it	ne
 800795e:	81a3      	strhne	r3, [r4, #12]
 8007960:	bd10      	pop	{r4, pc}

08007962 <__sclose>:
 8007962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007966:	f000 b89d 	b.w	8007aa4 <_close_r>

0800796a <__swbuf_r>:
 800796a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796c:	460e      	mov	r6, r1
 800796e:	4614      	mov	r4, r2
 8007970:	4605      	mov	r5, r0
 8007972:	b118      	cbz	r0, 800797c <__swbuf_r+0x12>
 8007974:	6a03      	ldr	r3, [r0, #32]
 8007976:	b90b      	cbnz	r3, 800797c <__swbuf_r+0x12>
 8007978:	f7ff ff0e 	bl	8007798 <__sinit>
 800797c:	69a3      	ldr	r3, [r4, #24]
 800797e:	60a3      	str	r3, [r4, #8]
 8007980:	89a3      	ldrh	r3, [r4, #12]
 8007982:	071a      	lsls	r2, r3, #28
 8007984:	d501      	bpl.n	800798a <__swbuf_r+0x20>
 8007986:	6923      	ldr	r3, [r4, #16]
 8007988:	b943      	cbnz	r3, 800799c <__swbuf_r+0x32>
 800798a:	4621      	mov	r1, r4
 800798c:	4628      	mov	r0, r5
 800798e:	f000 f82b 	bl	80079e8 <__swsetup_r>
 8007992:	b118      	cbz	r0, 800799c <__swbuf_r+0x32>
 8007994:	f04f 37ff 	mov.w	r7, #4294967295
 8007998:	4638      	mov	r0, r7
 800799a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800799c:	6823      	ldr	r3, [r4, #0]
 800799e:	6922      	ldr	r2, [r4, #16]
 80079a0:	1a98      	subs	r0, r3, r2
 80079a2:	6963      	ldr	r3, [r4, #20]
 80079a4:	b2f6      	uxtb	r6, r6
 80079a6:	4283      	cmp	r3, r0
 80079a8:	4637      	mov	r7, r6
 80079aa:	dc05      	bgt.n	80079b8 <__swbuf_r+0x4e>
 80079ac:	4621      	mov	r1, r4
 80079ae:	4628      	mov	r0, r5
 80079b0:	f000 fca0 	bl	80082f4 <_fflush_r>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	d1ed      	bne.n	8007994 <__swbuf_r+0x2a>
 80079b8:	68a3      	ldr	r3, [r4, #8]
 80079ba:	3b01      	subs	r3, #1
 80079bc:	60a3      	str	r3, [r4, #8]
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	1c5a      	adds	r2, r3, #1
 80079c2:	6022      	str	r2, [r4, #0]
 80079c4:	701e      	strb	r6, [r3, #0]
 80079c6:	6962      	ldr	r2, [r4, #20]
 80079c8:	1c43      	adds	r3, r0, #1
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d004      	beq.n	80079d8 <__swbuf_r+0x6e>
 80079ce:	89a3      	ldrh	r3, [r4, #12]
 80079d0:	07db      	lsls	r3, r3, #31
 80079d2:	d5e1      	bpl.n	8007998 <__swbuf_r+0x2e>
 80079d4:	2e0a      	cmp	r6, #10
 80079d6:	d1df      	bne.n	8007998 <__swbuf_r+0x2e>
 80079d8:	4621      	mov	r1, r4
 80079da:	4628      	mov	r0, r5
 80079dc:	f000 fc8a 	bl	80082f4 <_fflush_r>
 80079e0:	2800      	cmp	r0, #0
 80079e2:	d0d9      	beq.n	8007998 <__swbuf_r+0x2e>
 80079e4:	e7d6      	b.n	8007994 <__swbuf_r+0x2a>
	...

080079e8 <__swsetup_r>:
 80079e8:	b538      	push	{r3, r4, r5, lr}
 80079ea:	4b29      	ldr	r3, [pc, #164]	@ (8007a90 <__swsetup_r+0xa8>)
 80079ec:	4605      	mov	r5, r0
 80079ee:	6818      	ldr	r0, [r3, #0]
 80079f0:	460c      	mov	r4, r1
 80079f2:	b118      	cbz	r0, 80079fc <__swsetup_r+0x14>
 80079f4:	6a03      	ldr	r3, [r0, #32]
 80079f6:	b90b      	cbnz	r3, 80079fc <__swsetup_r+0x14>
 80079f8:	f7ff fece 	bl	8007798 <__sinit>
 80079fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a00:	0719      	lsls	r1, r3, #28
 8007a02:	d422      	bmi.n	8007a4a <__swsetup_r+0x62>
 8007a04:	06da      	lsls	r2, r3, #27
 8007a06:	d407      	bmi.n	8007a18 <__swsetup_r+0x30>
 8007a08:	2209      	movs	r2, #9
 8007a0a:	602a      	str	r2, [r5, #0]
 8007a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a10:	81a3      	strh	r3, [r4, #12]
 8007a12:	f04f 30ff 	mov.w	r0, #4294967295
 8007a16:	e033      	b.n	8007a80 <__swsetup_r+0x98>
 8007a18:	0758      	lsls	r0, r3, #29
 8007a1a:	d512      	bpl.n	8007a42 <__swsetup_r+0x5a>
 8007a1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a1e:	b141      	cbz	r1, 8007a32 <__swsetup_r+0x4a>
 8007a20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a24:	4299      	cmp	r1, r3
 8007a26:	d002      	beq.n	8007a2e <__swsetup_r+0x46>
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f000 f8c7 	bl	8007bbc <_free_r>
 8007a2e:	2300      	movs	r3, #0
 8007a30:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a32:	89a3      	ldrh	r3, [r4, #12]
 8007a34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a38:	81a3      	strh	r3, [r4, #12]
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	6063      	str	r3, [r4, #4]
 8007a3e:	6923      	ldr	r3, [r4, #16]
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	89a3      	ldrh	r3, [r4, #12]
 8007a44:	f043 0308 	orr.w	r3, r3, #8
 8007a48:	81a3      	strh	r3, [r4, #12]
 8007a4a:	6923      	ldr	r3, [r4, #16]
 8007a4c:	b94b      	cbnz	r3, 8007a62 <__swsetup_r+0x7a>
 8007a4e:	89a3      	ldrh	r3, [r4, #12]
 8007a50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007a54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a58:	d003      	beq.n	8007a62 <__swsetup_r+0x7a>
 8007a5a:	4621      	mov	r1, r4
 8007a5c:	4628      	mov	r0, r5
 8007a5e:	f000 fc97 	bl	8008390 <__smakebuf_r>
 8007a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a66:	f013 0201 	ands.w	r2, r3, #1
 8007a6a:	d00a      	beq.n	8007a82 <__swsetup_r+0x9a>
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	60a2      	str	r2, [r4, #8]
 8007a70:	6962      	ldr	r2, [r4, #20]
 8007a72:	4252      	negs	r2, r2
 8007a74:	61a2      	str	r2, [r4, #24]
 8007a76:	6922      	ldr	r2, [r4, #16]
 8007a78:	b942      	cbnz	r2, 8007a8c <__swsetup_r+0xa4>
 8007a7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007a7e:	d1c5      	bne.n	8007a0c <__swsetup_r+0x24>
 8007a80:	bd38      	pop	{r3, r4, r5, pc}
 8007a82:	0799      	lsls	r1, r3, #30
 8007a84:	bf58      	it	pl
 8007a86:	6962      	ldrpl	r2, [r4, #20]
 8007a88:	60a2      	str	r2, [r4, #8]
 8007a8a:	e7f4      	b.n	8007a76 <__swsetup_r+0x8e>
 8007a8c:	2000      	movs	r0, #0
 8007a8e:	e7f7      	b.n	8007a80 <__swsetup_r+0x98>
 8007a90:	20000038 	.word	0x20000038

08007a94 <memset>:
 8007a94:	4402      	add	r2, r0
 8007a96:	4603      	mov	r3, r0
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d100      	bne.n	8007a9e <memset+0xa>
 8007a9c:	4770      	bx	lr
 8007a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8007aa2:	e7f9      	b.n	8007a98 <memset+0x4>

08007aa4 <_close_r>:
 8007aa4:	b538      	push	{r3, r4, r5, lr}
 8007aa6:	4d06      	ldr	r5, [pc, #24]	@ (8007ac0 <_close_r+0x1c>)
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	4604      	mov	r4, r0
 8007aac:	4608      	mov	r0, r1
 8007aae:	602b      	str	r3, [r5, #0]
 8007ab0:	f7f9 f819 	bl	8000ae6 <_close>
 8007ab4:	1c43      	adds	r3, r0, #1
 8007ab6:	d102      	bne.n	8007abe <_close_r+0x1a>
 8007ab8:	682b      	ldr	r3, [r5, #0]
 8007aba:	b103      	cbz	r3, 8007abe <_close_r+0x1a>
 8007abc:	6023      	str	r3, [r4, #0]
 8007abe:	bd38      	pop	{r3, r4, r5, pc}
 8007ac0:	20000934 	.word	0x20000934

08007ac4 <_lseek_r>:
 8007ac4:	b538      	push	{r3, r4, r5, lr}
 8007ac6:	4d07      	ldr	r5, [pc, #28]	@ (8007ae4 <_lseek_r+0x20>)
 8007ac8:	4604      	mov	r4, r0
 8007aca:	4608      	mov	r0, r1
 8007acc:	4611      	mov	r1, r2
 8007ace:	2200      	movs	r2, #0
 8007ad0:	602a      	str	r2, [r5, #0]
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	f7f9 f82e 	bl	8000b34 <_lseek>
 8007ad8:	1c43      	adds	r3, r0, #1
 8007ada:	d102      	bne.n	8007ae2 <_lseek_r+0x1e>
 8007adc:	682b      	ldr	r3, [r5, #0]
 8007ade:	b103      	cbz	r3, 8007ae2 <_lseek_r+0x1e>
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	bd38      	pop	{r3, r4, r5, pc}
 8007ae4:	20000934 	.word	0x20000934

08007ae8 <_read_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	4d07      	ldr	r5, [pc, #28]	@ (8007b08 <_read_r+0x20>)
 8007aec:	4604      	mov	r4, r0
 8007aee:	4608      	mov	r0, r1
 8007af0:	4611      	mov	r1, r2
 8007af2:	2200      	movs	r2, #0
 8007af4:	602a      	str	r2, [r5, #0]
 8007af6:	461a      	mov	r2, r3
 8007af8:	f7f8 ffbc 	bl	8000a74 <_read>
 8007afc:	1c43      	adds	r3, r0, #1
 8007afe:	d102      	bne.n	8007b06 <_read_r+0x1e>
 8007b00:	682b      	ldr	r3, [r5, #0]
 8007b02:	b103      	cbz	r3, 8007b06 <_read_r+0x1e>
 8007b04:	6023      	str	r3, [r4, #0]
 8007b06:	bd38      	pop	{r3, r4, r5, pc}
 8007b08:	20000934 	.word	0x20000934

08007b0c <_sbrk_r>:
 8007b0c:	b538      	push	{r3, r4, r5, lr}
 8007b0e:	4d06      	ldr	r5, [pc, #24]	@ (8007b28 <_sbrk_r+0x1c>)
 8007b10:	2300      	movs	r3, #0
 8007b12:	4604      	mov	r4, r0
 8007b14:	4608      	mov	r0, r1
 8007b16:	602b      	str	r3, [r5, #0]
 8007b18:	f7f9 f81a 	bl	8000b50 <_sbrk>
 8007b1c:	1c43      	adds	r3, r0, #1
 8007b1e:	d102      	bne.n	8007b26 <_sbrk_r+0x1a>
 8007b20:	682b      	ldr	r3, [r5, #0]
 8007b22:	b103      	cbz	r3, 8007b26 <_sbrk_r+0x1a>
 8007b24:	6023      	str	r3, [r4, #0]
 8007b26:	bd38      	pop	{r3, r4, r5, pc}
 8007b28:	20000934 	.word	0x20000934

08007b2c <_write_r>:
 8007b2c:	b538      	push	{r3, r4, r5, lr}
 8007b2e:	4d07      	ldr	r5, [pc, #28]	@ (8007b4c <_write_r+0x20>)
 8007b30:	4604      	mov	r4, r0
 8007b32:	4608      	mov	r0, r1
 8007b34:	4611      	mov	r1, r2
 8007b36:	2200      	movs	r2, #0
 8007b38:	602a      	str	r2, [r5, #0]
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	f7f8 ffb7 	bl	8000aae <_write>
 8007b40:	1c43      	adds	r3, r0, #1
 8007b42:	d102      	bne.n	8007b4a <_write_r+0x1e>
 8007b44:	682b      	ldr	r3, [r5, #0]
 8007b46:	b103      	cbz	r3, 8007b4a <_write_r+0x1e>
 8007b48:	6023      	str	r3, [r4, #0]
 8007b4a:	bd38      	pop	{r3, r4, r5, pc}
 8007b4c:	20000934 	.word	0x20000934

08007b50 <__errno>:
 8007b50:	4b01      	ldr	r3, [pc, #4]	@ (8007b58 <__errno+0x8>)
 8007b52:	6818      	ldr	r0, [r3, #0]
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	20000038 	.word	0x20000038

08007b5c <__libc_init_array>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	4d0d      	ldr	r5, [pc, #52]	@ (8007b94 <__libc_init_array+0x38>)
 8007b60:	4c0d      	ldr	r4, [pc, #52]	@ (8007b98 <__libc_init_array+0x3c>)
 8007b62:	1b64      	subs	r4, r4, r5
 8007b64:	10a4      	asrs	r4, r4, #2
 8007b66:	2600      	movs	r6, #0
 8007b68:	42a6      	cmp	r6, r4
 8007b6a:	d109      	bne.n	8007b80 <__libc_init_array+0x24>
 8007b6c:	4d0b      	ldr	r5, [pc, #44]	@ (8007b9c <__libc_init_array+0x40>)
 8007b6e:	4c0c      	ldr	r4, [pc, #48]	@ (8007ba0 <__libc_init_array+0x44>)
 8007b70:	f000 fc6c 	bl	800844c <_init>
 8007b74:	1b64      	subs	r4, r4, r5
 8007b76:	10a4      	asrs	r4, r4, #2
 8007b78:	2600      	movs	r6, #0
 8007b7a:	42a6      	cmp	r6, r4
 8007b7c:	d105      	bne.n	8007b8a <__libc_init_array+0x2e>
 8007b7e:	bd70      	pop	{r4, r5, r6, pc}
 8007b80:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b84:	4798      	blx	r3
 8007b86:	3601      	adds	r6, #1
 8007b88:	e7ee      	b.n	8007b68 <__libc_init_array+0xc>
 8007b8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b8e:	4798      	blx	r3
 8007b90:	3601      	adds	r6, #1
 8007b92:	e7f2      	b.n	8007b7a <__libc_init_array+0x1e>
 8007b94:	08008eb4 	.word	0x08008eb4
 8007b98:	08008eb4 	.word	0x08008eb4
 8007b9c:	08008eb4 	.word	0x08008eb4
 8007ba0:	08008eb8 	.word	0x08008eb8

08007ba4 <__retarget_lock_init_recursive>:
 8007ba4:	4770      	bx	lr

08007ba6 <__retarget_lock_acquire_recursive>:
 8007ba6:	4770      	bx	lr

08007ba8 <__retarget_lock_release_recursive>:
 8007ba8:	4770      	bx	lr

08007baa <strcpy>:
 8007baa:	4603      	mov	r3, r0
 8007bac:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bb0:	f803 2b01 	strb.w	r2, [r3], #1
 8007bb4:	2a00      	cmp	r2, #0
 8007bb6:	d1f9      	bne.n	8007bac <strcpy+0x2>
 8007bb8:	4770      	bx	lr
	...

08007bbc <_free_r>:
 8007bbc:	b538      	push	{r3, r4, r5, lr}
 8007bbe:	4605      	mov	r5, r0
 8007bc0:	2900      	cmp	r1, #0
 8007bc2:	d041      	beq.n	8007c48 <_free_r+0x8c>
 8007bc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bc8:	1f0c      	subs	r4, r1, #4
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	bfb8      	it	lt
 8007bce:	18e4      	addlt	r4, r4, r3
 8007bd0:	f7ff fd4a 	bl	8007668 <__malloc_lock>
 8007bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8007c4c <_free_r+0x90>)
 8007bd6:	6813      	ldr	r3, [r2, #0]
 8007bd8:	b933      	cbnz	r3, 8007be8 <_free_r+0x2c>
 8007bda:	6063      	str	r3, [r4, #4]
 8007bdc:	6014      	str	r4, [r2, #0]
 8007bde:	4628      	mov	r0, r5
 8007be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007be4:	f7ff bd46 	b.w	8007674 <__malloc_unlock>
 8007be8:	42a3      	cmp	r3, r4
 8007bea:	d908      	bls.n	8007bfe <_free_r+0x42>
 8007bec:	6820      	ldr	r0, [r4, #0]
 8007bee:	1821      	adds	r1, r4, r0
 8007bf0:	428b      	cmp	r3, r1
 8007bf2:	bf01      	itttt	eq
 8007bf4:	6819      	ldreq	r1, [r3, #0]
 8007bf6:	685b      	ldreq	r3, [r3, #4]
 8007bf8:	1809      	addeq	r1, r1, r0
 8007bfa:	6021      	streq	r1, [r4, #0]
 8007bfc:	e7ed      	b.n	8007bda <_free_r+0x1e>
 8007bfe:	461a      	mov	r2, r3
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	b10b      	cbz	r3, 8007c08 <_free_r+0x4c>
 8007c04:	42a3      	cmp	r3, r4
 8007c06:	d9fa      	bls.n	8007bfe <_free_r+0x42>
 8007c08:	6811      	ldr	r1, [r2, #0]
 8007c0a:	1850      	adds	r0, r2, r1
 8007c0c:	42a0      	cmp	r0, r4
 8007c0e:	d10b      	bne.n	8007c28 <_free_r+0x6c>
 8007c10:	6820      	ldr	r0, [r4, #0]
 8007c12:	4401      	add	r1, r0
 8007c14:	1850      	adds	r0, r2, r1
 8007c16:	4283      	cmp	r3, r0
 8007c18:	6011      	str	r1, [r2, #0]
 8007c1a:	d1e0      	bne.n	8007bde <_free_r+0x22>
 8007c1c:	6818      	ldr	r0, [r3, #0]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	6053      	str	r3, [r2, #4]
 8007c22:	4408      	add	r0, r1
 8007c24:	6010      	str	r0, [r2, #0]
 8007c26:	e7da      	b.n	8007bde <_free_r+0x22>
 8007c28:	d902      	bls.n	8007c30 <_free_r+0x74>
 8007c2a:	230c      	movs	r3, #12
 8007c2c:	602b      	str	r3, [r5, #0]
 8007c2e:	e7d6      	b.n	8007bde <_free_r+0x22>
 8007c30:	6820      	ldr	r0, [r4, #0]
 8007c32:	1821      	adds	r1, r4, r0
 8007c34:	428b      	cmp	r3, r1
 8007c36:	bf04      	itt	eq
 8007c38:	6819      	ldreq	r1, [r3, #0]
 8007c3a:	685b      	ldreq	r3, [r3, #4]
 8007c3c:	6063      	str	r3, [r4, #4]
 8007c3e:	bf04      	itt	eq
 8007c40:	1809      	addeq	r1, r1, r0
 8007c42:	6021      	streq	r1, [r4, #0]
 8007c44:	6054      	str	r4, [r2, #4]
 8007c46:	e7ca      	b.n	8007bde <_free_r+0x22>
 8007c48:	bd38      	pop	{r3, r4, r5, pc}
 8007c4a:	bf00      	nop
 8007c4c:	200007f4 	.word	0x200007f4

08007c50 <__sfputc_r>:
 8007c50:	6893      	ldr	r3, [r2, #8]
 8007c52:	3b01      	subs	r3, #1
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	b410      	push	{r4}
 8007c58:	6093      	str	r3, [r2, #8]
 8007c5a:	da08      	bge.n	8007c6e <__sfputc_r+0x1e>
 8007c5c:	6994      	ldr	r4, [r2, #24]
 8007c5e:	42a3      	cmp	r3, r4
 8007c60:	db01      	blt.n	8007c66 <__sfputc_r+0x16>
 8007c62:	290a      	cmp	r1, #10
 8007c64:	d103      	bne.n	8007c6e <__sfputc_r+0x1e>
 8007c66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c6a:	f7ff be7e 	b.w	800796a <__swbuf_r>
 8007c6e:	6813      	ldr	r3, [r2, #0]
 8007c70:	1c58      	adds	r0, r3, #1
 8007c72:	6010      	str	r0, [r2, #0]
 8007c74:	7019      	strb	r1, [r3, #0]
 8007c76:	4608      	mov	r0, r1
 8007c78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <__sfputs_r>:
 8007c7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c80:	4606      	mov	r6, r0
 8007c82:	460f      	mov	r7, r1
 8007c84:	4614      	mov	r4, r2
 8007c86:	18d5      	adds	r5, r2, r3
 8007c88:	42ac      	cmp	r4, r5
 8007c8a:	d101      	bne.n	8007c90 <__sfputs_r+0x12>
 8007c8c:	2000      	movs	r0, #0
 8007c8e:	e007      	b.n	8007ca0 <__sfputs_r+0x22>
 8007c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c94:	463a      	mov	r2, r7
 8007c96:	4630      	mov	r0, r6
 8007c98:	f7ff ffda 	bl	8007c50 <__sfputc_r>
 8007c9c:	1c43      	adds	r3, r0, #1
 8007c9e:	d1f3      	bne.n	8007c88 <__sfputs_r+0xa>
 8007ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ca4 <_vfiprintf_r>:
 8007ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca8:	460d      	mov	r5, r1
 8007caa:	b09d      	sub	sp, #116	@ 0x74
 8007cac:	4614      	mov	r4, r2
 8007cae:	4698      	mov	r8, r3
 8007cb0:	4606      	mov	r6, r0
 8007cb2:	b118      	cbz	r0, 8007cbc <_vfiprintf_r+0x18>
 8007cb4:	6a03      	ldr	r3, [r0, #32]
 8007cb6:	b90b      	cbnz	r3, 8007cbc <_vfiprintf_r+0x18>
 8007cb8:	f7ff fd6e 	bl	8007798 <__sinit>
 8007cbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007cbe:	07d9      	lsls	r1, r3, #31
 8007cc0:	d405      	bmi.n	8007cce <_vfiprintf_r+0x2a>
 8007cc2:	89ab      	ldrh	r3, [r5, #12]
 8007cc4:	059a      	lsls	r2, r3, #22
 8007cc6:	d402      	bmi.n	8007cce <_vfiprintf_r+0x2a>
 8007cc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cca:	f7ff ff6c 	bl	8007ba6 <__retarget_lock_acquire_recursive>
 8007cce:	89ab      	ldrh	r3, [r5, #12]
 8007cd0:	071b      	lsls	r3, r3, #28
 8007cd2:	d501      	bpl.n	8007cd8 <_vfiprintf_r+0x34>
 8007cd4:	692b      	ldr	r3, [r5, #16]
 8007cd6:	b99b      	cbnz	r3, 8007d00 <_vfiprintf_r+0x5c>
 8007cd8:	4629      	mov	r1, r5
 8007cda:	4630      	mov	r0, r6
 8007cdc:	f7ff fe84 	bl	80079e8 <__swsetup_r>
 8007ce0:	b170      	cbz	r0, 8007d00 <_vfiprintf_r+0x5c>
 8007ce2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ce4:	07dc      	lsls	r4, r3, #31
 8007ce6:	d504      	bpl.n	8007cf2 <_vfiprintf_r+0x4e>
 8007ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cec:	b01d      	add	sp, #116	@ 0x74
 8007cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf2:	89ab      	ldrh	r3, [r5, #12]
 8007cf4:	0598      	lsls	r0, r3, #22
 8007cf6:	d4f7      	bmi.n	8007ce8 <_vfiprintf_r+0x44>
 8007cf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cfa:	f7ff ff55 	bl	8007ba8 <__retarget_lock_release_recursive>
 8007cfe:	e7f3      	b.n	8007ce8 <_vfiprintf_r+0x44>
 8007d00:	2300      	movs	r3, #0
 8007d02:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d04:	2320      	movs	r3, #32
 8007d06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d0e:	2330      	movs	r3, #48	@ 0x30
 8007d10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007ec0 <_vfiprintf_r+0x21c>
 8007d14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d18:	f04f 0901 	mov.w	r9, #1
 8007d1c:	4623      	mov	r3, r4
 8007d1e:	469a      	mov	sl, r3
 8007d20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d24:	b10a      	cbz	r2, 8007d2a <_vfiprintf_r+0x86>
 8007d26:	2a25      	cmp	r2, #37	@ 0x25
 8007d28:	d1f9      	bne.n	8007d1e <_vfiprintf_r+0x7a>
 8007d2a:	ebba 0b04 	subs.w	fp, sl, r4
 8007d2e:	d00b      	beq.n	8007d48 <_vfiprintf_r+0xa4>
 8007d30:	465b      	mov	r3, fp
 8007d32:	4622      	mov	r2, r4
 8007d34:	4629      	mov	r1, r5
 8007d36:	4630      	mov	r0, r6
 8007d38:	f7ff ffa1 	bl	8007c7e <__sfputs_r>
 8007d3c:	3001      	adds	r0, #1
 8007d3e:	f000 80a7 	beq.w	8007e90 <_vfiprintf_r+0x1ec>
 8007d42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d44:	445a      	add	r2, fp
 8007d46:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d48:	f89a 3000 	ldrb.w	r3, [sl]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f000 809f 	beq.w	8007e90 <_vfiprintf_r+0x1ec>
 8007d52:	2300      	movs	r3, #0
 8007d54:	f04f 32ff 	mov.w	r2, #4294967295
 8007d58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d5c:	f10a 0a01 	add.w	sl, sl, #1
 8007d60:	9304      	str	r3, [sp, #16]
 8007d62:	9307      	str	r3, [sp, #28]
 8007d64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d68:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d6a:	4654      	mov	r4, sl
 8007d6c:	2205      	movs	r2, #5
 8007d6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d72:	4853      	ldr	r0, [pc, #332]	@ (8007ec0 <_vfiprintf_r+0x21c>)
 8007d74:	f7f8 fa44 	bl	8000200 <memchr>
 8007d78:	9a04      	ldr	r2, [sp, #16]
 8007d7a:	b9d8      	cbnz	r0, 8007db4 <_vfiprintf_r+0x110>
 8007d7c:	06d1      	lsls	r1, r2, #27
 8007d7e:	bf44      	itt	mi
 8007d80:	2320      	movmi	r3, #32
 8007d82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d86:	0713      	lsls	r3, r2, #28
 8007d88:	bf44      	itt	mi
 8007d8a:	232b      	movmi	r3, #43	@ 0x2b
 8007d8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d90:	f89a 3000 	ldrb.w	r3, [sl]
 8007d94:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d96:	d015      	beq.n	8007dc4 <_vfiprintf_r+0x120>
 8007d98:	9a07      	ldr	r2, [sp, #28]
 8007d9a:	4654      	mov	r4, sl
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	f04f 0c0a 	mov.w	ip, #10
 8007da2:	4621      	mov	r1, r4
 8007da4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007da8:	3b30      	subs	r3, #48	@ 0x30
 8007daa:	2b09      	cmp	r3, #9
 8007dac:	d94b      	bls.n	8007e46 <_vfiprintf_r+0x1a2>
 8007dae:	b1b0      	cbz	r0, 8007dde <_vfiprintf_r+0x13a>
 8007db0:	9207      	str	r2, [sp, #28]
 8007db2:	e014      	b.n	8007dde <_vfiprintf_r+0x13a>
 8007db4:	eba0 0308 	sub.w	r3, r0, r8
 8007db8:	fa09 f303 	lsl.w	r3, r9, r3
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	9304      	str	r3, [sp, #16]
 8007dc0:	46a2      	mov	sl, r4
 8007dc2:	e7d2      	b.n	8007d6a <_vfiprintf_r+0xc6>
 8007dc4:	9b03      	ldr	r3, [sp, #12]
 8007dc6:	1d19      	adds	r1, r3, #4
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	9103      	str	r1, [sp, #12]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	bfbb      	ittet	lt
 8007dd0:	425b      	neglt	r3, r3
 8007dd2:	f042 0202 	orrlt.w	r2, r2, #2
 8007dd6:	9307      	strge	r3, [sp, #28]
 8007dd8:	9307      	strlt	r3, [sp, #28]
 8007dda:	bfb8      	it	lt
 8007ddc:	9204      	strlt	r2, [sp, #16]
 8007dde:	7823      	ldrb	r3, [r4, #0]
 8007de0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007de2:	d10a      	bne.n	8007dfa <_vfiprintf_r+0x156>
 8007de4:	7863      	ldrb	r3, [r4, #1]
 8007de6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007de8:	d132      	bne.n	8007e50 <_vfiprintf_r+0x1ac>
 8007dea:	9b03      	ldr	r3, [sp, #12]
 8007dec:	1d1a      	adds	r2, r3, #4
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	9203      	str	r2, [sp, #12]
 8007df2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007df6:	3402      	adds	r4, #2
 8007df8:	9305      	str	r3, [sp, #20]
 8007dfa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007ed0 <_vfiprintf_r+0x22c>
 8007dfe:	7821      	ldrb	r1, [r4, #0]
 8007e00:	2203      	movs	r2, #3
 8007e02:	4650      	mov	r0, sl
 8007e04:	f7f8 f9fc 	bl	8000200 <memchr>
 8007e08:	b138      	cbz	r0, 8007e1a <_vfiprintf_r+0x176>
 8007e0a:	9b04      	ldr	r3, [sp, #16]
 8007e0c:	eba0 000a 	sub.w	r0, r0, sl
 8007e10:	2240      	movs	r2, #64	@ 0x40
 8007e12:	4082      	lsls	r2, r0
 8007e14:	4313      	orrs	r3, r2
 8007e16:	3401      	adds	r4, #1
 8007e18:	9304      	str	r3, [sp, #16]
 8007e1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e1e:	4829      	ldr	r0, [pc, #164]	@ (8007ec4 <_vfiprintf_r+0x220>)
 8007e20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e24:	2206      	movs	r2, #6
 8007e26:	f7f8 f9eb 	bl	8000200 <memchr>
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	d03f      	beq.n	8007eae <_vfiprintf_r+0x20a>
 8007e2e:	4b26      	ldr	r3, [pc, #152]	@ (8007ec8 <_vfiprintf_r+0x224>)
 8007e30:	bb1b      	cbnz	r3, 8007e7a <_vfiprintf_r+0x1d6>
 8007e32:	9b03      	ldr	r3, [sp, #12]
 8007e34:	3307      	adds	r3, #7
 8007e36:	f023 0307 	bic.w	r3, r3, #7
 8007e3a:	3308      	adds	r3, #8
 8007e3c:	9303      	str	r3, [sp, #12]
 8007e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e40:	443b      	add	r3, r7
 8007e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e44:	e76a      	b.n	8007d1c <_vfiprintf_r+0x78>
 8007e46:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e4a:	460c      	mov	r4, r1
 8007e4c:	2001      	movs	r0, #1
 8007e4e:	e7a8      	b.n	8007da2 <_vfiprintf_r+0xfe>
 8007e50:	2300      	movs	r3, #0
 8007e52:	3401      	adds	r4, #1
 8007e54:	9305      	str	r3, [sp, #20]
 8007e56:	4619      	mov	r1, r3
 8007e58:	f04f 0c0a 	mov.w	ip, #10
 8007e5c:	4620      	mov	r0, r4
 8007e5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e62:	3a30      	subs	r2, #48	@ 0x30
 8007e64:	2a09      	cmp	r2, #9
 8007e66:	d903      	bls.n	8007e70 <_vfiprintf_r+0x1cc>
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d0c6      	beq.n	8007dfa <_vfiprintf_r+0x156>
 8007e6c:	9105      	str	r1, [sp, #20]
 8007e6e:	e7c4      	b.n	8007dfa <_vfiprintf_r+0x156>
 8007e70:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e74:	4604      	mov	r4, r0
 8007e76:	2301      	movs	r3, #1
 8007e78:	e7f0      	b.n	8007e5c <_vfiprintf_r+0x1b8>
 8007e7a:	ab03      	add	r3, sp, #12
 8007e7c:	9300      	str	r3, [sp, #0]
 8007e7e:	462a      	mov	r2, r5
 8007e80:	4b12      	ldr	r3, [pc, #72]	@ (8007ecc <_vfiprintf_r+0x228>)
 8007e82:	a904      	add	r1, sp, #16
 8007e84:	4630      	mov	r0, r6
 8007e86:	f3af 8000 	nop.w
 8007e8a:	4607      	mov	r7, r0
 8007e8c:	1c78      	adds	r0, r7, #1
 8007e8e:	d1d6      	bne.n	8007e3e <_vfiprintf_r+0x19a>
 8007e90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e92:	07d9      	lsls	r1, r3, #31
 8007e94:	d405      	bmi.n	8007ea2 <_vfiprintf_r+0x1fe>
 8007e96:	89ab      	ldrh	r3, [r5, #12]
 8007e98:	059a      	lsls	r2, r3, #22
 8007e9a:	d402      	bmi.n	8007ea2 <_vfiprintf_r+0x1fe>
 8007e9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e9e:	f7ff fe83 	bl	8007ba8 <__retarget_lock_release_recursive>
 8007ea2:	89ab      	ldrh	r3, [r5, #12]
 8007ea4:	065b      	lsls	r3, r3, #25
 8007ea6:	f53f af1f 	bmi.w	8007ce8 <_vfiprintf_r+0x44>
 8007eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007eac:	e71e      	b.n	8007cec <_vfiprintf_r+0x48>
 8007eae:	ab03      	add	r3, sp, #12
 8007eb0:	9300      	str	r3, [sp, #0]
 8007eb2:	462a      	mov	r2, r5
 8007eb4:	4b05      	ldr	r3, [pc, #20]	@ (8007ecc <_vfiprintf_r+0x228>)
 8007eb6:	a904      	add	r1, sp, #16
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f000 f879 	bl	8007fb0 <_printf_i>
 8007ebe:	e7e4      	b.n	8007e8a <_vfiprintf_r+0x1e6>
 8007ec0:	08008e79 	.word	0x08008e79
 8007ec4:	08008e83 	.word	0x08008e83
 8007ec8:	00000000 	.word	0x00000000
 8007ecc:	08007c7f 	.word	0x08007c7f
 8007ed0:	08008e7f 	.word	0x08008e7f

08007ed4 <_printf_common>:
 8007ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ed8:	4616      	mov	r6, r2
 8007eda:	4698      	mov	r8, r3
 8007edc:	688a      	ldr	r2, [r1, #8]
 8007ede:	690b      	ldr	r3, [r1, #16]
 8007ee0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	bfb8      	it	lt
 8007ee8:	4613      	movlt	r3, r2
 8007eea:	6033      	str	r3, [r6, #0]
 8007eec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ef0:	4607      	mov	r7, r0
 8007ef2:	460c      	mov	r4, r1
 8007ef4:	b10a      	cbz	r2, 8007efa <_printf_common+0x26>
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	6033      	str	r3, [r6, #0]
 8007efa:	6823      	ldr	r3, [r4, #0]
 8007efc:	0699      	lsls	r1, r3, #26
 8007efe:	bf42      	ittt	mi
 8007f00:	6833      	ldrmi	r3, [r6, #0]
 8007f02:	3302      	addmi	r3, #2
 8007f04:	6033      	strmi	r3, [r6, #0]
 8007f06:	6825      	ldr	r5, [r4, #0]
 8007f08:	f015 0506 	ands.w	r5, r5, #6
 8007f0c:	d106      	bne.n	8007f1c <_printf_common+0x48>
 8007f0e:	f104 0a19 	add.w	sl, r4, #25
 8007f12:	68e3      	ldr	r3, [r4, #12]
 8007f14:	6832      	ldr	r2, [r6, #0]
 8007f16:	1a9b      	subs	r3, r3, r2
 8007f18:	42ab      	cmp	r3, r5
 8007f1a:	dc26      	bgt.n	8007f6a <_printf_common+0x96>
 8007f1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f20:	6822      	ldr	r2, [r4, #0]
 8007f22:	3b00      	subs	r3, #0
 8007f24:	bf18      	it	ne
 8007f26:	2301      	movne	r3, #1
 8007f28:	0692      	lsls	r2, r2, #26
 8007f2a:	d42b      	bmi.n	8007f84 <_printf_common+0xb0>
 8007f2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f30:	4641      	mov	r1, r8
 8007f32:	4638      	mov	r0, r7
 8007f34:	47c8      	blx	r9
 8007f36:	3001      	adds	r0, #1
 8007f38:	d01e      	beq.n	8007f78 <_printf_common+0xa4>
 8007f3a:	6823      	ldr	r3, [r4, #0]
 8007f3c:	6922      	ldr	r2, [r4, #16]
 8007f3e:	f003 0306 	and.w	r3, r3, #6
 8007f42:	2b04      	cmp	r3, #4
 8007f44:	bf02      	ittt	eq
 8007f46:	68e5      	ldreq	r5, [r4, #12]
 8007f48:	6833      	ldreq	r3, [r6, #0]
 8007f4a:	1aed      	subeq	r5, r5, r3
 8007f4c:	68a3      	ldr	r3, [r4, #8]
 8007f4e:	bf0c      	ite	eq
 8007f50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f54:	2500      	movne	r5, #0
 8007f56:	4293      	cmp	r3, r2
 8007f58:	bfc4      	itt	gt
 8007f5a:	1a9b      	subgt	r3, r3, r2
 8007f5c:	18ed      	addgt	r5, r5, r3
 8007f5e:	2600      	movs	r6, #0
 8007f60:	341a      	adds	r4, #26
 8007f62:	42b5      	cmp	r5, r6
 8007f64:	d11a      	bne.n	8007f9c <_printf_common+0xc8>
 8007f66:	2000      	movs	r0, #0
 8007f68:	e008      	b.n	8007f7c <_printf_common+0xa8>
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	4652      	mov	r2, sl
 8007f6e:	4641      	mov	r1, r8
 8007f70:	4638      	mov	r0, r7
 8007f72:	47c8      	blx	r9
 8007f74:	3001      	adds	r0, #1
 8007f76:	d103      	bne.n	8007f80 <_printf_common+0xac>
 8007f78:	f04f 30ff 	mov.w	r0, #4294967295
 8007f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f80:	3501      	adds	r5, #1
 8007f82:	e7c6      	b.n	8007f12 <_printf_common+0x3e>
 8007f84:	18e1      	adds	r1, r4, r3
 8007f86:	1c5a      	adds	r2, r3, #1
 8007f88:	2030      	movs	r0, #48	@ 0x30
 8007f8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f8e:	4422      	add	r2, r4
 8007f90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f98:	3302      	adds	r3, #2
 8007f9a:	e7c7      	b.n	8007f2c <_printf_common+0x58>
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	4622      	mov	r2, r4
 8007fa0:	4641      	mov	r1, r8
 8007fa2:	4638      	mov	r0, r7
 8007fa4:	47c8      	blx	r9
 8007fa6:	3001      	adds	r0, #1
 8007fa8:	d0e6      	beq.n	8007f78 <_printf_common+0xa4>
 8007faa:	3601      	adds	r6, #1
 8007fac:	e7d9      	b.n	8007f62 <_printf_common+0x8e>
	...

08007fb0 <_printf_i>:
 8007fb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb4:	7e0f      	ldrb	r7, [r1, #24]
 8007fb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007fb8:	2f78      	cmp	r7, #120	@ 0x78
 8007fba:	4691      	mov	r9, r2
 8007fbc:	4680      	mov	r8, r0
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	469a      	mov	sl, r3
 8007fc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007fc6:	d807      	bhi.n	8007fd8 <_printf_i+0x28>
 8007fc8:	2f62      	cmp	r7, #98	@ 0x62
 8007fca:	d80a      	bhi.n	8007fe2 <_printf_i+0x32>
 8007fcc:	2f00      	cmp	r7, #0
 8007fce:	f000 80d1 	beq.w	8008174 <_printf_i+0x1c4>
 8007fd2:	2f58      	cmp	r7, #88	@ 0x58
 8007fd4:	f000 80b8 	beq.w	8008148 <_printf_i+0x198>
 8007fd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007fe0:	e03a      	b.n	8008058 <_printf_i+0xa8>
 8007fe2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007fe6:	2b15      	cmp	r3, #21
 8007fe8:	d8f6      	bhi.n	8007fd8 <_printf_i+0x28>
 8007fea:	a101      	add	r1, pc, #4	@ (adr r1, 8007ff0 <_printf_i+0x40>)
 8007fec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ff0:	08008049 	.word	0x08008049
 8007ff4:	0800805d 	.word	0x0800805d
 8007ff8:	08007fd9 	.word	0x08007fd9
 8007ffc:	08007fd9 	.word	0x08007fd9
 8008000:	08007fd9 	.word	0x08007fd9
 8008004:	08007fd9 	.word	0x08007fd9
 8008008:	0800805d 	.word	0x0800805d
 800800c:	08007fd9 	.word	0x08007fd9
 8008010:	08007fd9 	.word	0x08007fd9
 8008014:	08007fd9 	.word	0x08007fd9
 8008018:	08007fd9 	.word	0x08007fd9
 800801c:	0800815b 	.word	0x0800815b
 8008020:	08008087 	.word	0x08008087
 8008024:	08008115 	.word	0x08008115
 8008028:	08007fd9 	.word	0x08007fd9
 800802c:	08007fd9 	.word	0x08007fd9
 8008030:	0800817d 	.word	0x0800817d
 8008034:	08007fd9 	.word	0x08007fd9
 8008038:	08008087 	.word	0x08008087
 800803c:	08007fd9 	.word	0x08007fd9
 8008040:	08007fd9 	.word	0x08007fd9
 8008044:	0800811d 	.word	0x0800811d
 8008048:	6833      	ldr	r3, [r6, #0]
 800804a:	1d1a      	adds	r2, r3, #4
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	6032      	str	r2, [r6, #0]
 8008050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008054:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008058:	2301      	movs	r3, #1
 800805a:	e09c      	b.n	8008196 <_printf_i+0x1e6>
 800805c:	6833      	ldr	r3, [r6, #0]
 800805e:	6820      	ldr	r0, [r4, #0]
 8008060:	1d19      	adds	r1, r3, #4
 8008062:	6031      	str	r1, [r6, #0]
 8008064:	0606      	lsls	r6, r0, #24
 8008066:	d501      	bpl.n	800806c <_printf_i+0xbc>
 8008068:	681d      	ldr	r5, [r3, #0]
 800806a:	e003      	b.n	8008074 <_printf_i+0xc4>
 800806c:	0645      	lsls	r5, r0, #25
 800806e:	d5fb      	bpl.n	8008068 <_printf_i+0xb8>
 8008070:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008074:	2d00      	cmp	r5, #0
 8008076:	da03      	bge.n	8008080 <_printf_i+0xd0>
 8008078:	232d      	movs	r3, #45	@ 0x2d
 800807a:	426d      	negs	r5, r5
 800807c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008080:	4858      	ldr	r0, [pc, #352]	@ (80081e4 <_printf_i+0x234>)
 8008082:	230a      	movs	r3, #10
 8008084:	e011      	b.n	80080aa <_printf_i+0xfa>
 8008086:	6821      	ldr	r1, [r4, #0]
 8008088:	6833      	ldr	r3, [r6, #0]
 800808a:	0608      	lsls	r0, r1, #24
 800808c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008090:	d402      	bmi.n	8008098 <_printf_i+0xe8>
 8008092:	0649      	lsls	r1, r1, #25
 8008094:	bf48      	it	mi
 8008096:	b2ad      	uxthmi	r5, r5
 8008098:	2f6f      	cmp	r7, #111	@ 0x6f
 800809a:	4852      	ldr	r0, [pc, #328]	@ (80081e4 <_printf_i+0x234>)
 800809c:	6033      	str	r3, [r6, #0]
 800809e:	bf14      	ite	ne
 80080a0:	230a      	movne	r3, #10
 80080a2:	2308      	moveq	r3, #8
 80080a4:	2100      	movs	r1, #0
 80080a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80080aa:	6866      	ldr	r6, [r4, #4]
 80080ac:	60a6      	str	r6, [r4, #8]
 80080ae:	2e00      	cmp	r6, #0
 80080b0:	db05      	blt.n	80080be <_printf_i+0x10e>
 80080b2:	6821      	ldr	r1, [r4, #0]
 80080b4:	432e      	orrs	r6, r5
 80080b6:	f021 0104 	bic.w	r1, r1, #4
 80080ba:	6021      	str	r1, [r4, #0]
 80080bc:	d04b      	beq.n	8008156 <_printf_i+0x1a6>
 80080be:	4616      	mov	r6, r2
 80080c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80080c4:	fb03 5711 	mls	r7, r3, r1, r5
 80080c8:	5dc7      	ldrb	r7, [r0, r7]
 80080ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80080ce:	462f      	mov	r7, r5
 80080d0:	42bb      	cmp	r3, r7
 80080d2:	460d      	mov	r5, r1
 80080d4:	d9f4      	bls.n	80080c0 <_printf_i+0x110>
 80080d6:	2b08      	cmp	r3, #8
 80080d8:	d10b      	bne.n	80080f2 <_printf_i+0x142>
 80080da:	6823      	ldr	r3, [r4, #0]
 80080dc:	07df      	lsls	r7, r3, #31
 80080de:	d508      	bpl.n	80080f2 <_printf_i+0x142>
 80080e0:	6923      	ldr	r3, [r4, #16]
 80080e2:	6861      	ldr	r1, [r4, #4]
 80080e4:	4299      	cmp	r1, r3
 80080e6:	bfde      	ittt	le
 80080e8:	2330      	movle	r3, #48	@ 0x30
 80080ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80080ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80080f2:	1b92      	subs	r2, r2, r6
 80080f4:	6122      	str	r2, [r4, #16]
 80080f6:	f8cd a000 	str.w	sl, [sp]
 80080fa:	464b      	mov	r3, r9
 80080fc:	aa03      	add	r2, sp, #12
 80080fe:	4621      	mov	r1, r4
 8008100:	4640      	mov	r0, r8
 8008102:	f7ff fee7 	bl	8007ed4 <_printf_common>
 8008106:	3001      	adds	r0, #1
 8008108:	d14a      	bne.n	80081a0 <_printf_i+0x1f0>
 800810a:	f04f 30ff 	mov.w	r0, #4294967295
 800810e:	b004      	add	sp, #16
 8008110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008114:	6823      	ldr	r3, [r4, #0]
 8008116:	f043 0320 	orr.w	r3, r3, #32
 800811a:	6023      	str	r3, [r4, #0]
 800811c:	4832      	ldr	r0, [pc, #200]	@ (80081e8 <_printf_i+0x238>)
 800811e:	2778      	movs	r7, #120	@ 0x78
 8008120:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008124:	6823      	ldr	r3, [r4, #0]
 8008126:	6831      	ldr	r1, [r6, #0]
 8008128:	061f      	lsls	r7, r3, #24
 800812a:	f851 5b04 	ldr.w	r5, [r1], #4
 800812e:	d402      	bmi.n	8008136 <_printf_i+0x186>
 8008130:	065f      	lsls	r7, r3, #25
 8008132:	bf48      	it	mi
 8008134:	b2ad      	uxthmi	r5, r5
 8008136:	6031      	str	r1, [r6, #0]
 8008138:	07d9      	lsls	r1, r3, #31
 800813a:	bf44      	itt	mi
 800813c:	f043 0320 	orrmi.w	r3, r3, #32
 8008140:	6023      	strmi	r3, [r4, #0]
 8008142:	b11d      	cbz	r5, 800814c <_printf_i+0x19c>
 8008144:	2310      	movs	r3, #16
 8008146:	e7ad      	b.n	80080a4 <_printf_i+0xf4>
 8008148:	4826      	ldr	r0, [pc, #152]	@ (80081e4 <_printf_i+0x234>)
 800814a:	e7e9      	b.n	8008120 <_printf_i+0x170>
 800814c:	6823      	ldr	r3, [r4, #0]
 800814e:	f023 0320 	bic.w	r3, r3, #32
 8008152:	6023      	str	r3, [r4, #0]
 8008154:	e7f6      	b.n	8008144 <_printf_i+0x194>
 8008156:	4616      	mov	r6, r2
 8008158:	e7bd      	b.n	80080d6 <_printf_i+0x126>
 800815a:	6833      	ldr	r3, [r6, #0]
 800815c:	6825      	ldr	r5, [r4, #0]
 800815e:	6961      	ldr	r1, [r4, #20]
 8008160:	1d18      	adds	r0, r3, #4
 8008162:	6030      	str	r0, [r6, #0]
 8008164:	062e      	lsls	r6, r5, #24
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	d501      	bpl.n	800816e <_printf_i+0x1be>
 800816a:	6019      	str	r1, [r3, #0]
 800816c:	e002      	b.n	8008174 <_printf_i+0x1c4>
 800816e:	0668      	lsls	r0, r5, #25
 8008170:	d5fb      	bpl.n	800816a <_printf_i+0x1ba>
 8008172:	8019      	strh	r1, [r3, #0]
 8008174:	2300      	movs	r3, #0
 8008176:	6123      	str	r3, [r4, #16]
 8008178:	4616      	mov	r6, r2
 800817a:	e7bc      	b.n	80080f6 <_printf_i+0x146>
 800817c:	6833      	ldr	r3, [r6, #0]
 800817e:	1d1a      	adds	r2, r3, #4
 8008180:	6032      	str	r2, [r6, #0]
 8008182:	681e      	ldr	r6, [r3, #0]
 8008184:	6862      	ldr	r2, [r4, #4]
 8008186:	2100      	movs	r1, #0
 8008188:	4630      	mov	r0, r6
 800818a:	f7f8 f839 	bl	8000200 <memchr>
 800818e:	b108      	cbz	r0, 8008194 <_printf_i+0x1e4>
 8008190:	1b80      	subs	r0, r0, r6
 8008192:	6060      	str	r0, [r4, #4]
 8008194:	6863      	ldr	r3, [r4, #4]
 8008196:	6123      	str	r3, [r4, #16]
 8008198:	2300      	movs	r3, #0
 800819a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800819e:	e7aa      	b.n	80080f6 <_printf_i+0x146>
 80081a0:	6923      	ldr	r3, [r4, #16]
 80081a2:	4632      	mov	r2, r6
 80081a4:	4649      	mov	r1, r9
 80081a6:	4640      	mov	r0, r8
 80081a8:	47d0      	blx	sl
 80081aa:	3001      	adds	r0, #1
 80081ac:	d0ad      	beq.n	800810a <_printf_i+0x15a>
 80081ae:	6823      	ldr	r3, [r4, #0]
 80081b0:	079b      	lsls	r3, r3, #30
 80081b2:	d413      	bmi.n	80081dc <_printf_i+0x22c>
 80081b4:	68e0      	ldr	r0, [r4, #12]
 80081b6:	9b03      	ldr	r3, [sp, #12]
 80081b8:	4298      	cmp	r0, r3
 80081ba:	bfb8      	it	lt
 80081bc:	4618      	movlt	r0, r3
 80081be:	e7a6      	b.n	800810e <_printf_i+0x15e>
 80081c0:	2301      	movs	r3, #1
 80081c2:	4632      	mov	r2, r6
 80081c4:	4649      	mov	r1, r9
 80081c6:	4640      	mov	r0, r8
 80081c8:	47d0      	blx	sl
 80081ca:	3001      	adds	r0, #1
 80081cc:	d09d      	beq.n	800810a <_printf_i+0x15a>
 80081ce:	3501      	adds	r5, #1
 80081d0:	68e3      	ldr	r3, [r4, #12]
 80081d2:	9903      	ldr	r1, [sp, #12]
 80081d4:	1a5b      	subs	r3, r3, r1
 80081d6:	42ab      	cmp	r3, r5
 80081d8:	dcf2      	bgt.n	80081c0 <_printf_i+0x210>
 80081da:	e7eb      	b.n	80081b4 <_printf_i+0x204>
 80081dc:	2500      	movs	r5, #0
 80081de:	f104 0619 	add.w	r6, r4, #25
 80081e2:	e7f5      	b.n	80081d0 <_printf_i+0x220>
 80081e4:	08008e8a 	.word	0x08008e8a
 80081e8:	08008e9b 	.word	0x08008e9b

080081ec <__sflush_r>:
 80081ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081f4:	0716      	lsls	r6, r2, #28
 80081f6:	4605      	mov	r5, r0
 80081f8:	460c      	mov	r4, r1
 80081fa:	d454      	bmi.n	80082a6 <__sflush_r+0xba>
 80081fc:	684b      	ldr	r3, [r1, #4]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	dc02      	bgt.n	8008208 <__sflush_r+0x1c>
 8008202:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008204:	2b00      	cmp	r3, #0
 8008206:	dd48      	ble.n	800829a <__sflush_r+0xae>
 8008208:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800820a:	2e00      	cmp	r6, #0
 800820c:	d045      	beq.n	800829a <__sflush_r+0xae>
 800820e:	2300      	movs	r3, #0
 8008210:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008214:	682f      	ldr	r7, [r5, #0]
 8008216:	6a21      	ldr	r1, [r4, #32]
 8008218:	602b      	str	r3, [r5, #0]
 800821a:	d030      	beq.n	800827e <__sflush_r+0x92>
 800821c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800821e:	89a3      	ldrh	r3, [r4, #12]
 8008220:	0759      	lsls	r1, r3, #29
 8008222:	d505      	bpl.n	8008230 <__sflush_r+0x44>
 8008224:	6863      	ldr	r3, [r4, #4]
 8008226:	1ad2      	subs	r2, r2, r3
 8008228:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800822a:	b10b      	cbz	r3, 8008230 <__sflush_r+0x44>
 800822c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800822e:	1ad2      	subs	r2, r2, r3
 8008230:	2300      	movs	r3, #0
 8008232:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008234:	6a21      	ldr	r1, [r4, #32]
 8008236:	4628      	mov	r0, r5
 8008238:	47b0      	blx	r6
 800823a:	1c43      	adds	r3, r0, #1
 800823c:	89a3      	ldrh	r3, [r4, #12]
 800823e:	d106      	bne.n	800824e <__sflush_r+0x62>
 8008240:	6829      	ldr	r1, [r5, #0]
 8008242:	291d      	cmp	r1, #29
 8008244:	d82b      	bhi.n	800829e <__sflush_r+0xb2>
 8008246:	4a2a      	ldr	r2, [pc, #168]	@ (80082f0 <__sflush_r+0x104>)
 8008248:	40ca      	lsrs	r2, r1
 800824a:	07d6      	lsls	r6, r2, #31
 800824c:	d527      	bpl.n	800829e <__sflush_r+0xb2>
 800824e:	2200      	movs	r2, #0
 8008250:	6062      	str	r2, [r4, #4]
 8008252:	04d9      	lsls	r1, r3, #19
 8008254:	6922      	ldr	r2, [r4, #16]
 8008256:	6022      	str	r2, [r4, #0]
 8008258:	d504      	bpl.n	8008264 <__sflush_r+0x78>
 800825a:	1c42      	adds	r2, r0, #1
 800825c:	d101      	bne.n	8008262 <__sflush_r+0x76>
 800825e:	682b      	ldr	r3, [r5, #0]
 8008260:	b903      	cbnz	r3, 8008264 <__sflush_r+0x78>
 8008262:	6560      	str	r0, [r4, #84]	@ 0x54
 8008264:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008266:	602f      	str	r7, [r5, #0]
 8008268:	b1b9      	cbz	r1, 800829a <__sflush_r+0xae>
 800826a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800826e:	4299      	cmp	r1, r3
 8008270:	d002      	beq.n	8008278 <__sflush_r+0x8c>
 8008272:	4628      	mov	r0, r5
 8008274:	f7ff fca2 	bl	8007bbc <_free_r>
 8008278:	2300      	movs	r3, #0
 800827a:	6363      	str	r3, [r4, #52]	@ 0x34
 800827c:	e00d      	b.n	800829a <__sflush_r+0xae>
 800827e:	2301      	movs	r3, #1
 8008280:	4628      	mov	r0, r5
 8008282:	47b0      	blx	r6
 8008284:	4602      	mov	r2, r0
 8008286:	1c50      	adds	r0, r2, #1
 8008288:	d1c9      	bne.n	800821e <__sflush_r+0x32>
 800828a:	682b      	ldr	r3, [r5, #0]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d0c6      	beq.n	800821e <__sflush_r+0x32>
 8008290:	2b1d      	cmp	r3, #29
 8008292:	d001      	beq.n	8008298 <__sflush_r+0xac>
 8008294:	2b16      	cmp	r3, #22
 8008296:	d11e      	bne.n	80082d6 <__sflush_r+0xea>
 8008298:	602f      	str	r7, [r5, #0]
 800829a:	2000      	movs	r0, #0
 800829c:	e022      	b.n	80082e4 <__sflush_r+0xf8>
 800829e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082a2:	b21b      	sxth	r3, r3
 80082a4:	e01b      	b.n	80082de <__sflush_r+0xf2>
 80082a6:	690f      	ldr	r7, [r1, #16]
 80082a8:	2f00      	cmp	r7, #0
 80082aa:	d0f6      	beq.n	800829a <__sflush_r+0xae>
 80082ac:	0793      	lsls	r3, r2, #30
 80082ae:	680e      	ldr	r6, [r1, #0]
 80082b0:	bf08      	it	eq
 80082b2:	694b      	ldreq	r3, [r1, #20]
 80082b4:	600f      	str	r7, [r1, #0]
 80082b6:	bf18      	it	ne
 80082b8:	2300      	movne	r3, #0
 80082ba:	eba6 0807 	sub.w	r8, r6, r7
 80082be:	608b      	str	r3, [r1, #8]
 80082c0:	f1b8 0f00 	cmp.w	r8, #0
 80082c4:	dde9      	ble.n	800829a <__sflush_r+0xae>
 80082c6:	6a21      	ldr	r1, [r4, #32]
 80082c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80082ca:	4643      	mov	r3, r8
 80082cc:	463a      	mov	r2, r7
 80082ce:	4628      	mov	r0, r5
 80082d0:	47b0      	blx	r6
 80082d2:	2800      	cmp	r0, #0
 80082d4:	dc08      	bgt.n	80082e8 <__sflush_r+0xfc>
 80082d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082de:	81a3      	strh	r3, [r4, #12]
 80082e0:	f04f 30ff 	mov.w	r0, #4294967295
 80082e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082e8:	4407      	add	r7, r0
 80082ea:	eba8 0800 	sub.w	r8, r8, r0
 80082ee:	e7e7      	b.n	80082c0 <__sflush_r+0xd4>
 80082f0:	20400001 	.word	0x20400001

080082f4 <_fflush_r>:
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	690b      	ldr	r3, [r1, #16]
 80082f8:	4605      	mov	r5, r0
 80082fa:	460c      	mov	r4, r1
 80082fc:	b913      	cbnz	r3, 8008304 <_fflush_r+0x10>
 80082fe:	2500      	movs	r5, #0
 8008300:	4628      	mov	r0, r5
 8008302:	bd38      	pop	{r3, r4, r5, pc}
 8008304:	b118      	cbz	r0, 800830e <_fflush_r+0x1a>
 8008306:	6a03      	ldr	r3, [r0, #32]
 8008308:	b90b      	cbnz	r3, 800830e <_fflush_r+0x1a>
 800830a:	f7ff fa45 	bl	8007798 <__sinit>
 800830e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d0f3      	beq.n	80082fe <_fflush_r+0xa>
 8008316:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008318:	07d0      	lsls	r0, r2, #31
 800831a:	d404      	bmi.n	8008326 <_fflush_r+0x32>
 800831c:	0599      	lsls	r1, r3, #22
 800831e:	d402      	bmi.n	8008326 <_fflush_r+0x32>
 8008320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008322:	f7ff fc40 	bl	8007ba6 <__retarget_lock_acquire_recursive>
 8008326:	4628      	mov	r0, r5
 8008328:	4621      	mov	r1, r4
 800832a:	f7ff ff5f 	bl	80081ec <__sflush_r>
 800832e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008330:	07da      	lsls	r2, r3, #31
 8008332:	4605      	mov	r5, r0
 8008334:	d4e4      	bmi.n	8008300 <_fflush_r+0xc>
 8008336:	89a3      	ldrh	r3, [r4, #12]
 8008338:	059b      	lsls	r3, r3, #22
 800833a:	d4e1      	bmi.n	8008300 <_fflush_r+0xc>
 800833c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800833e:	f7ff fc33 	bl	8007ba8 <__retarget_lock_release_recursive>
 8008342:	e7dd      	b.n	8008300 <_fflush_r+0xc>

08008344 <__swhatbuf_r>:
 8008344:	b570      	push	{r4, r5, r6, lr}
 8008346:	460c      	mov	r4, r1
 8008348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800834c:	2900      	cmp	r1, #0
 800834e:	b096      	sub	sp, #88	@ 0x58
 8008350:	4615      	mov	r5, r2
 8008352:	461e      	mov	r6, r3
 8008354:	da0d      	bge.n	8008372 <__swhatbuf_r+0x2e>
 8008356:	89a3      	ldrh	r3, [r4, #12]
 8008358:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800835c:	f04f 0100 	mov.w	r1, #0
 8008360:	bf14      	ite	ne
 8008362:	2340      	movne	r3, #64	@ 0x40
 8008364:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008368:	2000      	movs	r0, #0
 800836a:	6031      	str	r1, [r6, #0]
 800836c:	602b      	str	r3, [r5, #0]
 800836e:	b016      	add	sp, #88	@ 0x58
 8008370:	bd70      	pop	{r4, r5, r6, pc}
 8008372:	466a      	mov	r2, sp
 8008374:	f000 f848 	bl	8008408 <_fstat_r>
 8008378:	2800      	cmp	r0, #0
 800837a:	dbec      	blt.n	8008356 <__swhatbuf_r+0x12>
 800837c:	9901      	ldr	r1, [sp, #4]
 800837e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008382:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008386:	4259      	negs	r1, r3
 8008388:	4159      	adcs	r1, r3
 800838a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800838e:	e7eb      	b.n	8008368 <__swhatbuf_r+0x24>

08008390 <__smakebuf_r>:
 8008390:	898b      	ldrh	r3, [r1, #12]
 8008392:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008394:	079d      	lsls	r5, r3, #30
 8008396:	4606      	mov	r6, r0
 8008398:	460c      	mov	r4, r1
 800839a:	d507      	bpl.n	80083ac <__smakebuf_r+0x1c>
 800839c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80083a0:	6023      	str	r3, [r4, #0]
 80083a2:	6123      	str	r3, [r4, #16]
 80083a4:	2301      	movs	r3, #1
 80083a6:	6163      	str	r3, [r4, #20]
 80083a8:	b003      	add	sp, #12
 80083aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ac:	ab01      	add	r3, sp, #4
 80083ae:	466a      	mov	r2, sp
 80083b0:	f7ff ffc8 	bl	8008344 <__swhatbuf_r>
 80083b4:	9f00      	ldr	r7, [sp, #0]
 80083b6:	4605      	mov	r5, r0
 80083b8:	4639      	mov	r1, r7
 80083ba:	4630      	mov	r0, r6
 80083bc:	f7ff f8d4 	bl	8007568 <_malloc_r>
 80083c0:	b948      	cbnz	r0, 80083d6 <__smakebuf_r+0x46>
 80083c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083c6:	059a      	lsls	r2, r3, #22
 80083c8:	d4ee      	bmi.n	80083a8 <__smakebuf_r+0x18>
 80083ca:	f023 0303 	bic.w	r3, r3, #3
 80083ce:	f043 0302 	orr.w	r3, r3, #2
 80083d2:	81a3      	strh	r3, [r4, #12]
 80083d4:	e7e2      	b.n	800839c <__smakebuf_r+0xc>
 80083d6:	89a3      	ldrh	r3, [r4, #12]
 80083d8:	6020      	str	r0, [r4, #0]
 80083da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083de:	81a3      	strh	r3, [r4, #12]
 80083e0:	9b01      	ldr	r3, [sp, #4]
 80083e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80083e6:	b15b      	cbz	r3, 8008400 <__smakebuf_r+0x70>
 80083e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083ec:	4630      	mov	r0, r6
 80083ee:	f000 f81d 	bl	800842c <_isatty_r>
 80083f2:	b128      	cbz	r0, 8008400 <__smakebuf_r+0x70>
 80083f4:	89a3      	ldrh	r3, [r4, #12]
 80083f6:	f023 0303 	bic.w	r3, r3, #3
 80083fa:	f043 0301 	orr.w	r3, r3, #1
 80083fe:	81a3      	strh	r3, [r4, #12]
 8008400:	89a3      	ldrh	r3, [r4, #12]
 8008402:	431d      	orrs	r5, r3
 8008404:	81a5      	strh	r5, [r4, #12]
 8008406:	e7cf      	b.n	80083a8 <__smakebuf_r+0x18>

08008408 <_fstat_r>:
 8008408:	b538      	push	{r3, r4, r5, lr}
 800840a:	4d07      	ldr	r5, [pc, #28]	@ (8008428 <_fstat_r+0x20>)
 800840c:	2300      	movs	r3, #0
 800840e:	4604      	mov	r4, r0
 8008410:	4608      	mov	r0, r1
 8008412:	4611      	mov	r1, r2
 8008414:	602b      	str	r3, [r5, #0]
 8008416:	f7f8 fb72 	bl	8000afe <_fstat>
 800841a:	1c43      	adds	r3, r0, #1
 800841c:	d102      	bne.n	8008424 <_fstat_r+0x1c>
 800841e:	682b      	ldr	r3, [r5, #0]
 8008420:	b103      	cbz	r3, 8008424 <_fstat_r+0x1c>
 8008422:	6023      	str	r3, [r4, #0]
 8008424:	bd38      	pop	{r3, r4, r5, pc}
 8008426:	bf00      	nop
 8008428:	20000934 	.word	0x20000934

0800842c <_isatty_r>:
 800842c:	b538      	push	{r3, r4, r5, lr}
 800842e:	4d06      	ldr	r5, [pc, #24]	@ (8008448 <_isatty_r+0x1c>)
 8008430:	2300      	movs	r3, #0
 8008432:	4604      	mov	r4, r0
 8008434:	4608      	mov	r0, r1
 8008436:	602b      	str	r3, [r5, #0]
 8008438:	f7f8 fb71 	bl	8000b1e <_isatty>
 800843c:	1c43      	adds	r3, r0, #1
 800843e:	d102      	bne.n	8008446 <_isatty_r+0x1a>
 8008440:	682b      	ldr	r3, [r5, #0]
 8008442:	b103      	cbz	r3, 8008446 <_isatty_r+0x1a>
 8008444:	6023      	str	r3, [r4, #0]
 8008446:	bd38      	pop	{r3, r4, r5, pc}
 8008448:	20000934 	.word	0x20000934

0800844c <_init>:
 800844c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800844e:	bf00      	nop
 8008450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008452:	bc08      	pop	{r3}
 8008454:	469e      	mov	lr, r3
 8008456:	4770      	bx	lr

08008458 <_fini>:
 8008458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845a:	bf00      	nop
 800845c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800845e:	bc08      	pop	{r3}
 8008460:	469e      	mov	lr, r3
 8008462:	4770      	bx	lr
