// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/16/2019 08:29:15"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proc_1 (
	SW,
	KEY,
	LEDR);
input 	[9:0] SW;
input 	[1:0] KEY;
output 	[9:0] LEDR;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[1]~inputCLKENA0_outclk ;
wire \ex0|reg_0|Q[0]~feeder_combout ;
wire \SW[5]~input_o ;
wire \ex0|Tstep_Q[2]~0_combout ;
wire \KEY[0]~input_o ;
wire \SW[9]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \ex0|Mux26~0_combout ;
wire \ex0|Tstep_D[1]_318~combout ;
wire \ex0|Mux27~0_combout ;
wire \ex0|Tstep_D[0]_310~combout ;
wire \ex0|Decoder7~0_combout ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \ex0|Mux8~0_combout ;
wire \ex0|Mux16~0_combout ;
wire \ex0|Mux8~1_combout ;
wire \ex0|reg_2|Q[0]~feeder_combout ;
wire \ex0|Mux10~0_combout ;
wire \ex0|Mux10~1_combout ;
wire \SW[0]~input_o ;
wire \SW[6]~input_o ;
wire \ex0|Mux17~1_combout ;
wire \ex0|Mux17~0_combout ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \ex0|reg_IR|Q[1]~feeder_combout ;
wire \ex0|Mux17~3_combout ;
wire \ex0|Mux17~4_combout ;
wire \ex0|Equal2~1_combout ;
wire \ex0|Mux21~0_combout ;
wire \ex0|Mux11~0_combout ;
wire \ex0|Mux18~0_combout ;
wire \ex0|Mux24~0_combout ;
wire \ex0|Mux9~0_combout ;
wire \ex0|Mux18~1_combout ;
wire \ex0|Equal4~0_combout ;
wire \ex0|Mux17~2_combout ;
wire \ex0|Mux23~0_combout ;
wire \ex0|Mux21~1_combout ;
wire \ex0|Mux22~0_combout ;
wire \ex0|Equal2~0_combout ;
wire \ex0|Mux19~0_combout ;
wire \ex0|Mux20~0_combout ;
wire \ex0|Equal3~0_combout ;
wire \ex0|Mux19~1_combout ;
wire \ex0|BusWires[0]~6_combout ;
wire \ex0|Equal2~3_combout ;
wire \ex0|Equal2~2_combout ;
wire \ex0|BusWires[0]~7_combout ;
wire \ex0|Mux9~1_combout ;
wire \ex0|Equal5~0_combout ;
wire \ex0|Equal6~0_combout ;
wire \ex0|Equal10~1_combout ;
wire \ex0|BusWires[0]~4_combout ;
wire \ex0|BusWires[0]~3_combout ;
wire \ex0|Mux12~0_combout ;
wire \ex0|reg_3|Q[0]~feeder_combout ;
wire \ex0|Mux11~1_combout ;
wire \ex0|Mux13~0_combout ;
wire \ex0|Gout~0_combout ;
wire \ex0|Equal10~0_combout ;
wire \ex0|Equal9~0_combout ;
wire \ex0|BusWires[0]~0_combout ;
wire \ex0|Decoder4~0_combout ;
wire \ex0|Ain~0_combout ;
wire \ex0|Equal1~0_combout ;
wire \ex0|Add0~38_cout ;
wire \ex0|Add0~1_sumout ;
wire \ex0|Gin~0_combout ;
wire \ex0|Mux14~0_combout ;
wire \ex0|Mux15~0_combout ;
wire \ex0|BusWires[0]~1_combout ;
wire \ex0|BusWires[0]~2_combout ;
wire \ex0|BusWires[0]~5_combout ;
wire \ex0|BusWires[0]~8_combout ;
wire \ex0|reg_2|Q[1]~feeder_combout ;
wire \ex0|reg_0|Q[1]~feeder_combout ;
wire \ex0|Add0~2 ;
wire \ex0|Add0~5_sumout ;
wire \ex0|BusWires[1]~9_combout ;
wire \ex0|BusWires[1]~10_combout ;
wire \ex0|BusWires[1]~11_combout ;
wire \ex0|reg_3|Q[2]~feeder_combout ;
wire \ex0|reg_4|Q[2]~feeder_combout ;
wire \ex0|reg_A|Q[2]~feeder_combout ;
wire \ex0|Add0~6 ;
wire \ex0|Add0~9_sumout ;
wire \ex0|BusWires[2]~12_combout ;
wire \ex0|BusWires[2]~13_combout ;
wire \ex0|BusWires[2]~14_combout ;
wire \ex0|reg_0|Q[3]~feeder_combout ;
wire \ex0|reg_3|Q[3]~feeder_combout ;
wire \ex0|Add0~10 ;
wire \ex0|Add0~13_sumout ;
wire \ex0|BusWires[3]~15_combout ;
wire \ex0|BusWires[3]~16_combout ;
wire \ex0|reg_2|Q[3]~feeder_combout ;
wire \ex0|BusWires[3]~17_combout ;
wire \ex0|reg_6|Q[4]~feeder_combout ;
wire \ex0|Add0~14 ;
wire \ex0|Add0~17_sumout ;
wire \ex0|BusWires[4]~18_combout ;
wire \ex0|BusWires[4]~19_combout ;
wire \ex0|BusWires[4]~20_combout ;
wire \ex0|reg_4|Q[5]~feeder_combout ;
wire \ex0|Add0~18 ;
wire \ex0|Add0~21_sumout ;
wire \ex0|BusWires[5]~21_combout ;
wire \ex0|BusWires[5]~22_combout ;
wire \ex0|BusWires[5]~23_combout ;
wire \ex0|reg_0|Q[6]~feeder_combout ;
wire \ex0|reg_2|Q[6]~feeder_combout ;
wire \ex0|Add0~22 ;
wire \ex0|Add0~25_sumout ;
wire \ex0|BusWires[6]~24_combout ;
wire \ex0|BusWires[6]~25_combout ;
wire \ex0|BusWires[6]~26_combout ;
wire \ex0|reg_2|Q[7]~feeder_combout ;
wire \ex0|reg_0|Q[7]~feeder_combout ;
wire \ex0|reg_4|Q[7]~feeder_combout ;
wire \ex0|reg_3|Q[7]~feeder_combout ;
wire \ex0|Add0~26 ;
wire \ex0|Add0~29_sumout ;
wire \ex0|BusWires[7]~27_combout ;
wire \ex0|BusWires[7]~28_combout ;
wire \ex0|BusWires[7]~29_combout ;
wire \ex0|reg_0|Q[8]~feeder_combout ;
wire \ex0|reg_2|Q[8]~feeder_combout ;
wire \ex0|reg_3|Q[8]~feeder_combout ;
wire \ex0|Add0~30 ;
wire \ex0|Add0~33_sumout ;
wire \ex0|BusWires[8]~30_combout ;
wire \ex0|BusWires[8]~31_combout ;
wire \ex0|BusWires[8]~32_combout ;
wire [2:0] \ex0|Tstep_Q ;
wire [8:0] \ex0|reg_2|Q ;
wire [8:0] \ex0|reg_6|Q ;
wire [8:0] \ex0|reg_G|Q ;
wire [8:0] \ex0|reg_3|Q ;
wire [8:0] \ex0|reg_7|Q ;
wire [8:0] \ex0|reg_5|Q ;
wire [8:0] \ex0|reg_IR|Q ;
wire [8:0] \ex0|reg_4|Q ;
wire [8:0] \ex0|reg_0|Q ;
wire [8:0] \ex0|reg_1|Q ;
wire [8:0] \ex0|reg_A|Q ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\ex0|BusWires[0]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\ex0|BusWires[1]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\ex0|BusWires[2]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\ex0|BusWires[3]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\ex0|BusWires[4]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\ex0|BusWires[5]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\ex0|BusWires[6]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\ex0|BusWires[7]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\ex0|BusWires[8]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\ex0|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \KEY[1]~inputCLKENA0 (
	.inclk(\KEY[1]~input_o ),
	.ena(vcc),
	.outclk(\KEY[1]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[1]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[1]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[1]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[1]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[1]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N3
cyclonev_lcell_comb \ex0|reg_0|Q[0]~feeder (
// Equation(s):
// \ex0|reg_0|Q[0]~feeder_combout  = ( \ex0|BusWires[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_0|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_0|Q[0]~feeder .extended_lut = "off";
defparam \ex0|reg_0|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_0|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \ex0|Tstep_Q[2]~0 (
// Equation(s):
// \ex0|Tstep_Q[2]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Tstep_Q[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Tstep_Q[2]~0 .extended_lut = "off";
defparam \ex0|Tstep_Q[2]~0 .lut_mask = 64'h0000000000000000;
defparam \ex0|Tstep_Q[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N32
dffeas \ex0|Tstep_Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|Tstep_Q[2]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|Tstep_Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|Tstep_Q[2] .is_wysiwyg = "true";
defparam \ex0|Tstep_Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N56
dffeas \ex0|reg_IR|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \ex0|reg_IR|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \ex0|Mux26~0 (
// Equation(s):
// \ex0|Mux26~0_combout  = ( \ex0|reg_IR|Q [8] & ( !\ex0|Tstep_Q [1] $ (\ex0|Tstep_Q [0]) ) ) # ( !\ex0|reg_IR|Q [8] & ( (!\ex0|Tstep_Q [1] & ((!\ex0|Tstep_Q [0]) # (!\ex0|reg_IR|Q [7]))) # (\ex0|Tstep_Q [1] & (\ex0|Tstep_Q [0])) ) )

	.dataa(gnd),
	.datab(!\ex0|Tstep_Q [1]),
	.datac(!\ex0|Tstep_Q [0]),
	.datad(!\ex0|reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\ex0|reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux26~0 .extended_lut = "off";
defparam \ex0|Mux26~0 .lut_mask = 64'hCFC3CFC3C3C3C3C3;
defparam \ex0|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \ex0|Tstep_D[1]_318 (
// Equation(s):
// \ex0|Tstep_D[1]_318~combout  = ( \ex0|Mux26~0_combout  & ( (\ex0|Tstep_Q [2] & \ex0|Tstep_D[1]_318~combout ) ) ) # ( !\ex0|Mux26~0_combout  & ( (!\ex0|Tstep_Q [2]) # (\ex0|Tstep_D[1]_318~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|Tstep_Q [2]),
	.datad(!\ex0|Tstep_D[1]_318~combout ),
	.datae(gnd),
	.dataf(!\ex0|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Tstep_D[1]_318~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Tstep_D[1]_318 .extended_lut = "off";
defparam \ex0|Tstep_D[1]_318 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \ex0|Tstep_D[1]_318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N8
dffeas \ex0|Tstep_Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|Tstep_D[1]_318~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|Tstep_Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|Tstep_Q[1] .is_wysiwyg = "true";
defparam \ex0|Tstep_Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \ex0|Mux27~0 (
// Equation(s):
// \ex0|Mux27~0_combout  = ( \ex0|Tstep_Q [1] & ( !\ex0|Tstep_Q [0] ) ) # ( !\ex0|Tstep_Q [1] & ( !\ex0|Tstep_Q [0] & ( \SW[9]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\ex0|Tstep_Q [1]),
	.dataf(!\ex0|Tstep_Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux27~0 .extended_lut = "off";
defparam \ex0|Mux27~0 .lut_mask = 64'h0F0FFFFF00000000;
defparam \ex0|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N27
cyclonev_lcell_comb \ex0|Tstep_D[0]_310 (
// Equation(s):
// \ex0|Tstep_D[0]_310~combout  = ( \ex0|Mux27~0_combout  & ( (!\ex0|Tstep_Q [2]) # (\ex0|Tstep_D[0]_310~combout ) ) ) # ( !\ex0|Mux27~0_combout  & ( (\ex0|Tstep_Q [2] & \ex0|Tstep_D[0]_310~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|Tstep_Q [2]),
	.datad(!\ex0|Tstep_D[0]_310~combout ),
	.datae(gnd),
	.dataf(!\ex0|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Tstep_D[0]_310~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Tstep_D[0]_310 .extended_lut = "off";
defparam \ex0|Tstep_D[0]_310 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ex0|Tstep_D[0]_310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N26
dffeas \ex0|Tstep_Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|Tstep_D[0]_310~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|Tstep_Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|Tstep_Q[0] .is_wysiwyg = "true";
defparam \ex0|Tstep_Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \ex0|Decoder7~0 (
// Equation(s):
// \ex0|Decoder7~0_combout  = ( !\ex0|Tstep_Q [1] & ( (!\ex0|Tstep_Q [2] & !\ex0|Tstep_Q [0]) ) )

	.dataa(gnd),
	.datab(!\ex0|Tstep_Q [2]),
	.datac(!\ex0|Tstep_Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|Tstep_Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Decoder7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Decoder7~0 .extended_lut = "off";
defparam \ex0|Decoder7~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \ex0|Decoder7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N20
dffeas \ex0|reg_IR|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N56
dffeas \ex0|reg_IR|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N11
dffeas \ex0|reg_IR|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N51
cyclonev_lcell_comb \ex0|Mux8~0 (
// Equation(s):
// \ex0|Mux8~0_combout  = ( !\ex0|reg_IR|Q [4] & ( !\ex0|reg_IR|Q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ex0|reg_IR|Q [4]),
	.dataf(!\ex0|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux8~0 .extended_lut = "off";
defparam \ex0|Mux8~0 .lut_mask = 64'hFFFF000000000000;
defparam \ex0|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N3
cyclonev_lcell_comb \ex0|Mux16~0 (
// Equation(s):
// \ex0|Mux16~0_combout  = ( !\ex0|Tstep_Q [2] & ( (\ex0|Tstep_Q [0] & (!\ex0|reg_IR|Q [8] & (!\ex0|Tstep_Q [1] $ (\ex0|reg_IR|Q [7])))) ) )

	.dataa(!\ex0|Tstep_Q [0]),
	.datab(!\ex0|Tstep_Q [1]),
	.datac(!\ex0|reg_IR|Q [7]),
	.datad(!\ex0|reg_IR|Q [8]),
	.datae(gnd),
	.dataf(!\ex0|Tstep_Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux16~0 .extended_lut = "off";
defparam \ex0|Mux16~0 .lut_mask = 64'h4100410000000000;
defparam \ex0|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \ex0|Mux8~1 (
// Equation(s):
// \ex0|Mux8~1_combout  = ( \ex0|Mux8~0_combout  & ( \ex0|Mux16~0_combout  & ( !\ex0|reg_IR|Q [5] ) ) )

	.dataa(!\ex0|reg_IR|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ex0|Mux8~0_combout ),
	.dataf(!\ex0|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux8~1 .extended_lut = "off";
defparam \ex0|Mux8~1 .lut_mask = 64'h000000000000AAAA;
defparam \ex0|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N5
dffeas \ex0|reg_0|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_0|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N57
cyclonev_lcell_comb \ex0|reg_2|Q[0]~feeder (
// Equation(s):
// \ex0|reg_2|Q[0]~feeder_combout  = ( \ex0|BusWires[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_2|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_2|Q[0]~feeder .extended_lut = "off";
defparam \ex0|reg_2|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_2|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N15
cyclonev_lcell_comb \ex0|Mux10~0 (
// Equation(s):
// \ex0|Mux10~0_combout  = ( !\ex0|reg_IR|Q [3] & ( \ex0|reg_IR|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\ex0|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux10~0 .extended_lut = "off";
defparam \ex0|Mux10~0 .lut_mask = 64'h00FF00FF00000000;
defparam \ex0|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \ex0|Mux10~1 (
// Equation(s):
// \ex0|Mux10~1_combout  = (\ex0|Mux10~0_combout  & (!\ex0|reg_IR|Q [5] & \ex0|Mux16~0_combout ))

	.dataa(!\ex0|Mux10~0_combout ),
	.datab(gnd),
	.datac(!\ex0|reg_IR|Q [5]),
	.datad(!\ex0|Mux16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux10~1 .extended_lut = "off";
defparam \ex0|Mux10~1 .lut_mask = 64'h0050005000500050;
defparam \ex0|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N59
dffeas \ex0|reg_2|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_2|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N59
dffeas \ex0|reg_IR|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \ex0|reg_IR|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N57
cyclonev_lcell_comb \ex0|Mux17~1 (
// Equation(s):
// \ex0|Mux17~1_combout  = ( \ex0|reg_IR|Q [7] & ( !\ex0|reg_IR|Q [8] & ( (!\ex0|Tstep_Q [2] & (!\ex0|Tstep_Q [0] $ (!\ex0|Tstep_Q [1]))) ) ) ) # ( !\ex0|reg_IR|Q [7] & ( !\ex0|reg_IR|Q [8] & ( (\ex0|Tstep_Q [0] & (!\ex0|Tstep_Q [2] & (!\ex0|Tstep_Q [1] & 
// !\ex0|reg_IR|Q [6]))) ) ) )

	.dataa(!\ex0|Tstep_Q [0]),
	.datab(!\ex0|Tstep_Q [2]),
	.datac(!\ex0|Tstep_Q [1]),
	.datad(!\ex0|reg_IR|Q [6]),
	.datae(!\ex0|reg_IR|Q [7]),
	.dataf(!\ex0|reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux17~1 .extended_lut = "off";
defparam \ex0|Mux17~1 .lut_mask = 64'h4000484800000000;
defparam \ex0|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \ex0|Mux17~0 (
// Equation(s):
// \ex0|Mux17~0_combout  = ( \ex0|Tstep_Q [1] & ( (!\ex0|Tstep_Q [0] & (!\ex0|reg_IR|Q [8] & \ex0|reg_IR|Q [7])) ) ) # ( !\ex0|Tstep_Q [1] & ( (\ex0|Tstep_Q [0] & (!\ex0|reg_IR|Q [8] & (!\ex0|reg_IR|Q [6] & !\ex0|reg_IR|Q [7]))) ) )

	.dataa(!\ex0|Tstep_Q [0]),
	.datab(!\ex0|reg_IR|Q [8]),
	.datac(!\ex0|reg_IR|Q [6]),
	.datad(!\ex0|reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\ex0|Tstep_Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux17~0 .extended_lut = "off";
defparam \ex0|Mux17~0 .lut_mask = 64'h4000400000880088;
defparam \ex0|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N11
dffeas \ex0|reg_IR|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N48
cyclonev_lcell_comb \ex0|reg_IR|Q[1]~feeder (
// Equation(s):
// \ex0|reg_IR|Q[1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_IR|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_IR|Q[1]~feeder .extended_lut = "off";
defparam \ex0|reg_IR|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_IR|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N50
dffeas \ex0|reg_IR|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_IR|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N45
cyclonev_lcell_comb \ex0|Mux17~3 (
// Equation(s):
// \ex0|Mux17~3_combout  = (!\ex0|reg_IR|Q [2] & !\ex0|reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|reg_IR|Q [2]),
	.datad(!\ex0|reg_IR|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux17~3 .extended_lut = "off";
defparam \ex0|Mux17~3 .lut_mask = 64'hF000F000F000F000;
defparam \ex0|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N15
cyclonev_lcell_comb \ex0|Mux17~4 (
// Equation(s):
// \ex0|Mux17~4_combout  = ( \ex0|Mux17~3_combout  & ( \ex0|Mux8~0_combout  & ( (\ex0|Mux17~1_combout  & ((!\ex0|Mux17~0_combout  & ((!\ex0|reg_IR|Q [5]))) # (\ex0|Mux17~0_combout  & (!\ex0|reg_IR|Q [0])))) ) ) ) # ( !\ex0|Mux17~3_combout  & ( 
// \ex0|Mux8~0_combout  & ( (\ex0|Mux17~1_combout  & (!\ex0|reg_IR|Q [5] & !\ex0|Mux17~0_combout )) ) ) ) # ( \ex0|Mux17~3_combout  & ( !\ex0|Mux8~0_combout  & ( (!\ex0|reg_IR|Q [0] & (\ex0|Mux17~1_combout  & \ex0|Mux17~0_combout )) ) ) )

	.dataa(!\ex0|reg_IR|Q [0]),
	.datab(!\ex0|Mux17~1_combout ),
	.datac(!\ex0|reg_IR|Q [5]),
	.datad(!\ex0|Mux17~0_combout ),
	.datae(!\ex0|Mux17~3_combout ),
	.dataf(!\ex0|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux17~4 .extended_lut = "off";
defparam \ex0|Mux17~4 .lut_mask = 64'h0000002230003022;
defparam \ex0|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N33
cyclonev_lcell_comb \ex0|Equal2~1 (
// Equation(s):
// \ex0|Equal2~1_combout  = ( \ex0|reg_IR|Q [6] & ( !\ex0|Tstep_Q [2] & ( (!\ex0|reg_IR|Q [8] & (\ex0|Tstep_Q [0] & (!\ex0|reg_IR|Q [7] $ (\ex0|Tstep_Q [1])))) ) ) ) # ( !\ex0|reg_IR|Q [6] & ( !\ex0|Tstep_Q [2] & ( (\ex0|reg_IR|Q [7] & (!\ex0|reg_IR|Q [8] & 
// (\ex0|Tstep_Q [1] & \ex0|Tstep_Q [0]))) ) ) )

	.dataa(!\ex0|reg_IR|Q [7]),
	.datab(!\ex0|reg_IR|Q [8]),
	.datac(!\ex0|Tstep_Q [1]),
	.datad(!\ex0|Tstep_Q [0]),
	.datae(!\ex0|reg_IR|Q [6]),
	.dataf(!\ex0|Tstep_Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal2~1 .extended_lut = "off";
defparam \ex0|Equal2~1 .lut_mask = 64'h0004008400000000;
defparam \ex0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \ex0|Mux21~0 (
// Equation(s):
// \ex0|Mux21~0_combout  = ( \ex0|reg_IR|Q [7] & ( \ex0|reg_IR|Q [5] & ( (!\ex0|Tstep_Q [1]) # ((\ex0|Tstep_Q [0]) # (\ex0|reg_IR|Q [8])) ) ) ) # ( !\ex0|reg_IR|Q [7] & ( \ex0|reg_IR|Q [5] & ( (((!\ex0|Tstep_Q [0]) # (\ex0|reg_IR|Q [8])) # (\ex0|Tstep_Q 
// [1])) # (\ex0|reg_IR|Q [6]) ) ) )

	.dataa(!\ex0|reg_IR|Q [6]),
	.datab(!\ex0|Tstep_Q [1]),
	.datac(!\ex0|reg_IR|Q [8]),
	.datad(!\ex0|Tstep_Q [0]),
	.datae(!\ex0|reg_IR|Q [7]),
	.dataf(!\ex0|reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux21~0 .extended_lut = "off";
defparam \ex0|Mux21~0 .lut_mask = 64'h00000000FF7FCFFF;
defparam \ex0|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \ex0|Mux11~0 (
// Equation(s):
// \ex0|Mux11~0_combout  = ( \ex0|reg_IR|Q [4] & ( \ex0|reg_IR|Q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ex0|reg_IR|Q [4]),
	.dataf(!\ex0|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux11~0 .extended_lut = "off";
defparam \ex0|Mux11~0 .lut_mask = 64'h000000000000FFFF;
defparam \ex0|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \ex0|Mux18~0 (
// Equation(s):
// \ex0|Mux18~0_combout  = ( \ex0|reg_IR|Q [6] & ( \ex0|Tstep_Q [1] & ( (!\ex0|Tstep_Q [0] & (\ex0|reg_IR|Q [0] & (\ex0|reg_IR|Q [7] & !\ex0|reg_IR|Q [8]))) ) ) ) # ( !\ex0|reg_IR|Q [6] & ( \ex0|Tstep_Q [1] & ( (!\ex0|Tstep_Q [0] & (\ex0|reg_IR|Q [0] & 
// (\ex0|reg_IR|Q [7] & !\ex0|reg_IR|Q [8]))) ) ) ) # ( !\ex0|reg_IR|Q [6] & ( !\ex0|Tstep_Q [1] & ( (\ex0|Tstep_Q [0] & (\ex0|reg_IR|Q [0] & (!\ex0|reg_IR|Q [7] & !\ex0|reg_IR|Q [8]))) ) ) )

	.dataa(!\ex0|Tstep_Q [0]),
	.datab(!\ex0|reg_IR|Q [0]),
	.datac(!\ex0|reg_IR|Q [7]),
	.datad(!\ex0|reg_IR|Q [8]),
	.datae(!\ex0|reg_IR|Q [6]),
	.dataf(!\ex0|Tstep_Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux18~0 .extended_lut = "off";
defparam \ex0|Mux18~0 .lut_mask = 64'h1000000002000200;
defparam \ex0|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \ex0|Mux24~0 (
// Equation(s):
// \ex0|Mux24~0_combout  = ( \ex0|Mux11~0_combout  & ( \ex0|Mux18~0_combout  & ( (\ex0|Mux17~1_combout  & (((\ex0|reg_IR|Q [2] & \ex0|reg_IR|Q [1])) # (\ex0|Mux21~0_combout ))) ) ) ) # ( !\ex0|Mux11~0_combout  & ( \ex0|Mux18~0_combout  & ( (\ex0|reg_IR|Q [2] 
// & (\ex0|Mux17~1_combout  & \ex0|reg_IR|Q [1])) ) ) ) # ( \ex0|Mux11~0_combout  & ( !\ex0|Mux18~0_combout  & ( (\ex0|Mux21~0_combout  & \ex0|Mux17~1_combout ) ) ) )

	.dataa(!\ex0|reg_IR|Q [2]),
	.datab(!\ex0|Mux21~0_combout ),
	.datac(!\ex0|Mux17~1_combout ),
	.datad(!\ex0|reg_IR|Q [1]),
	.datae(!\ex0|Mux11~0_combout ),
	.dataf(!\ex0|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux24~0 .extended_lut = "off";
defparam \ex0|Mux24~0 .lut_mask = 64'h0000030300050307;
defparam \ex0|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \ex0|Mux9~0 (
// Equation(s):
// \ex0|Mux9~0_combout  = ( \ex0|reg_IR|Q [3] & ( !\ex0|reg_IR|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\ex0|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux9~0 .extended_lut = "off";
defparam \ex0|Mux9~0 .lut_mask = 64'h00000000FF00FF00;
defparam \ex0|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N3
cyclonev_lcell_comb \ex0|Mux18~1 (
// Equation(s):
// \ex0|Mux18~1_combout  = ( \ex0|reg_IR|Q [0] & ( \ex0|Mux17~1_combout  & ( (!\ex0|Mux17~0_combout  & (!\ex0|reg_IR|Q [5] & (\ex0|Mux9~0_combout ))) # (\ex0|Mux17~0_combout  & (((\ex0|Mux17~3_combout )))) ) ) ) # ( !\ex0|reg_IR|Q [0] & ( 
// \ex0|Mux17~1_combout  & ( (!\ex0|reg_IR|Q [5] & (!\ex0|Mux17~0_combout  & \ex0|Mux9~0_combout )) ) ) )

	.dataa(!\ex0|reg_IR|Q [5]),
	.datab(!\ex0|Mux17~0_combout ),
	.datac(!\ex0|Mux9~0_combout ),
	.datad(!\ex0|Mux17~3_combout ),
	.datae(!\ex0|reg_IR|Q [0]),
	.dataf(!\ex0|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux18~1 .extended_lut = "off";
defparam \ex0|Mux18~1 .lut_mask = 64'h000000000808083B;
defparam \ex0|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N33
cyclonev_lcell_comb \ex0|Equal4~0 (
// Equation(s):
// \ex0|Equal4~0_combout  = ( !\ex0|Mux18~1_combout  & ( (!\ex0|Mux17~4_combout  & (!\ex0|Equal2~1_combout  & !\ex0|Mux24~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ex0|Mux17~4_combout ),
	.datac(!\ex0|Equal2~1_combout ),
	.datad(!\ex0|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\ex0|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal4~0 .extended_lut = "off";
defparam \ex0|Equal4~0 .lut_mask = 64'hC000C00000000000;
defparam \ex0|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N21
cyclonev_lcell_comb \ex0|Mux17~2 (
// Equation(s):
// \ex0|Mux17~2_combout  = ( \ex0|reg_IR|Q [6] & ( \ex0|Tstep_Q [1] & ( (!\ex0|Tstep_Q [0] & (!\ex0|reg_IR|Q [8] & (!\ex0|reg_IR|Q [0] & \ex0|reg_IR|Q [7]))) ) ) ) # ( !\ex0|reg_IR|Q [6] & ( \ex0|Tstep_Q [1] & ( (!\ex0|Tstep_Q [0] & (!\ex0|reg_IR|Q [8] & 
// (!\ex0|reg_IR|Q [0] & \ex0|reg_IR|Q [7]))) ) ) ) # ( !\ex0|reg_IR|Q [6] & ( !\ex0|Tstep_Q [1] & ( (\ex0|Tstep_Q [0] & (!\ex0|reg_IR|Q [8] & (!\ex0|reg_IR|Q [0] & !\ex0|reg_IR|Q [7]))) ) ) )

	.dataa(!\ex0|Tstep_Q [0]),
	.datab(!\ex0|reg_IR|Q [8]),
	.datac(!\ex0|reg_IR|Q [0]),
	.datad(!\ex0|reg_IR|Q [7]),
	.datae(!\ex0|reg_IR|Q [6]),
	.dataf(!\ex0|Tstep_Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux17~2 .extended_lut = "off";
defparam \ex0|Mux17~2 .lut_mask = 64'h4000000000800080;
defparam \ex0|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N45
cyclonev_lcell_comb \ex0|Mux23~0 (
// Equation(s):
// \ex0|Mux23~0_combout  = ( \ex0|Mux10~0_combout  & ( \ex0|Mux17~2_combout  & ( (\ex0|Mux17~1_combout  & (((\ex0|reg_IR|Q [2] & \ex0|reg_IR|Q [1])) # (\ex0|Mux21~0_combout ))) ) ) ) # ( !\ex0|Mux10~0_combout  & ( \ex0|Mux17~2_combout  & ( (\ex0|reg_IR|Q [2] 
// & (\ex0|reg_IR|Q [1] & \ex0|Mux17~1_combout )) ) ) ) # ( \ex0|Mux10~0_combout  & ( !\ex0|Mux17~2_combout  & ( (\ex0|Mux21~0_combout  & \ex0|Mux17~1_combout ) ) ) )

	.dataa(!\ex0|reg_IR|Q [2]),
	.datab(!\ex0|Mux21~0_combout ),
	.datac(!\ex0|reg_IR|Q [1]),
	.datad(!\ex0|Mux17~1_combout ),
	.datae(!\ex0|Mux10~0_combout ),
	.dataf(!\ex0|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux23~0 .extended_lut = "off";
defparam \ex0|Mux23~0 .lut_mask = 64'h0000003300050037;
defparam \ex0|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N21
cyclonev_lcell_comb \ex0|Mux21~1 (
// Equation(s):
// \ex0|Mux21~1_combout  = ( \ex0|Mux17~2_combout  & ( \ex0|Mux8~0_combout  & ( (\ex0|Mux17~1_combout  & (((\ex0|reg_IR|Q [2] & !\ex0|reg_IR|Q [1])) # (\ex0|Mux21~0_combout ))) ) ) ) # ( !\ex0|Mux17~2_combout  & ( \ex0|Mux8~0_combout  & ( 
// (\ex0|Mux21~0_combout  & \ex0|Mux17~1_combout ) ) ) ) # ( \ex0|Mux17~2_combout  & ( !\ex0|Mux8~0_combout  & ( (\ex0|Mux17~1_combout  & (\ex0|reg_IR|Q [2] & !\ex0|reg_IR|Q [1])) ) ) )

	.dataa(!\ex0|Mux21~0_combout ),
	.datab(!\ex0|Mux17~1_combout ),
	.datac(!\ex0|reg_IR|Q [2]),
	.datad(!\ex0|reg_IR|Q [1]),
	.datae(!\ex0|Mux17~2_combout ),
	.dataf(!\ex0|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux21~1 .extended_lut = "off";
defparam \ex0|Mux21~1 .lut_mask = 64'h0000030011111311;
defparam \ex0|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \ex0|Mux22~0 (
// Equation(s):
// \ex0|Mux22~0_combout  = ( \ex0|Mux18~0_combout  & ( \ex0|Mux9~0_combout  & ( (\ex0|Mux17~1_combout  & (((!\ex0|reg_IR|Q [1] & \ex0|reg_IR|Q [2])) # (\ex0|Mux21~0_combout ))) ) ) ) # ( !\ex0|Mux18~0_combout  & ( \ex0|Mux9~0_combout  & ( 
// (\ex0|Mux21~0_combout  & \ex0|Mux17~1_combout ) ) ) ) # ( \ex0|Mux18~0_combout  & ( !\ex0|Mux9~0_combout  & ( (\ex0|Mux17~1_combout  & (!\ex0|reg_IR|Q [1] & \ex0|reg_IR|Q [2])) ) ) )

	.dataa(!\ex0|Mux21~0_combout ),
	.datab(!\ex0|Mux17~1_combout ),
	.datac(!\ex0|reg_IR|Q [1]),
	.datad(!\ex0|reg_IR|Q [2]),
	.datae(!\ex0|Mux18~0_combout ),
	.dataf(!\ex0|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux22~0 .extended_lut = "off";
defparam \ex0|Mux22~0 .lut_mask = 64'h0000003011111131;
defparam \ex0|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \ex0|Equal2~0 (
// Equation(s):
// \ex0|Equal2~0_combout  = ( !\ex0|Mux22~0_combout  & ( (!\ex0|Mux23~0_combout  & !\ex0|Mux21~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ex0|Mux23~0_combout ),
	.datac(!\ex0|Mux21~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal2~0 .extended_lut = "off";
defparam \ex0|Equal2~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \ex0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N21
cyclonev_lcell_comb \ex0|Mux19~0 (
// Equation(s):
// \ex0|Mux19~0_combout  = ( !\ex0|reg_IR|Q [2] & ( \ex0|reg_IR|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|reg_IR|Q [1]),
	.datae(gnd),
	.dataf(!\ex0|reg_IR|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux19~0 .extended_lut = "off";
defparam \ex0|Mux19~0 .lut_mask = 64'h00FF00FF00000000;
defparam \ex0|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N9
cyclonev_lcell_comb \ex0|Mux20~0 (
// Equation(s):
// \ex0|Mux20~0_combout  = ( \ex0|Mux17~1_combout  & ( \ex0|Mux19~0_combout  & ( (!\ex0|Mux17~0_combout  & (\ex0|Mux11~0_combout  & ((!\ex0|reg_IR|Q [5])))) # (\ex0|Mux17~0_combout  & (((\ex0|reg_IR|Q [0])))) ) ) ) # ( \ex0|Mux17~1_combout  & ( 
// !\ex0|Mux19~0_combout  & ( (!\ex0|Mux17~0_combout  & (\ex0|Mux11~0_combout  & !\ex0|reg_IR|Q [5])) ) ) )

	.dataa(!\ex0|Mux17~0_combout ),
	.datab(!\ex0|Mux11~0_combout ),
	.datac(!\ex0|reg_IR|Q [0]),
	.datad(!\ex0|reg_IR|Q [5]),
	.datae(!\ex0|Mux17~1_combout ),
	.dataf(!\ex0|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux20~0 .extended_lut = "off";
defparam \ex0|Mux20~0 .lut_mask = 64'h0000220000002705;
defparam \ex0|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \ex0|Equal3~0 (
// Equation(s):
// \ex0|Equal3~0_combout  = ( !\ex0|Mux24~0_combout  & ( (\ex0|Mux18~1_combout  & (!\ex0|Equal2~1_combout  & !\ex0|Mux17~4_combout )) ) )

	.dataa(!\ex0|Mux18~1_combout ),
	.datab(!\ex0|Equal2~1_combout ),
	.datac(!\ex0|Mux17~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal3~0 .extended_lut = "off";
defparam \ex0|Equal3~0 .lut_mask = 64'h4040404000000000;
defparam \ex0|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \ex0|Mux19~1 (
// Equation(s):
// \ex0|Mux19~1_combout  = ( \ex0|Mux19~0_combout  & ( \ex0|Mux10~0_combout  & ( (\ex0|Mux17~1_combout  & ((!\ex0|Mux17~0_combout  & ((!\ex0|reg_IR|Q [5]))) # (\ex0|Mux17~0_combout  & (!\ex0|reg_IR|Q [0])))) ) ) ) # ( !\ex0|Mux19~0_combout  & ( 
// \ex0|Mux10~0_combout  & ( (\ex0|Mux17~1_combout  & (!\ex0|Mux17~0_combout  & !\ex0|reg_IR|Q [5])) ) ) ) # ( \ex0|Mux19~0_combout  & ( !\ex0|Mux10~0_combout  & ( (!\ex0|reg_IR|Q [0] & (\ex0|Mux17~1_combout  & \ex0|Mux17~0_combout )) ) ) )

	.dataa(!\ex0|reg_IR|Q [0]),
	.datab(!\ex0|Mux17~1_combout ),
	.datac(!\ex0|Mux17~0_combout ),
	.datad(!\ex0|reg_IR|Q [5]),
	.datae(!\ex0|Mux19~0_combout ),
	.dataf(!\ex0|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux19~1 .extended_lut = "off";
defparam \ex0|Mux19~1 .lut_mask = 64'h0000020230003202;
defparam \ex0|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb \ex0|BusWires[0]~6 (
// Equation(s):
// \ex0|BusWires[0]~6_combout  = ( \ex0|Equal3~0_combout  & ( \ex0|Mux19~1_combout  & ( (\ex0|Equal4~0_combout  & (\ex0|Equal2~0_combout  & !\ex0|Mux20~0_combout )) ) ) ) # ( !\ex0|Equal3~0_combout  & ( \ex0|Mux19~1_combout  & ( (\ex0|Equal4~0_combout  & 
// (\ex0|Equal2~0_combout  & !\ex0|Mux20~0_combout )) ) ) ) # ( \ex0|Equal3~0_combout  & ( !\ex0|Mux19~1_combout  & ( (\ex0|Equal2~0_combout  & !\ex0|Mux20~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ex0|Equal4~0_combout ),
	.datac(!\ex0|Equal2~0_combout ),
	.datad(!\ex0|Mux20~0_combout ),
	.datae(!\ex0|Equal3~0_combout ),
	.dataf(!\ex0|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~6 .extended_lut = "off";
defparam \ex0|BusWires[0]~6 .lut_mask = 64'h00000F0003000300;
defparam \ex0|BusWires[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \ex0|Equal2~3 (
// Equation(s):
// \ex0|Equal2~3_combout  = ( !\ex0|Mux24~0_combout  & ( \ex0|Mux17~4_combout  ) )

	.dataa(!\ex0|Mux17~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal2~3 .extended_lut = "off";
defparam \ex0|Equal2~3 .lut_mask = 64'h5555555500000000;
defparam \ex0|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N39
cyclonev_lcell_comb \ex0|Equal2~2 (
// Equation(s):
// \ex0|Equal2~2_combout  = ( !\ex0|Equal2~1_combout  & ( (!\ex0|Mux20~0_combout  & (!\ex0|Mux19~1_combout  & !\ex0|Mux18~1_combout )) ) )

	.dataa(!\ex0|Mux20~0_combout ),
	.datab(!\ex0|Mux19~1_combout ),
	.datac(!\ex0|Mux18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal2~2 .extended_lut = "off";
defparam \ex0|Equal2~2 .lut_mask = 64'h8080808000000000;
defparam \ex0|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N45
cyclonev_lcell_comb \ex0|BusWires[0]~7 (
// Equation(s):
// \ex0|BusWires[0]~7_combout  = ( \ex0|Equal3~0_combout  & ( \ex0|Equal2~2_combout  & ( (\ex0|Equal2~0_combout  & (((!\ex0|Mux19~1_combout  & !\ex0|Mux20~0_combout )) # (\ex0|Equal2~3_combout ))) ) ) ) # ( !\ex0|Equal3~0_combout  & ( \ex0|Equal2~2_combout  
// & ( (\ex0|Equal2~3_combout  & \ex0|Equal2~0_combout ) ) ) ) # ( \ex0|Equal3~0_combout  & ( !\ex0|Equal2~2_combout  & ( (!\ex0|Mux19~1_combout  & (\ex0|Equal2~0_combout  & !\ex0|Mux20~0_combout )) ) ) )

	.dataa(!\ex0|Mux19~1_combout ),
	.datab(!\ex0|Equal2~3_combout ),
	.datac(!\ex0|Equal2~0_combout ),
	.datad(!\ex0|Mux20~0_combout ),
	.datae(!\ex0|Equal3~0_combout ),
	.dataf(!\ex0|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~7 .extended_lut = "off";
defparam \ex0|BusWires[0]~7 .lut_mask = 64'h00000A0003030B03;
defparam \ex0|BusWires[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \ex0|Mux9~1 (
// Equation(s):
// \ex0|Mux9~1_combout  = ( \ex0|Mux9~0_combout  & ( \ex0|Mux16~0_combout  & ( !\ex0|reg_IR|Q [5] ) ) )

	.dataa(!\ex0|reg_IR|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ex0|Mux9~0_combout ),
	.dataf(!\ex0|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux9~1 .extended_lut = "off";
defparam \ex0|Mux9~1 .lut_mask = 64'h000000000000AAAA;
defparam \ex0|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N44
dffeas \ex0|reg_1|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N57
cyclonev_lcell_comb \ex0|Equal5~0 (
// Equation(s):
// \ex0|Equal5~0_combout  = ( \ex0|Mux20~0_combout  & ( (!\ex0|Mux22~0_combout  & (!\ex0|Mux23~0_combout  & (!\ex0|Mux19~1_combout  & !\ex0|Mux21~1_combout ))) ) )

	.dataa(!\ex0|Mux22~0_combout ),
	.datab(!\ex0|Mux23~0_combout ),
	.datac(!\ex0|Mux19~1_combout ),
	.datad(!\ex0|Mux21~1_combout ),
	.datae(gnd),
	.dataf(!\ex0|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal5~0 .extended_lut = "off";
defparam \ex0|Equal5~0 .lut_mask = 64'h0000000080008000;
defparam \ex0|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N27
cyclonev_lcell_comb \ex0|Equal6~0 (
// Equation(s):
// \ex0|Equal6~0_combout  = ( !\ex0|Mux23~0_combout  & ( \ex0|Mux21~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|Mux21~1_combout ),
	.datae(gnd),
	.dataf(!\ex0|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal6~0 .extended_lut = "off";
defparam \ex0|Equal6~0 .lut_mask = 64'h00FF00FF00000000;
defparam \ex0|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \ex0|Equal10~1 (
// Equation(s):
// \ex0|Equal10~1_combout  = ( !\ex0|Mux17~4_combout  & ( !\ex0|Mux24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\ex0|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal10~1 .extended_lut = "off";
defparam \ex0|Equal10~1 .lut_mask = 64'hFF00FF0000000000;
defparam \ex0|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N6
cyclonev_lcell_comb \ex0|BusWires[0]~4 (
// Equation(s):
// \ex0|BusWires[0]~4_combout  = ( \ex0|Equal6~0_combout  & ( \ex0|Equal10~1_combout  & ( (!\ex0|Equal4~0_combout  & (((!\ex0|Mux22~0_combout  & \ex0|Equal2~2_combout )))) # (\ex0|Equal4~0_combout  & (((!\ex0|Mux22~0_combout  & \ex0|Equal2~2_combout )) # 
// (\ex0|Equal5~0_combout ))) ) ) ) # ( !\ex0|Equal6~0_combout  & ( \ex0|Equal10~1_combout  & ( (\ex0|Equal4~0_combout  & \ex0|Equal5~0_combout ) ) ) ) # ( \ex0|Equal6~0_combout  & ( !\ex0|Equal10~1_combout  & ( (\ex0|Equal4~0_combout  & 
// \ex0|Equal5~0_combout ) ) ) ) # ( !\ex0|Equal6~0_combout  & ( !\ex0|Equal10~1_combout  & ( (\ex0|Equal4~0_combout  & \ex0|Equal5~0_combout ) ) ) )

	.dataa(!\ex0|Equal4~0_combout ),
	.datab(!\ex0|Equal5~0_combout ),
	.datac(!\ex0|Mux22~0_combout ),
	.datad(!\ex0|Equal2~2_combout ),
	.datae(!\ex0|Equal6~0_combout ),
	.dataf(!\ex0|Equal10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~4 .extended_lut = "off";
defparam \ex0|BusWires[0]~4 .lut_mask = 64'h11111111111111F1;
defparam \ex0|BusWires[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \ex0|BusWires[0]~3 (
// Equation(s):
// \ex0|BusWires[0]~3_combout  = ( \ex0|Equal2~2_combout  & ( (!\ex0|Mux23~0_combout  & (\ex0|Equal10~1_combout  & (!\ex0|Mux22~0_combout  $ (!\ex0|Mux21~1_combout )))) ) )

	.dataa(!\ex0|Mux23~0_combout ),
	.datab(!\ex0|Equal10~1_combout ),
	.datac(!\ex0|Mux22~0_combout ),
	.datad(!\ex0|Mux21~1_combout ),
	.datae(gnd),
	.dataf(!\ex0|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~3 .extended_lut = "off";
defparam \ex0|BusWires[0]~3 .lut_mask = 64'h0000000002200220;
defparam \ex0|BusWires[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \ex0|Mux12~0 (
// Equation(s):
// \ex0|Mux12~0_combout  = ( \ex0|Mux8~0_combout  & ( (\ex0|reg_IR|Q [5] & \ex0|Mux16~0_combout ) ) )

	.dataa(!\ex0|reg_IR|Q [5]),
	.datab(!\ex0|Mux16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ex0|Mux8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux12~0 .extended_lut = "off";
defparam \ex0|Mux12~0 .lut_mask = 64'h0000111100001111;
defparam \ex0|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N32
dffeas \ex0|reg_4|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \ex0|reg_3|Q[0]~feeder (
// Equation(s):
// \ex0|reg_3|Q[0]~feeder_combout  = ( \ex0|BusWires[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_3|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_3|Q[0]~feeder .extended_lut = "off";
defparam \ex0|reg_3|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_3|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N15
cyclonev_lcell_comb \ex0|Mux11~1 (
// Equation(s):
// \ex0|Mux11~1_combout  = ( \ex0|Mux11~0_combout  & ( (!\ex0|reg_IR|Q [5] & \ex0|Mux16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ex0|reg_IR|Q [5]),
	.datac(gnd),
	.datad(!\ex0|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\ex0|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux11~1 .extended_lut = "off";
defparam \ex0|Mux11~1 .lut_mask = 64'h0000000000CC00CC;
defparam \ex0|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N37
dffeas \ex0|reg_3|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \ex0|Mux13~0 (
// Equation(s):
// \ex0|Mux13~0_combout  = ( \ex0|Mux9~0_combout  & ( (\ex0|reg_IR|Q [5] & \ex0|Mux16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ex0|reg_IR|Q [5]),
	.datac(!\ex0|Mux16~0_combout ),
	.datad(gnd),
	.datae(!\ex0|Mux9~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux13~0 .extended_lut = "off";
defparam \ex0|Mux13~0 .lut_mask = 64'h0000030300000303;
defparam \ex0|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N38
dffeas \ex0|reg_5|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \ex0|Gout~0 (
// Equation(s):
// \ex0|Gout~0_combout  = ( !\ex0|Tstep_Q [2] & ( (\ex0|reg_IR|Q [7] & (\ex0|Tstep_Q [0] & !\ex0|reg_IR|Q [8])) ) )

	.dataa(!\ex0|reg_IR|Q [7]),
	.datab(gnd),
	.datac(!\ex0|Tstep_Q [0]),
	.datad(!\ex0|reg_IR|Q [8]),
	.datae(gnd),
	.dataf(!\ex0|Tstep_Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Gout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Gout~0 .extended_lut = "off";
defparam \ex0|Gout~0 .lut_mask = 64'h0500050000000000;
defparam \ex0|Gout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \ex0|Equal10~0 (
// Equation(s):
// \ex0|Equal10~0_combout  = ( !\ex0|Mux24~0_combout  & ( (!\ex0|Mux17~4_combout  & (\ex0|Gout~0_combout  & (!\ex0|Mux18~1_combout  & \ex0|Tstep_Q [1]))) ) )

	.dataa(!\ex0|Mux17~4_combout ),
	.datab(!\ex0|Gout~0_combout ),
	.datac(!\ex0|Mux18~1_combout ),
	.datad(!\ex0|Tstep_Q [1]),
	.datae(gnd),
	.dataf(!\ex0|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal10~0 .extended_lut = "off";
defparam \ex0|Equal10~0 .lut_mask = 64'h0020002000000000;
defparam \ex0|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \ex0|Equal9~0 (
// Equation(s):
// \ex0|Equal9~0_combout  = ( !\ex0|Mux17~4_combout  & ( \ex0|Mux24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal9~0 .extended_lut = "off";
defparam \ex0|Equal9~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \ex0|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \ex0|BusWires[0]~0 (
// Equation(s):
// \ex0|BusWires[0]~0_combout  = ( \ex0|Equal9~0_combout  & ( \ex0|Mux20~0_combout  & ( (\ex0|Equal2~0_combout  & \ex0|Equal2~2_combout ) ) ) ) # ( \ex0|Equal9~0_combout  & ( !\ex0|Mux20~0_combout  & ( (\ex0|Equal2~0_combout  & (((\ex0|Equal10~0_combout  & 
// !\ex0|Mux19~1_combout )) # (\ex0|Equal2~2_combout ))) ) ) ) # ( !\ex0|Equal9~0_combout  & ( !\ex0|Mux20~0_combout  & ( (\ex0|Equal2~0_combout  & (\ex0|Equal10~0_combout  & !\ex0|Mux19~1_combout )) ) ) )

	.dataa(!\ex0|Equal2~0_combout ),
	.datab(!\ex0|Equal2~2_combout ),
	.datac(!\ex0|Equal10~0_combout ),
	.datad(!\ex0|Mux19~1_combout ),
	.datae(!\ex0|Equal9~0_combout ),
	.dataf(!\ex0|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~0 .extended_lut = "off";
defparam \ex0|BusWires[0]~0 .lut_mask = 64'h0500151100001111;
defparam \ex0|BusWires[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \ex0|Decoder4~0 (
// Equation(s):
// \ex0|Decoder4~0_combout  = ( \ex0|Tstep_Q [1] & ( (!\ex0|Tstep_Q [2] & !\ex0|Tstep_Q [0]) ) )

	.dataa(gnd),
	.datab(!\ex0|Tstep_Q [2]),
	.datac(!\ex0|Tstep_Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|Tstep_Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Decoder4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Decoder4~0 .extended_lut = "off";
defparam \ex0|Decoder4~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \ex0|Decoder4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N45
cyclonev_lcell_comb \ex0|Ain~0 (
// Equation(s):
// \ex0|Ain~0_combout  = ( !\ex0|reg_IR|Q [8] & ( \ex0|reg_IR|Q [7] & ( (!\ex0|Tstep_Q [2] & (!\ex0|Tstep_Q [1] & \ex0|Tstep_Q [0])) ) ) )

	.dataa(gnd),
	.datab(!\ex0|Tstep_Q [2]),
	.datac(!\ex0|Tstep_Q [1]),
	.datad(!\ex0|Tstep_Q [0]),
	.datae(!\ex0|reg_IR|Q [8]),
	.dataf(!\ex0|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Ain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Ain~0 .extended_lut = "off";
defparam \ex0|Ain~0 .lut_mask = 64'h0000000000C00000;
defparam \ex0|Ain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N2
dffeas \ex0|reg_A|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \ex0|Equal1~0 (
// Equation(s):
// \ex0|Equal1~0_combout  = ( !\ex0|reg_IR|Q [8] & ( \ex0|reg_IR|Q [6] & ( \ex0|reg_IR|Q [7] ) ) )

	.dataa(gnd),
	.datab(!\ex0|reg_IR|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ex0|reg_IR|Q [8]),
	.dataf(!\ex0|reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Equal1~0 .extended_lut = "off";
defparam \ex0|Equal1~0 .lut_mask = 64'h0000000033330000;
defparam \ex0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \ex0|Add0~38 (
// Equation(s):
// \ex0|Add0~38_cout  = CARRY(( (\ex0|Decoder4~0_combout  & \ex0|Equal1~0_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ex0|Decoder4~0_combout ),
	.datac(!\ex0|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ex0|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~38 .extended_lut = "off";
defparam \ex0|Add0~38 .lut_mask = 64'h0000000000000303;
defparam \ex0|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N3
cyclonev_lcell_comb \ex0|Add0~1 (
// Equation(s):
// \ex0|Add0~1_sumout  = SUM(( \ex0|reg_A|Q [0] ) + ( !\ex0|BusWires[0]~8_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|Add0~38_cout  ))
// \ex0|Add0~2  = CARRY(( \ex0|reg_A|Q [0] ) + ( !\ex0|BusWires[0]~8_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|Add0~38_cout  ))

	.dataa(!\ex0|Decoder4~0_combout ),
	.datab(gnd),
	.datac(!\ex0|BusWires[0]~8_combout ),
	.datad(!\ex0|reg_A|Q [0]),
	.datae(gnd),
	.dataf(!\ex0|Equal1~0_combout ),
	.datag(gnd),
	.cin(\ex0|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~1_sumout ),
	.cout(\ex0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~1 .extended_lut = "off";
defparam \ex0|Add0~1 .lut_mask = 64'h0000F0A5000000FF;
defparam \ex0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \ex0|Gin~0 (
// Equation(s):
// \ex0|Gin~0_combout  = ( \ex0|reg_IR|Q [7] & ( (!\ex0|Tstep_Q [2] & (\ex0|Tstep_Q [1] & (!\ex0|Tstep_Q [0] & !\ex0|reg_IR|Q [8]))) ) )

	.dataa(!\ex0|Tstep_Q [2]),
	.datab(!\ex0|Tstep_Q [1]),
	.datac(!\ex0|Tstep_Q [0]),
	.datad(!\ex0|reg_IR|Q [8]),
	.datae(gnd),
	.dataf(!\ex0|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Gin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Gin~0 .extended_lut = "off";
defparam \ex0|Gin~0 .lut_mask = 64'h0000000020002000;
defparam \ex0|Gin~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N5
dffeas \ex0|reg_G|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \ex0|Mux14~0 (
// Equation(s):
// \ex0|Mux14~0_combout  = (\ex0|reg_IR|Q [5] & (\ex0|Mux10~0_combout  & \ex0|Mux16~0_combout ))

	.dataa(gnd),
	.datab(!\ex0|reg_IR|Q [5]),
	.datac(!\ex0|Mux10~0_combout ),
	.datad(!\ex0|Mux16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux14~0 .extended_lut = "off";
defparam \ex0|Mux14~0 .lut_mask = 64'h0003000300030003;
defparam \ex0|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N59
dffeas \ex0|reg_6|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \ex0|Mux15~0 (
// Equation(s):
// \ex0|Mux15~0_combout  = ( \ex0|Mux16~0_combout  & ( (\ex0|Mux11~0_combout  & \ex0|reg_IR|Q [5]) ) )

	.dataa(!\ex0|Mux11~0_combout ),
	.datab(gnd),
	.datac(!\ex0|reg_IR|Q [5]),
	.datad(gnd),
	.datae(!\ex0|Mux16~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Mux15~0 .extended_lut = "off";
defparam \ex0|Mux15~0 .lut_mask = 64'h0000050500000505;
defparam \ex0|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N50
dffeas \ex0|reg_7|Q[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[0] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N48
cyclonev_lcell_comb \ex0|BusWires[0]~1 (
// Equation(s):
// \ex0|BusWires[0]~1_combout  = ( \ex0|Mux23~0_combout  & ( !\ex0|Mux22~0_combout  & ( (\ex0|Equal2~2_combout  & (!\ex0|Mux21~1_combout  & (!\ex0|Mux24~0_combout  & !\ex0|Mux17~4_combout ))) ) ) ) # ( !\ex0|Mux23~0_combout  & ( !\ex0|Mux22~0_combout  & ( 
// (\ex0|Equal2~2_combout  & (!\ex0|Mux21~1_combout  & (\ex0|Mux24~0_combout  & !\ex0|Mux17~4_combout ))) ) ) )

	.dataa(!\ex0|Equal2~2_combout ),
	.datab(!\ex0|Mux21~1_combout ),
	.datac(!\ex0|Mux24~0_combout ),
	.datad(!\ex0|Mux17~4_combout ),
	.datae(!\ex0|Mux23~0_combout ),
	.dataf(!\ex0|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~1 .extended_lut = "off";
defparam \ex0|BusWires[0]~1 .lut_mask = 64'h0400400000000000;
defparam \ex0|BusWires[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \ex0|BusWires[0]~2 (
// Equation(s):
// \ex0|BusWires[0]~2_combout  = ( \ex0|reg_7|Q [0] & ( \ex0|BusWires[0]~1_combout  & ( (\ex0|reg_6|Q [0]) # (\ex0|BusWires[0]~0_combout ) ) ) ) # ( !\ex0|reg_7|Q [0] & ( \ex0|BusWires[0]~1_combout  & ( (!\ex0|BusWires[0]~0_combout  & \ex0|reg_6|Q [0]) ) ) ) 
// # ( \ex0|reg_7|Q [0] & ( !\ex0|BusWires[0]~1_combout  & ( (!\ex0|BusWires[0]~0_combout  & (\SW[0]~input_o )) # (\ex0|BusWires[0]~0_combout  & ((\ex0|reg_G|Q [0]))) ) ) ) # ( !\ex0|reg_7|Q [0] & ( !\ex0|BusWires[0]~1_combout  & ( 
// (!\ex0|BusWires[0]~0_combout  & (\SW[0]~input_o )) # (\ex0|BusWires[0]~0_combout  & ((\ex0|reg_G|Q [0]))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ex0|BusWires[0]~0_combout ),
	.datac(!\ex0|reg_G|Q [0]),
	.datad(!\ex0|reg_6|Q [0]),
	.datae(!\ex0|reg_7|Q [0]),
	.dataf(!\ex0|BusWires[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~2 .extended_lut = "off";
defparam \ex0|BusWires[0]~2 .lut_mask = 64'h4747474700CC33FF;
defparam \ex0|BusWires[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \ex0|BusWires[0]~5 (
// Equation(s):
// \ex0|BusWires[0]~5_combout  = ( \ex0|reg_5|Q [0] & ( \ex0|BusWires[0]~2_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [0]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [0]))) ) ) ) # ( !\ex0|reg_5|Q [0] 
// & ( \ex0|BusWires[0]~2_combout  & ( (!\ex0|BusWires[0]~4_combout  & (!\ex0|BusWires[0]~3_combout )) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [0]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [0])))) ) ) ) # ( 
// \ex0|reg_5|Q [0] & ( !\ex0|BusWires[0]~2_combout  & ( (!\ex0|BusWires[0]~4_combout  & (\ex0|BusWires[0]~3_combout )) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [0]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q 
// [0])))) ) ) ) # ( !\ex0|reg_5|Q [0] & ( !\ex0|BusWires[0]~2_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [0]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [0])))) ) ) )

	.dataa(!\ex0|BusWires[0]~4_combout ),
	.datab(!\ex0|BusWires[0]~3_combout ),
	.datac(!\ex0|reg_4|Q [0]),
	.datad(!\ex0|reg_3|Q [0]),
	.datae(!\ex0|reg_5|Q [0]),
	.dataf(!\ex0|BusWires[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~5 .extended_lut = "off";
defparam \ex0|BusWires[0]~5 .lut_mask = 64'h0145236789CDABEF;
defparam \ex0|BusWires[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \ex0|BusWires[0]~8 (
// Equation(s):
// \ex0|BusWires[0]~8_combout  = ( \ex0|reg_1|Q [0] & ( \ex0|BusWires[0]~5_combout  & ( (!\ex0|BusWires[0]~6_combout  & (((!\ex0|BusWires[0]~7_combout )) # (\ex0|reg_0|Q [0]))) # (\ex0|BusWires[0]~6_combout  & (((\ex0|BusWires[0]~7_combout ) # (\ex0|reg_2|Q 
// [0])))) ) ) ) # ( !\ex0|reg_1|Q [0] & ( \ex0|BusWires[0]~5_combout  & ( (!\ex0|BusWires[0]~6_combout  & (((!\ex0|BusWires[0]~7_combout )) # (\ex0|reg_0|Q [0]))) # (\ex0|BusWires[0]~6_combout  & (((\ex0|reg_2|Q [0] & !\ex0|BusWires[0]~7_combout )))) ) ) ) 
// # ( \ex0|reg_1|Q [0] & ( !\ex0|BusWires[0]~5_combout  & ( (!\ex0|BusWires[0]~6_combout  & (\ex0|reg_0|Q [0] & ((\ex0|BusWires[0]~7_combout )))) # (\ex0|BusWires[0]~6_combout  & (((\ex0|BusWires[0]~7_combout ) # (\ex0|reg_2|Q [0])))) ) ) ) # ( 
// !\ex0|reg_1|Q [0] & ( !\ex0|BusWires[0]~5_combout  & ( (!\ex0|BusWires[0]~6_combout  & (\ex0|reg_0|Q [0] & ((\ex0|BusWires[0]~7_combout )))) # (\ex0|BusWires[0]~6_combout  & (((\ex0|reg_2|Q [0] & !\ex0|BusWires[0]~7_combout )))) ) ) )

	.dataa(!\ex0|reg_0|Q [0]),
	.datab(!\ex0|reg_2|Q [0]),
	.datac(!\ex0|BusWires[0]~6_combout ),
	.datad(!\ex0|BusWires[0]~7_combout ),
	.datae(!\ex0|reg_1|Q [0]),
	.dataf(!\ex0|BusWires[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[0]~8 .extended_lut = "off";
defparam \ex0|BusWires[0]~8 .lut_mask = 64'h0350035FF350F35F;
defparam \ex0|BusWires[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \ex0|reg_2|Q[1]~feeder (
// Equation(s):
// \ex0|reg_2|Q[1]~feeder_combout  = \ex0|BusWires[1]~11_combout 

	.dataa(gnd),
	.datab(!\ex0|BusWires[1]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_2|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_2|Q[1]~feeder .extended_lut = "off";
defparam \ex0|reg_2|Q[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \ex0|reg_2|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N28
dffeas \ex0|reg_2|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_2|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \ex0|reg_0|Q[1]~feeder (
// Equation(s):
// \ex0|reg_0|Q[1]~feeder_combout  = \ex0|BusWires[1]~11_combout 

	.dataa(gnd),
	.datab(!\ex0|BusWires[1]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_0|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_0|Q[1]~feeder .extended_lut = "off";
defparam \ex0|reg_0|Q[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \ex0|reg_0|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N55
dffeas \ex0|reg_0|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_0|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N32
dffeas \ex0|reg_1|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N40
dffeas \ex0|reg_4|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \ex0|reg_3|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N2
dffeas \ex0|reg_5|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N59
dffeas \ex0|reg_A|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \ex0|Add0~5 (
// Equation(s):
// \ex0|Add0~5_sumout  = SUM(( !\ex0|BusWires[1]~11_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [1] ) + ( \ex0|Add0~2  ))
// \ex0|Add0~6  = CARRY(( !\ex0|BusWires[1]~11_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [1] ) + ( \ex0|Add0~2  ))

	.dataa(!\ex0|Decoder4~0_combout ),
	.datab(!\ex0|reg_A|Q [1]),
	.datac(!\ex0|BusWires[1]~11_combout ),
	.datad(!\ex0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~5_sumout ),
	.cout(\ex0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~5 .extended_lut = "off";
defparam \ex0|Add0~5 .lut_mask = 64'h0000CCCC00000F5A;
defparam \ex0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N7
dffeas \ex0|reg_G|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N41
dffeas \ex0|reg_6|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N20
dffeas \ex0|reg_7|Q[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[1] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \ex0|BusWires[1]~9 (
// Equation(s):
// \ex0|BusWires[1]~9_combout  = ( \ex0|reg_7|Q [1] & ( \ex0|BusWires[0]~0_combout  & ( (\ex0|BusWires[0]~1_combout ) # (\ex0|reg_G|Q [1]) ) ) ) # ( !\ex0|reg_7|Q [1] & ( \ex0|BusWires[0]~0_combout  & ( (\ex0|reg_G|Q [1] & !\ex0|BusWires[0]~1_combout ) ) ) ) 
// # ( \ex0|reg_7|Q [1] & ( !\ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout  & (\SW[1]~input_o )) # (\ex0|BusWires[0]~1_combout  & ((\ex0|reg_6|Q [1]))) ) ) ) # ( !\ex0|reg_7|Q [1] & ( !\ex0|BusWires[0]~0_combout  & ( 
// (!\ex0|BusWires[0]~1_combout  & (\SW[1]~input_o )) # (\ex0|BusWires[0]~1_combout  & ((\ex0|reg_6|Q [1]))) ) ) )

	.dataa(!\ex0|reg_G|Q [1]),
	.datab(!\ex0|BusWires[0]~1_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\ex0|reg_6|Q [1]),
	.datae(!\ex0|reg_7|Q [1]),
	.dataf(!\ex0|BusWires[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[1]~9 .extended_lut = "off";
defparam \ex0|BusWires[1]~9 .lut_mask = 64'h0C3F0C3F44447777;
defparam \ex0|BusWires[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \ex0|BusWires[1]~10 (
// Equation(s):
// \ex0|BusWires[1]~10_combout  = ( \ex0|reg_5|Q [1] & ( \ex0|BusWires[1]~9_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [1]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [1]))) ) ) ) # ( !\ex0|reg_5|Q [1] 
// & ( \ex0|BusWires[1]~9_combout  & ( (!\ex0|BusWires[0]~3_combout  & (((!\ex0|BusWires[0]~4_combout ) # (\ex0|reg_3|Q [1])))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [1] & ((\ex0|BusWires[0]~4_combout )))) ) ) ) # ( \ex0|reg_5|Q [1] & ( 
// !\ex0|BusWires[1]~9_combout  & ( (!\ex0|BusWires[0]~3_combout  & (((\ex0|reg_3|Q [1] & \ex0|BusWires[0]~4_combout )))) # (\ex0|BusWires[0]~3_combout  & (((!\ex0|BusWires[0]~4_combout )) # (\ex0|reg_4|Q [1]))) ) ) ) # ( !\ex0|reg_5|Q [1] & ( 
// !\ex0|BusWires[1]~9_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [1]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [1])))) ) ) )

	.dataa(!\ex0|reg_4|Q [1]),
	.datab(!\ex0|BusWires[0]~3_combout ),
	.datac(!\ex0|reg_3|Q [1]),
	.datad(!\ex0|BusWires[0]~4_combout ),
	.datae(!\ex0|reg_5|Q [1]),
	.dataf(!\ex0|BusWires[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[1]~10 .extended_lut = "off";
defparam \ex0|BusWires[1]~10 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \ex0|BusWires[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \ex0|BusWires[1]~11 (
// Equation(s):
// \ex0|BusWires[1]~11_combout  = ( \ex0|reg_1|Q [1] & ( \ex0|BusWires[1]~10_combout  & ( (!\ex0|BusWires[0]~7_combout  & (((!\ex0|BusWires[0]~6_combout )) # (\ex0|reg_2|Q [1]))) # (\ex0|BusWires[0]~7_combout  & (((\ex0|BusWires[0]~6_combout ) # 
// (\ex0|reg_0|Q [1])))) ) ) ) # ( !\ex0|reg_1|Q [1] & ( \ex0|BusWires[1]~10_combout  & ( (!\ex0|BusWires[0]~7_combout  & (((!\ex0|BusWires[0]~6_combout )) # (\ex0|reg_2|Q [1]))) # (\ex0|BusWires[0]~7_combout  & (((\ex0|reg_0|Q [1] & 
// !\ex0|BusWires[0]~6_combout )))) ) ) ) # ( \ex0|reg_1|Q [1] & ( !\ex0|BusWires[1]~10_combout  & ( (!\ex0|BusWires[0]~7_combout  & (\ex0|reg_2|Q [1] & ((\ex0|BusWires[0]~6_combout )))) # (\ex0|BusWires[0]~7_combout  & (((\ex0|BusWires[0]~6_combout ) # 
// (\ex0|reg_0|Q [1])))) ) ) ) # ( !\ex0|reg_1|Q [1] & ( !\ex0|BusWires[1]~10_combout  & ( (!\ex0|BusWires[0]~7_combout  & (\ex0|reg_2|Q [1] & ((\ex0|BusWires[0]~6_combout )))) # (\ex0|BusWires[0]~7_combout  & (((\ex0|reg_0|Q [1] & 
// !\ex0|BusWires[0]~6_combout )))) ) ) )

	.dataa(!\ex0|reg_2|Q [1]),
	.datab(!\ex0|BusWires[0]~7_combout ),
	.datac(!\ex0|reg_0|Q [1]),
	.datad(!\ex0|BusWires[0]~6_combout ),
	.datae(!\ex0|reg_1|Q [1]),
	.dataf(!\ex0|BusWires[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[1]~11 .extended_lut = "off";
defparam \ex0|BusWires[1]~11 .lut_mask = 64'h03440377CF44CF77;
defparam \ex0|BusWires[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N4
dffeas \ex0|reg_0|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \ex0|reg_3|Q[2]~feeder (
// Equation(s):
// \ex0|reg_3|Q[2]~feeder_combout  = ( \ex0|BusWires[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_3|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_3|Q[2]~feeder .extended_lut = "off";
defparam \ex0|reg_3|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_3|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N26
dffeas \ex0|reg_3|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_3|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \ex0|reg_4|Q[2]~feeder (
// Equation(s):
// \ex0|reg_4|Q[2]~feeder_combout  = \ex0|BusWires[2]~14_combout 

	.dataa(gnd),
	.datab(!\ex0|BusWires[2]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_4|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_4|Q[2]~feeder .extended_lut = "off";
defparam \ex0|reg_4|Q[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \ex0|reg_4|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \ex0|reg_4|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_4|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \ex0|reg_5|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N35
dffeas \ex0|reg_6|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \ex0|reg_A|Q[2]~feeder (
// Equation(s):
// \ex0|reg_A|Q[2]~feeder_combout  = ( \ex0|BusWires[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_A|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_A|Q[2]~feeder .extended_lut = "off";
defparam \ex0|reg_A|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_A|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N4
dffeas \ex0|reg_A|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_A|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb \ex0|Add0~9 (
// Equation(s):
// \ex0|Add0~9_sumout  = SUM(( \ex0|reg_A|Q [2] ) + ( !\ex0|BusWires[2]~14_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|Add0~6  ))
// \ex0|Add0~10  = CARRY(( \ex0|reg_A|Q [2] ) + ( !\ex0|BusWires[2]~14_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|Add0~6  ))

	.dataa(!\ex0|Decoder4~0_combout ),
	.datab(gnd),
	.datac(!\ex0|BusWires[2]~14_combout ),
	.datad(!\ex0|reg_A|Q [2]),
	.datae(gnd),
	.dataf(!\ex0|Equal1~0_combout ),
	.datag(gnd),
	.cin(\ex0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~9_sumout ),
	.cout(\ex0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~9 .extended_lut = "off";
defparam \ex0|Add0~9 .lut_mask = 64'h0000F0A5000000FF;
defparam \ex0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N11
dffeas \ex0|reg_G|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N50
dffeas \ex0|reg_7|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \ex0|BusWires[2]~12 (
// Equation(s):
// \ex0|BusWires[2]~12_combout  = ( \ex0|reg_7|Q [2] & ( \ex0|BusWires[0]~0_combout  & ( (\ex0|reg_G|Q [2]) # (\ex0|BusWires[0]~1_combout ) ) ) ) # ( !\ex0|reg_7|Q [2] & ( \ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout  & \ex0|reg_G|Q [2]) ) ) 
// ) # ( \ex0|reg_7|Q [2] & ( !\ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout  & (\SW[2]~input_o )) # (\ex0|BusWires[0]~1_combout  & ((\ex0|reg_6|Q [2]))) ) ) ) # ( !\ex0|reg_7|Q [2] & ( !\ex0|BusWires[0]~0_combout  & ( 
// (!\ex0|BusWires[0]~1_combout  & (\SW[2]~input_o )) # (\ex0|BusWires[0]~1_combout  & ((\ex0|reg_6|Q [2]))) ) ) )

	.dataa(!\ex0|BusWires[0]~1_combout ),
	.datab(!\SW[2]~input_o ),
	.datac(!\ex0|reg_6|Q [2]),
	.datad(!\ex0|reg_G|Q [2]),
	.datae(!\ex0|reg_7|Q [2]),
	.dataf(!\ex0|BusWires[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[2]~12 .extended_lut = "off";
defparam \ex0|BusWires[2]~12 .lut_mask = 64'h2727272700AA55FF;
defparam \ex0|BusWires[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \ex0|BusWires[2]~13 (
// Equation(s):
// \ex0|BusWires[2]~13_combout  = ( \ex0|reg_5|Q [2] & ( \ex0|BusWires[2]~12_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [2])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [2])))) ) ) ) # ( !\ex0|reg_5|Q 
// [2] & ( \ex0|BusWires[2]~12_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((!\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [2])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [2]))))) ) ) 
// ) # ( \ex0|reg_5|Q [2] & ( !\ex0|BusWires[2]~12_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [2])) # (\ex0|BusWires[0]~3_combout  & 
// ((\ex0|reg_4|Q [2]))))) ) ) ) # ( !\ex0|reg_5|Q [2] & ( !\ex0|BusWires[2]~12_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [2])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [2]))))) ) ) )

	.dataa(!\ex0|BusWires[0]~4_combout ),
	.datab(!\ex0|reg_3|Q [2]),
	.datac(!\ex0|BusWires[0]~3_combout ),
	.datad(!\ex0|reg_4|Q [2]),
	.datae(!\ex0|reg_5|Q [2]),
	.dataf(!\ex0|BusWires[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[2]~13 .extended_lut = "off";
defparam \ex0|BusWires[2]~13 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ex0|BusWires[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N43
dffeas \ex0|reg_2|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N14
dffeas \ex0|reg_1|Q[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[2] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \ex0|BusWires[2]~14 (
// Equation(s):
// \ex0|BusWires[2]~14_combout  = ( \ex0|reg_1|Q [2] & ( \ex0|BusWires[0]~7_combout  & ( (\ex0|BusWires[0]~6_combout ) # (\ex0|reg_0|Q [2]) ) ) ) # ( !\ex0|reg_1|Q [2] & ( \ex0|BusWires[0]~7_combout  & ( (\ex0|reg_0|Q [2] & !\ex0|BusWires[0]~6_combout ) ) ) 
// ) # ( \ex0|reg_1|Q [2] & ( !\ex0|BusWires[0]~7_combout  & ( (!\ex0|BusWires[0]~6_combout  & (\ex0|BusWires[2]~13_combout )) # (\ex0|BusWires[0]~6_combout  & ((\ex0|reg_2|Q [2]))) ) ) ) # ( !\ex0|reg_1|Q [2] & ( !\ex0|BusWires[0]~7_combout  & ( 
// (!\ex0|BusWires[0]~6_combout  & (\ex0|BusWires[2]~13_combout )) # (\ex0|BusWires[0]~6_combout  & ((\ex0|reg_2|Q [2]))) ) ) )

	.dataa(!\ex0|reg_0|Q [2]),
	.datab(!\ex0|BusWires[2]~13_combout ),
	.datac(!\ex0|reg_2|Q [2]),
	.datad(!\ex0|BusWires[0]~6_combout ),
	.datae(!\ex0|reg_1|Q [2]),
	.dataf(!\ex0|BusWires[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[2]~14 .extended_lut = "off";
defparam \ex0|BusWires[2]~14 .lut_mask = 64'h330F330F550055FF;
defparam \ex0|BusWires[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \ex0|reg_0|Q[3]~feeder (
// Equation(s):
// \ex0|reg_0|Q[3]~feeder_combout  = ( \ex0|BusWires[3]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[3]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_0|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_0|Q[3]~feeder .extended_lut = "off";
defparam \ex0|reg_0|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_0|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N8
dffeas \ex0|reg_0|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_0|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \ex0|reg_3|Q[3]~feeder (
// Equation(s):
// \ex0|reg_3|Q[3]~feeder_combout  = ( \ex0|BusWires[3]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[3]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_3|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_3|Q[3]~feeder .extended_lut = "off";
defparam \ex0|reg_3|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_3|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N49
dffeas \ex0|reg_3|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_3|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N16
dffeas \ex0|reg_4|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[3]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N32
dffeas \ex0|reg_5|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[3]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N29
dffeas \ex0|reg_7|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[3]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N56
dffeas \ex0|reg_A|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[3]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \ex0|Add0~13 (
// Equation(s):
// \ex0|Add0~13_sumout  = SUM(( \ex0|reg_A|Q [3] ) + ( !\ex0|BusWires[3]~17_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|Add0~10  ))
// \ex0|Add0~14  = CARRY(( \ex0|reg_A|Q [3] ) + ( !\ex0|BusWires[3]~17_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|Add0~10  ))

	.dataa(gnd),
	.datab(!\ex0|Decoder4~0_combout ),
	.datac(!\ex0|BusWires[3]~17_combout ),
	.datad(!\ex0|reg_A|Q [3]),
	.datae(gnd),
	.dataf(!\ex0|Equal1~0_combout ),
	.datag(gnd),
	.cin(\ex0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~13_sumout ),
	.cout(\ex0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~13 .extended_lut = "off";
defparam \ex0|Add0~13 .lut_mask = 64'h0000F0C3000000FF;
defparam \ex0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N13
dffeas \ex0|reg_G|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N32
dffeas \ex0|reg_6|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[3]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \ex0|BusWires[3]~15 (
// Equation(s):
// \ex0|BusWires[3]~15_combout  = ( \SW[3]~input_o  & ( \ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout  & ((\ex0|reg_G|Q [3]))) # (\ex0|BusWires[0]~1_combout  & (\ex0|reg_7|Q [3])) ) ) ) # ( !\SW[3]~input_o  & ( \ex0|BusWires[0]~0_combout  & ( 
// (!\ex0|BusWires[0]~1_combout  & ((\ex0|reg_G|Q [3]))) # (\ex0|BusWires[0]~1_combout  & (\ex0|reg_7|Q [3])) ) ) ) # ( \SW[3]~input_o  & ( !\ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout ) # (\ex0|reg_6|Q [3]) ) ) ) # ( !\SW[3]~input_o  & ( 
// !\ex0|BusWires[0]~0_combout  & ( (\ex0|BusWires[0]~1_combout  & \ex0|reg_6|Q [3]) ) ) )

	.dataa(!\ex0|reg_7|Q [3]),
	.datab(!\ex0|BusWires[0]~1_combout ),
	.datac(!\ex0|reg_G|Q [3]),
	.datad(!\ex0|reg_6|Q [3]),
	.datae(!\SW[3]~input_o ),
	.dataf(!\ex0|BusWires[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[3]~15 .extended_lut = "off";
defparam \ex0|BusWires[3]~15 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \ex0|BusWires[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \ex0|BusWires[3]~16 (
// Equation(s):
// \ex0|BusWires[3]~16_combout  = ( \ex0|reg_5|Q [3] & ( \ex0|BusWires[3]~15_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [3])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [3])))) ) ) ) # ( !\ex0|reg_5|Q 
// [3] & ( \ex0|BusWires[3]~15_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((!\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [3])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [3]))))) ) ) 
// ) # ( \ex0|reg_5|Q [3] & ( !\ex0|BusWires[3]~15_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [3])) # (\ex0|BusWires[0]~3_combout  & 
// ((\ex0|reg_4|Q [3]))))) ) ) ) # ( !\ex0|reg_5|Q [3] & ( !\ex0|BusWires[3]~15_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [3])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [3]))))) ) ) )

	.dataa(!\ex0|reg_3|Q [3]),
	.datab(!\ex0|BusWires[0]~4_combout ),
	.datac(!\ex0|reg_4|Q [3]),
	.datad(!\ex0|BusWires[0]~3_combout ),
	.datae(!\ex0|reg_5|Q [3]),
	.dataf(!\ex0|BusWires[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[3]~16 .extended_lut = "off";
defparam \ex0|BusWires[3]~16 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ex0|BusWires[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \ex0|reg_2|Q[3]~feeder (
// Equation(s):
// \ex0|reg_2|Q[3]~feeder_combout  = ( \ex0|BusWires[3]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[3]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_2|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_2|Q[3]~feeder .extended_lut = "off";
defparam \ex0|reg_2|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_2|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N4
dffeas \ex0|reg_2|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_2|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N38
dffeas \ex0|reg_1|Q[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[3] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \ex0|BusWires[3]~17 (
// Equation(s):
// \ex0|BusWires[3]~17_combout  = ( \ex0|reg_1|Q [3] & ( \ex0|BusWires[0]~7_combout  & ( (\ex0|BusWires[0]~6_combout ) # (\ex0|reg_0|Q [3]) ) ) ) # ( !\ex0|reg_1|Q [3] & ( \ex0|BusWires[0]~7_combout  & ( (\ex0|reg_0|Q [3] & !\ex0|BusWires[0]~6_combout ) ) ) 
// ) # ( \ex0|reg_1|Q [3] & ( !\ex0|BusWires[0]~7_combout  & ( (!\ex0|BusWires[0]~6_combout  & (\ex0|BusWires[3]~16_combout )) # (\ex0|BusWires[0]~6_combout  & ((\ex0|reg_2|Q [3]))) ) ) ) # ( !\ex0|reg_1|Q [3] & ( !\ex0|BusWires[0]~7_combout  & ( 
// (!\ex0|BusWires[0]~6_combout  & (\ex0|BusWires[3]~16_combout )) # (\ex0|BusWires[0]~6_combout  & ((\ex0|reg_2|Q [3]))) ) ) )

	.dataa(!\ex0|reg_0|Q [3]),
	.datab(!\ex0|BusWires[3]~16_combout ),
	.datac(!\ex0|reg_2|Q [3]),
	.datad(!\ex0|BusWires[0]~6_combout ),
	.datae(!\ex0|reg_1|Q [3]),
	.dataf(!\ex0|BusWires[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[3]~17 .extended_lut = "off";
defparam \ex0|BusWires[3]~17 .lut_mask = 64'h330F330F550055FF;
defparam \ex0|BusWires[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N31
dffeas \ex0|reg_0|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N49
dffeas \ex0|reg_2|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N25
dffeas \ex0|reg_3|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N52
dffeas \ex0|reg_4|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N8
dffeas \ex0|reg_5|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N21
cyclonev_lcell_comb \ex0|reg_6|Q[4]~feeder (
// Equation(s):
// \ex0|reg_6|Q[4]~feeder_combout  = ( \ex0|BusWires[4]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_6|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_6|Q[4]~feeder .extended_lut = "off";
defparam \ex0|reg_6|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_6|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N23
dffeas \ex0|reg_6|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_6|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N46
dffeas \ex0|reg_A|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \ex0|Add0~17 (
// Equation(s):
// \ex0|Add0~17_sumout  = SUM(( !\ex0|BusWires[4]~20_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [4] ) + ( \ex0|Add0~14  ))
// \ex0|Add0~18  = CARRY(( !\ex0|BusWires[4]~20_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [4] ) + ( \ex0|Add0~14  ))

	.dataa(!\ex0|reg_A|Q [4]),
	.datab(!\ex0|Decoder4~0_combout ),
	.datac(!\ex0|BusWires[4]~20_combout ),
	.datad(!\ex0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~17_sumout ),
	.cout(\ex0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~17 .extended_lut = "off";
defparam \ex0|Add0~17 .lut_mask = 64'h0000AAAA00000F3C;
defparam \ex0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N16
dffeas \ex0|reg_G|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \ex0|reg_7|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \ex0|BusWires[4]~18 (
// Equation(s):
// \ex0|BusWires[4]~18_combout  = ( \ex0|reg_7|Q [4] & ( \SW[4]~input_o  & ( (!\ex0|BusWires[0]~1_combout  & ((!\ex0|BusWires[0]~0_combout ) # ((\ex0|reg_G|Q [4])))) # (\ex0|BusWires[0]~1_combout  & (((\ex0|reg_6|Q [4])) # (\ex0|BusWires[0]~0_combout ))) ) ) 
// ) # ( !\ex0|reg_7|Q [4] & ( \SW[4]~input_o  & ( (!\ex0|BusWires[0]~1_combout  & ((!\ex0|BusWires[0]~0_combout ) # ((\ex0|reg_G|Q [4])))) # (\ex0|BusWires[0]~1_combout  & (!\ex0|BusWires[0]~0_combout  & (\ex0|reg_6|Q [4]))) ) ) ) # ( \ex0|reg_7|Q [4] & ( 
// !\SW[4]~input_o  & ( (!\ex0|BusWires[0]~1_combout  & (\ex0|BusWires[0]~0_combout  & ((\ex0|reg_G|Q [4])))) # (\ex0|BusWires[0]~1_combout  & (((\ex0|reg_6|Q [4])) # (\ex0|BusWires[0]~0_combout ))) ) ) ) # ( !\ex0|reg_7|Q [4] & ( !\SW[4]~input_o  & ( 
// (!\ex0|BusWires[0]~1_combout  & (\ex0|BusWires[0]~0_combout  & ((\ex0|reg_G|Q [4])))) # (\ex0|BusWires[0]~1_combout  & (!\ex0|BusWires[0]~0_combout  & (\ex0|reg_6|Q [4]))) ) ) )

	.dataa(!\ex0|BusWires[0]~1_combout ),
	.datab(!\ex0|BusWires[0]~0_combout ),
	.datac(!\ex0|reg_6|Q [4]),
	.datad(!\ex0|reg_G|Q [4]),
	.datae(!\ex0|reg_7|Q [4]),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[4]~18 .extended_lut = "off";
defparam \ex0|BusWires[4]~18 .lut_mask = 64'h042615378CAE9DBF;
defparam \ex0|BusWires[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \ex0|BusWires[4]~19 (
// Equation(s):
// \ex0|BusWires[4]~19_combout  = ( \ex0|reg_5|Q [4] & ( \ex0|BusWires[4]~18_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [4])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [4])))) ) ) ) # ( !\ex0|reg_5|Q 
// [4] & ( \ex0|BusWires[4]~18_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((!\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [4])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [4]))))) ) ) 
// ) # ( \ex0|reg_5|Q [4] & ( !\ex0|BusWires[4]~18_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [4])) # (\ex0|BusWires[0]~3_combout  & 
// ((\ex0|reg_4|Q [4]))))) ) ) ) # ( !\ex0|reg_5|Q [4] & ( !\ex0|BusWires[4]~18_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [4])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [4]))))) ) ) )

	.dataa(!\ex0|BusWires[0]~4_combout ),
	.datab(!\ex0|reg_3|Q [4]),
	.datac(!\ex0|BusWires[0]~3_combout ),
	.datad(!\ex0|reg_4|Q [4]),
	.datae(!\ex0|reg_5|Q [4]),
	.dataf(!\ex0|BusWires[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[4]~19 .extended_lut = "off";
defparam \ex0|BusWires[4]~19 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ex0|BusWires[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N8
dffeas \ex0|reg_1|Q[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[4] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \ex0|BusWires[4]~20 (
// Equation(s):
// \ex0|BusWires[4]~20_combout  = ( \ex0|reg_1|Q [4] & ( \ex0|BusWires[0]~6_combout  & ( (\ex0|BusWires[0]~7_combout ) # (\ex0|reg_2|Q [4]) ) ) ) # ( !\ex0|reg_1|Q [4] & ( \ex0|BusWires[0]~6_combout  & ( (\ex0|reg_2|Q [4] & !\ex0|BusWires[0]~7_combout ) ) ) 
// ) # ( \ex0|reg_1|Q [4] & ( !\ex0|BusWires[0]~6_combout  & ( (!\ex0|BusWires[0]~7_combout  & ((\ex0|BusWires[4]~19_combout ))) # (\ex0|BusWires[0]~7_combout  & (\ex0|reg_0|Q [4])) ) ) ) # ( !\ex0|reg_1|Q [4] & ( !\ex0|BusWires[0]~6_combout  & ( 
// (!\ex0|BusWires[0]~7_combout  & ((\ex0|BusWires[4]~19_combout ))) # (\ex0|BusWires[0]~7_combout  & (\ex0|reg_0|Q [4])) ) ) )

	.dataa(!\ex0|reg_0|Q [4]),
	.datab(!\ex0|reg_2|Q [4]),
	.datac(!\ex0|BusWires[4]~19_combout ),
	.datad(!\ex0|BusWires[0]~7_combout ),
	.datae(!\ex0|reg_1|Q [4]),
	.dataf(!\ex0|BusWires[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[4]~20 .extended_lut = "off";
defparam \ex0|BusWires[4]~20 .lut_mask = 64'h0F550F55330033FF;
defparam \ex0|BusWires[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \ex0|reg_2|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N52
dffeas \ex0|reg_3|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \ex0|reg_4|Q[5]~feeder (
// Equation(s):
// \ex0|reg_4|Q[5]~feeder_combout  = \ex0|BusWires[5]~23_combout 

	.dataa(gnd),
	.datab(!\ex0|BusWires[5]~23_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_4|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_4|Q[5]~feeder .extended_lut = "off";
defparam \ex0|reg_4|Q[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \ex0|reg_4|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N2
dffeas \ex0|reg_4|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_4|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N44
dffeas \ex0|reg_5|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \ex0|reg_A|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \ex0|Add0~21 (
// Equation(s):
// \ex0|Add0~21_sumout  = SUM(( \ex0|reg_A|Q [5] ) + ( !\ex0|BusWires[5]~23_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|Add0~18  ))
// \ex0|Add0~22  = CARRY(( \ex0|reg_A|Q [5] ) + ( !\ex0|BusWires[5]~23_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|Add0~18  ))

	.dataa(!\ex0|Decoder4~0_combout ),
	.datab(gnd),
	.datac(!\ex0|BusWires[5]~23_combout ),
	.datad(!\ex0|reg_A|Q [5]),
	.datae(gnd),
	.dataf(!\ex0|Equal1~0_combout ),
	.datag(gnd),
	.cin(\ex0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~21_sumout ),
	.cout(\ex0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~21 .extended_lut = "off";
defparam \ex0|Add0~21 .lut_mask = 64'h0000F0A5000000FF;
defparam \ex0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N20
dffeas \ex0|reg_G|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N40
dffeas \ex0|reg_7|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N38
dffeas \ex0|reg_6|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \ex0|BusWires[5]~21 (
// Equation(s):
// \ex0|BusWires[5]~21_combout  = ( \ex0|reg_6|Q [5] & ( \ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout  & (\ex0|reg_G|Q [5])) # (\ex0|BusWires[0]~1_combout  & ((\ex0|reg_7|Q [5]))) ) ) ) # ( !\ex0|reg_6|Q [5] & ( \ex0|BusWires[0]~0_combout  & 
// ( (!\ex0|BusWires[0]~1_combout  & (\ex0|reg_G|Q [5])) # (\ex0|BusWires[0]~1_combout  & ((\ex0|reg_7|Q [5]))) ) ) ) # ( \ex0|reg_6|Q [5] & ( !\ex0|BusWires[0]~0_combout  & ( (\SW[5]~input_o ) # (\ex0|BusWires[0]~1_combout ) ) ) ) # ( !\ex0|reg_6|Q [5] & ( 
// !\ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout  & \SW[5]~input_o ) ) ) )

	.dataa(!\ex0|BusWires[0]~1_combout ),
	.datab(!\ex0|reg_G|Q [5]),
	.datac(!\SW[5]~input_o ),
	.datad(!\ex0|reg_7|Q [5]),
	.datae(!\ex0|reg_6|Q [5]),
	.dataf(!\ex0|BusWires[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[5]~21 .extended_lut = "off";
defparam \ex0|BusWires[5]~21 .lut_mask = 64'h0A0A5F5F22772277;
defparam \ex0|BusWires[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \ex0|BusWires[5]~22 (
// Equation(s):
// \ex0|BusWires[5]~22_combout  = ( \ex0|reg_5|Q [5] & ( \ex0|BusWires[5]~21_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [5])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [5])))) ) ) ) # ( !\ex0|reg_5|Q 
// [5] & ( \ex0|BusWires[5]~21_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((!\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [5])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [5]))))) ) ) 
// ) # ( \ex0|reg_5|Q [5] & ( !\ex0|BusWires[5]~21_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [5])) # (\ex0|BusWires[0]~3_combout  & 
// ((\ex0|reg_4|Q [5]))))) ) ) ) # ( !\ex0|reg_5|Q [5] & ( !\ex0|BusWires[5]~21_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [5])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [5]))))) ) ) )

	.dataa(!\ex0|reg_3|Q [5]),
	.datab(!\ex0|BusWires[0]~4_combout ),
	.datac(!\ex0|reg_4|Q [5]),
	.datad(!\ex0|BusWires[0]~3_combout ),
	.datae(!\ex0|reg_5|Q [5]),
	.dataf(!\ex0|BusWires[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[5]~22 .extended_lut = "off";
defparam \ex0|BusWires[5]~22 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ex0|BusWires[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N22
dffeas \ex0|reg_0|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N50
dffeas \ex0|reg_1|Q[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[5] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \ex0|BusWires[5]~23 (
// Equation(s):
// \ex0|BusWires[5]~23_combout  = ( \ex0|reg_1|Q [5] & ( \ex0|BusWires[0]~7_combout  & ( (\ex0|BusWires[0]~6_combout ) # (\ex0|reg_0|Q [5]) ) ) ) # ( !\ex0|reg_1|Q [5] & ( \ex0|BusWires[0]~7_combout  & ( (\ex0|reg_0|Q [5] & !\ex0|BusWires[0]~6_combout ) ) ) 
// ) # ( \ex0|reg_1|Q [5] & ( !\ex0|BusWires[0]~7_combout  & ( (!\ex0|BusWires[0]~6_combout  & ((\ex0|BusWires[5]~22_combout ))) # (\ex0|BusWires[0]~6_combout  & (\ex0|reg_2|Q [5])) ) ) ) # ( !\ex0|reg_1|Q [5] & ( !\ex0|BusWires[0]~7_combout  & ( 
// (!\ex0|BusWires[0]~6_combout  & ((\ex0|BusWires[5]~22_combout ))) # (\ex0|BusWires[0]~6_combout  & (\ex0|reg_2|Q [5])) ) ) )

	.dataa(!\ex0|reg_2|Q [5]),
	.datab(!\ex0|BusWires[5]~22_combout ),
	.datac(!\ex0|reg_0|Q [5]),
	.datad(!\ex0|BusWires[0]~6_combout ),
	.datae(!\ex0|reg_1|Q [5]),
	.dataf(!\ex0|BusWires[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[5]~23 .extended_lut = "off";
defparam \ex0|BusWires[5]~23 .lut_mask = 64'h335533550F000FFF;
defparam \ex0|BusWires[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \ex0|reg_0|Q[6]~feeder (
// Equation(s):
// \ex0|reg_0|Q[6]~feeder_combout  = \ex0|BusWires[6]~26_combout 

	.dataa(gnd),
	.datab(!\ex0|BusWires[6]~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_0|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_0|Q[6]~feeder .extended_lut = "off";
defparam \ex0|reg_0|Q[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \ex0|reg_0|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N43
dffeas \ex0|reg_0|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_0|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \ex0|reg_2|Q[6]~feeder (
// Equation(s):
// \ex0|reg_2|Q[6]~feeder_combout  = \ex0|BusWires[6]~26_combout 

	.dataa(gnd),
	.datab(!\ex0|BusWires[6]~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_2|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_2|Q[6]~feeder .extended_lut = "off";
defparam \ex0|reg_2|Q[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \ex0|reg_2|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N13
dffeas \ex0|reg_2|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_2|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N20
dffeas \ex0|reg_1|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N4
dffeas \ex0|reg_4|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N38
dffeas \ex0|reg_3|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \ex0|reg_5|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N7
dffeas \ex0|reg_6|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N43
dffeas \ex0|reg_A|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \ex0|Add0~25 (
// Equation(s):
// \ex0|Add0~25_sumout  = SUM(( !\ex0|BusWires[6]~26_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [6] ) + ( \ex0|Add0~22  ))
// \ex0|Add0~26  = CARRY(( !\ex0|BusWires[6]~26_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [6] ) + ( \ex0|Add0~22  ))

	.dataa(!\ex0|Decoder4~0_combout ),
	.datab(!\ex0|reg_A|Q [6]),
	.datac(!\ex0|BusWires[6]~26_combout ),
	.datad(!\ex0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~25_sumout ),
	.cout(\ex0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~25 .extended_lut = "off";
defparam \ex0|Add0~25 .lut_mask = 64'h0000CCCC00000F5A;
defparam \ex0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N22
dffeas \ex0|reg_G|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N26
dffeas \ex0|reg_7|Q[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[6] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \ex0|BusWires[6]~24 (
// Equation(s):
// \ex0|BusWires[6]~24_combout  = ( \ex0|reg_7|Q [6] & ( \ex0|BusWires[0]~0_combout  & ( (\ex0|reg_G|Q [6]) # (\ex0|BusWires[0]~1_combout ) ) ) ) # ( !\ex0|reg_7|Q [6] & ( \ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout  & \ex0|reg_G|Q [6]) ) ) 
// ) # ( \ex0|reg_7|Q [6] & ( !\ex0|BusWires[0]~0_combout  & ( (!\ex0|BusWires[0]~1_combout  & ((\SW[6]~input_o ))) # (\ex0|BusWires[0]~1_combout  & (\ex0|reg_6|Q [6])) ) ) ) # ( !\ex0|reg_7|Q [6] & ( !\ex0|BusWires[0]~0_combout  & ( 
// (!\ex0|BusWires[0]~1_combout  & ((\SW[6]~input_o ))) # (\ex0|BusWires[0]~1_combout  & (\ex0|reg_6|Q [6])) ) ) )

	.dataa(!\ex0|reg_6|Q [6]),
	.datab(!\ex0|BusWires[0]~1_combout ),
	.datac(!\SW[6]~input_o ),
	.datad(!\ex0|reg_G|Q [6]),
	.datae(!\ex0|reg_7|Q [6]),
	.dataf(!\ex0|BusWires[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[6]~24 .extended_lut = "off";
defparam \ex0|BusWires[6]~24 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ex0|BusWires[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \ex0|BusWires[6]~25 (
// Equation(s):
// \ex0|BusWires[6]~25_combout  = ( \ex0|reg_5|Q [6] & ( \ex0|BusWires[6]~24_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [6]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [6]))) ) ) ) # ( !\ex0|reg_5|Q 
// [6] & ( \ex0|BusWires[6]~24_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((!\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [6]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [6])))) ) ) 
// ) # ( \ex0|reg_5|Q [6] & ( !\ex0|BusWires[6]~24_combout  & ( (!\ex0|BusWires[0]~4_combout  & (((\ex0|BusWires[0]~3_combout )))) # (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [6]))) # (\ex0|BusWires[0]~3_combout  & 
// (\ex0|reg_4|Q [6])))) ) ) ) # ( !\ex0|reg_5|Q [6] & ( !\ex0|BusWires[6]~24_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [6]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [6])))) ) ) )

	.dataa(!\ex0|reg_4|Q [6]),
	.datab(!\ex0|BusWires[0]~4_combout ),
	.datac(!\ex0|BusWires[0]~3_combout ),
	.datad(!\ex0|reg_3|Q [6]),
	.datae(!\ex0|reg_5|Q [6]),
	.dataf(!\ex0|BusWires[6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[6]~25 .extended_lut = "off";
defparam \ex0|BusWires[6]~25 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ex0|BusWires[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \ex0|BusWires[6]~26 (
// Equation(s):
// \ex0|BusWires[6]~26_combout  = ( \ex0|reg_1|Q [6] & ( \ex0|BusWires[6]~25_combout  & ( (!\ex0|BusWires[0]~6_combout  & (((!\ex0|BusWires[0]~7_combout )) # (\ex0|reg_0|Q [6]))) # (\ex0|BusWires[0]~6_combout  & (((\ex0|reg_2|Q [6]) # 
// (\ex0|BusWires[0]~7_combout )))) ) ) ) # ( !\ex0|reg_1|Q [6] & ( \ex0|BusWires[6]~25_combout  & ( (!\ex0|BusWires[0]~6_combout  & (((!\ex0|BusWires[0]~7_combout )) # (\ex0|reg_0|Q [6]))) # (\ex0|BusWires[0]~6_combout  & (((!\ex0|BusWires[0]~7_combout  & 
// \ex0|reg_2|Q [6])))) ) ) ) # ( \ex0|reg_1|Q [6] & ( !\ex0|BusWires[6]~25_combout  & ( (!\ex0|BusWires[0]~6_combout  & (\ex0|reg_0|Q [6] & (\ex0|BusWires[0]~7_combout ))) # (\ex0|BusWires[0]~6_combout  & (((\ex0|reg_2|Q [6]) # (\ex0|BusWires[0]~7_combout 
// )))) ) ) ) # ( !\ex0|reg_1|Q [6] & ( !\ex0|BusWires[6]~25_combout  & ( (!\ex0|BusWires[0]~6_combout  & (\ex0|reg_0|Q [6] & (\ex0|BusWires[0]~7_combout ))) # (\ex0|BusWires[0]~6_combout  & (((!\ex0|BusWires[0]~7_combout  & \ex0|reg_2|Q [6])))) ) ) )

	.dataa(!\ex0|reg_0|Q [6]),
	.datab(!\ex0|BusWires[0]~6_combout ),
	.datac(!\ex0|BusWires[0]~7_combout ),
	.datad(!\ex0|reg_2|Q [6]),
	.datae(!\ex0|reg_1|Q [6]),
	.dataf(!\ex0|BusWires[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[6]~26 .extended_lut = "off";
defparam \ex0|BusWires[6]~26 .lut_mask = 64'h04340737C4F4C7F7;
defparam \ex0|BusWires[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N15
cyclonev_lcell_comb \ex0|reg_2|Q[7]~feeder (
// Equation(s):
// \ex0|reg_2|Q[7]~feeder_combout  = ( \ex0|BusWires[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_2|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_2|Q[7]~feeder .extended_lut = "off";
defparam \ex0|reg_2|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_2|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \ex0|reg_2|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_2|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N42
cyclonev_lcell_comb \ex0|reg_0|Q[7]~feeder (
// Equation(s):
// \ex0|reg_0|Q[7]~feeder_combout  = ( \ex0|BusWires[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_0|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_0|Q[7]~feeder .extended_lut = "off";
defparam \ex0|reg_0|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_0|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N43
dffeas \ex0|reg_0|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_0|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \ex0|reg_4|Q[7]~feeder (
// Equation(s):
// \ex0|reg_4|Q[7]~feeder_combout  = ( \ex0|BusWires[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_4|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_4|Q[7]~feeder .extended_lut = "off";
defparam \ex0|reg_4|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_4|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N49
dffeas \ex0|reg_4|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_4|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N30
cyclonev_lcell_comb \ex0|reg_3|Q[7]~feeder (
// Equation(s):
// \ex0|reg_3|Q[7]~feeder_combout  = ( \ex0|BusWires[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_3|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_3|Q[7]~feeder .extended_lut = "off";
defparam \ex0|reg_3|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_3|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N31
dffeas \ex0|reg_3|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_3|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N44
dffeas \ex0|reg_5|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[7]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N55
dffeas \ex0|reg_A|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[7]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \ex0|Add0~29 (
// Equation(s):
// \ex0|Add0~29_sumout  = SUM(( !\ex0|BusWires[7]~29_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [7] ) + ( \ex0|Add0~26  ))
// \ex0|Add0~30  = CARRY(( !\ex0|BusWires[7]~29_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [7] ) + ( \ex0|Add0~26  ))

	.dataa(!\ex0|Decoder4~0_combout ),
	.datab(!\ex0|BusWires[7]~29_combout ),
	.datac(!\ex0|reg_A|Q [7]),
	.datad(!\ex0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~29_sumout ),
	.cout(\ex0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~29 .extended_lut = "off";
defparam \ex0|Add0~29 .lut_mask = 64'h0000F0F000003366;
defparam \ex0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N25
dffeas \ex0|reg_G|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N32
dffeas \ex0|reg_6|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[7]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N26
dffeas \ex0|reg_7|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[7]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \ex0|BusWires[7]~27 (
// Equation(s):
// \ex0|BusWires[7]~27_combout  = ( \ex0|reg_7|Q [7] & ( \ex0|BusWires[0]~1_combout  & ( (\ex0|reg_6|Q [7]) # (\ex0|BusWires[0]~0_combout ) ) ) ) # ( !\ex0|reg_7|Q [7] & ( \ex0|BusWires[0]~1_combout  & ( (!\ex0|BusWires[0]~0_combout  & \ex0|reg_6|Q [7]) ) ) 
// ) # ( \ex0|reg_7|Q [7] & ( !\ex0|BusWires[0]~1_combout  & ( (!\ex0|BusWires[0]~0_combout  & (\SW[7]~input_o )) # (\ex0|BusWires[0]~0_combout  & ((\ex0|reg_G|Q [7]))) ) ) ) # ( !\ex0|reg_7|Q [7] & ( !\ex0|BusWires[0]~1_combout  & ( 
// (!\ex0|BusWires[0]~0_combout  & (\SW[7]~input_o )) # (\ex0|BusWires[0]~0_combout  & ((\ex0|reg_G|Q [7]))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\ex0|BusWires[0]~0_combout ),
	.datac(!\ex0|reg_G|Q [7]),
	.datad(!\ex0|reg_6|Q [7]),
	.datae(!\ex0|reg_7|Q [7]),
	.dataf(!\ex0|BusWires[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[7]~27 .extended_lut = "off";
defparam \ex0|BusWires[7]~27 .lut_mask = 64'h4747474700CC33FF;
defparam \ex0|BusWires[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \ex0|BusWires[7]~28 (
// Equation(s):
// \ex0|BusWires[7]~28_combout  = ( \ex0|reg_5|Q [7] & ( \ex0|BusWires[7]~27_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [7]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [7]))) ) ) ) # ( !\ex0|reg_5|Q 
// [7] & ( \ex0|BusWires[7]~27_combout  & ( (!\ex0|BusWires[0]~3_combout  & ((!\ex0|BusWires[0]~4_combout ) # ((\ex0|reg_3|Q [7])))) # (\ex0|BusWires[0]~3_combout  & (\ex0|BusWires[0]~4_combout  & (\ex0|reg_4|Q [7]))) ) ) ) # ( \ex0|reg_5|Q [7] & ( 
// !\ex0|BusWires[7]~27_combout  & ( (!\ex0|BusWires[0]~3_combout  & (\ex0|BusWires[0]~4_combout  & ((\ex0|reg_3|Q [7])))) # (\ex0|BusWires[0]~3_combout  & ((!\ex0|BusWires[0]~4_combout ) # ((\ex0|reg_4|Q [7])))) ) ) ) # ( !\ex0|reg_5|Q [7] & ( 
// !\ex0|BusWires[7]~27_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & ((\ex0|reg_3|Q [7]))) # (\ex0|BusWires[0]~3_combout  & (\ex0|reg_4|Q [7])))) ) ) )

	.dataa(!\ex0|BusWires[0]~3_combout ),
	.datab(!\ex0|BusWires[0]~4_combout ),
	.datac(!\ex0|reg_4|Q [7]),
	.datad(!\ex0|reg_3|Q [7]),
	.datae(!\ex0|reg_5|Q [7]),
	.dataf(!\ex0|BusWires[7]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[7]~28 .extended_lut = "off";
defparam \ex0|BusWires[7]~28 .lut_mask = 64'h0123456789ABCDEF;
defparam \ex0|BusWires[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N26
dffeas \ex0|reg_1|Q[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[7] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \ex0|BusWires[7]~29 (
// Equation(s):
// \ex0|BusWires[7]~29_combout  = ( \ex0|reg_1|Q [7] & ( \ex0|BusWires[0]~7_combout  & ( (\ex0|reg_0|Q [7]) # (\ex0|BusWires[0]~6_combout ) ) ) ) # ( !\ex0|reg_1|Q [7] & ( \ex0|BusWires[0]~7_combout  & ( (!\ex0|BusWires[0]~6_combout  & \ex0|reg_0|Q [7]) ) ) 
// ) # ( \ex0|reg_1|Q [7] & ( !\ex0|BusWires[0]~7_combout  & ( (!\ex0|BusWires[0]~6_combout  & ((\ex0|BusWires[7]~28_combout ))) # (\ex0|BusWires[0]~6_combout  & (\ex0|reg_2|Q [7])) ) ) ) # ( !\ex0|reg_1|Q [7] & ( !\ex0|BusWires[0]~7_combout  & ( 
// (!\ex0|BusWires[0]~6_combout  & ((\ex0|BusWires[7]~28_combout ))) # (\ex0|BusWires[0]~6_combout  & (\ex0|reg_2|Q [7])) ) ) )

	.dataa(!\ex0|BusWires[0]~6_combout ),
	.datab(!\ex0|reg_2|Q [7]),
	.datac(!\ex0|reg_0|Q [7]),
	.datad(!\ex0|BusWires[7]~28_combout ),
	.datae(!\ex0|reg_1|Q [7]),
	.dataf(!\ex0|BusWires[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[7]~29 .extended_lut = "off";
defparam \ex0|BusWires[7]~29 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \ex0|BusWires[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N27
cyclonev_lcell_comb \ex0|reg_0|Q[8]~feeder (
// Equation(s):
// \ex0|reg_0|Q[8]~feeder_combout  = ( \ex0|BusWires[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_0|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_0|Q[8]~feeder .extended_lut = "off";
defparam \ex0|reg_0|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_0|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N28
dffeas \ex0|reg_0|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_0|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_0|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \ex0|reg_2|Q[8]~feeder (
// Equation(s):
// \ex0|reg_2|Q[8]~feeder_combout  = ( \ex0|BusWires[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_2|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_2|Q[8]~feeder .extended_lut = "off";
defparam \ex0|reg_2|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_2|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N35
dffeas \ex0|reg_2|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_2|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_2|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \ex0|reg_1|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|BusWires[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_1|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N3
cyclonev_lcell_comb \ex0|reg_3|Q[8]~feeder (
// Equation(s):
// \ex0|reg_3|Q[8]~feeder_combout  = ( \ex0|BusWires[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|BusWires[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|reg_3|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|reg_3|Q[8]~feeder .extended_lut = "off";
defparam \ex0|reg_3|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|reg_3|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N4
dffeas \ex0|reg_3|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|reg_3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_3|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N7
dffeas \ex0|reg_4|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_4|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N56
dffeas \ex0|reg_5|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_5|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N53
dffeas \ex0|reg_7|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_7|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N58
dffeas \ex0|reg_A|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_A|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb \ex0|Add0~33 (
// Equation(s):
// \ex0|Add0~33_sumout  = SUM(( !\ex0|BusWires[8]~32_combout  $ (((!\ex0|Decoder4~0_combout ) # (!\ex0|Equal1~0_combout ))) ) + ( \ex0|reg_A|Q [8] ) + ( \ex0|Add0~30  ))

	.dataa(!\ex0|Decoder4~0_combout ),
	.datab(gnd),
	.datac(!\ex0|BusWires[8]~32_combout ),
	.datad(!\ex0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\ex0|reg_A|Q [8]),
	.datag(gnd),
	.cin(\ex0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|Add0~33 .extended_lut = "off";
defparam \ex0|Add0~33 .lut_mask = 64'h0000FF0000000F5A;
defparam \ex0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N28
dffeas \ex0|reg_G|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ex0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ex0|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_G|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N11
dffeas \ex0|reg_6|Q[8] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ex0|BusWires[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ex0|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|reg_6|Q[8] .is_wysiwyg = "true";
defparam \ex0|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \ex0|BusWires[8]~30 (
// Equation(s):
// \ex0|BusWires[8]~30_combout  = ( \ex0|reg_6|Q [8] & ( \ex0|BusWires[0]~1_combout  & ( (!\ex0|BusWires[0]~0_combout ) # (\ex0|reg_7|Q [8]) ) ) ) # ( !\ex0|reg_6|Q [8] & ( \ex0|BusWires[0]~1_combout  & ( (\ex0|reg_7|Q [8] & \ex0|BusWires[0]~0_combout ) ) ) 
// ) # ( \ex0|reg_6|Q [8] & ( !\ex0|BusWires[0]~1_combout  & ( (!\ex0|BusWires[0]~0_combout  & (\SW[8]~input_o )) # (\ex0|BusWires[0]~0_combout  & ((\ex0|reg_G|Q [8]))) ) ) ) # ( !\ex0|reg_6|Q [8] & ( !\ex0|BusWires[0]~1_combout  & ( 
// (!\ex0|BusWires[0]~0_combout  & (\SW[8]~input_o )) # (\ex0|BusWires[0]~0_combout  & ((\ex0|reg_G|Q [8]))) ) ) )

	.dataa(!\ex0|reg_7|Q [8]),
	.datab(!\ex0|BusWires[0]~0_combout ),
	.datac(!\SW[8]~input_o ),
	.datad(!\ex0|reg_G|Q [8]),
	.datae(!\ex0|reg_6|Q [8]),
	.dataf(!\ex0|BusWires[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[8]~30 .extended_lut = "off";
defparam \ex0|BusWires[8]~30 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \ex0|BusWires[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \ex0|BusWires[8]~31 (
// Equation(s):
// \ex0|BusWires[8]~31_combout  = ( \ex0|reg_5|Q [8] & ( \ex0|BusWires[8]~30_combout  & ( (!\ex0|BusWires[0]~4_combout ) # ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [8])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [8])))) ) ) ) # ( !\ex0|reg_5|Q 
// [8] & ( \ex0|BusWires[8]~30_combout  & ( (!\ex0|BusWires[0]~3_combout  & (((!\ex0|BusWires[0]~4_combout )) # (\ex0|reg_3|Q [8]))) # (\ex0|BusWires[0]~3_combout  & (((\ex0|reg_4|Q [8] & \ex0|BusWires[0]~4_combout )))) ) ) ) # ( \ex0|reg_5|Q [8] & ( 
// !\ex0|BusWires[8]~30_combout  & ( (!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [8] & ((\ex0|BusWires[0]~4_combout )))) # (\ex0|BusWires[0]~3_combout  & (((!\ex0|BusWires[0]~4_combout ) # (\ex0|reg_4|Q [8])))) ) ) ) # ( !\ex0|reg_5|Q [8] & ( 
// !\ex0|BusWires[8]~30_combout  & ( (\ex0|BusWires[0]~4_combout  & ((!\ex0|BusWires[0]~3_combout  & (\ex0|reg_3|Q [8])) # (\ex0|BusWires[0]~3_combout  & ((\ex0|reg_4|Q [8]))))) ) ) )

	.dataa(!\ex0|reg_3|Q [8]),
	.datab(!\ex0|BusWires[0]~3_combout ),
	.datac(!\ex0|reg_4|Q [8]),
	.datad(!\ex0|BusWires[0]~4_combout ),
	.datae(!\ex0|reg_5|Q [8]),
	.dataf(!\ex0|BusWires[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[8]~31 .extended_lut = "off";
defparam \ex0|BusWires[8]~31 .lut_mask = 64'h00473347CC47FF47;
defparam \ex0|BusWires[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \ex0|BusWires[8]~32 (
// Equation(s):
// \ex0|BusWires[8]~32_combout  = ( \ex0|reg_1|Q [8] & ( \ex0|BusWires[8]~31_combout  & ( (!\ex0|BusWires[0]~7_combout  & ((!\ex0|BusWires[0]~6_combout ) # ((\ex0|reg_2|Q [8])))) # (\ex0|BusWires[0]~7_combout  & (((\ex0|reg_0|Q [8])) # 
// (\ex0|BusWires[0]~6_combout ))) ) ) ) # ( !\ex0|reg_1|Q [8] & ( \ex0|BusWires[8]~31_combout  & ( (!\ex0|BusWires[0]~7_combout  & ((!\ex0|BusWires[0]~6_combout ) # ((\ex0|reg_2|Q [8])))) # (\ex0|BusWires[0]~7_combout  & (!\ex0|BusWires[0]~6_combout  & 
// (\ex0|reg_0|Q [8]))) ) ) ) # ( \ex0|reg_1|Q [8] & ( !\ex0|BusWires[8]~31_combout  & ( (!\ex0|BusWires[0]~7_combout  & (\ex0|BusWires[0]~6_combout  & ((\ex0|reg_2|Q [8])))) # (\ex0|BusWires[0]~7_combout  & (((\ex0|reg_0|Q [8])) # 
// (\ex0|BusWires[0]~6_combout ))) ) ) ) # ( !\ex0|reg_1|Q [8] & ( !\ex0|BusWires[8]~31_combout  & ( (!\ex0|BusWires[0]~7_combout  & (\ex0|BusWires[0]~6_combout  & ((\ex0|reg_2|Q [8])))) # (\ex0|BusWires[0]~7_combout  & (!\ex0|BusWires[0]~6_combout  & 
// (\ex0|reg_0|Q [8]))) ) ) )

	.dataa(!\ex0|BusWires[0]~7_combout ),
	.datab(!\ex0|BusWires[0]~6_combout ),
	.datac(!\ex0|reg_0|Q [8]),
	.datad(!\ex0|reg_2|Q [8]),
	.datae(!\ex0|reg_1|Q [8]),
	.dataf(!\ex0|BusWires[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|BusWires[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|BusWires[8]~32 .extended_lut = "off";
defparam \ex0|BusWires[8]~32 .lut_mask = 64'h042615378CAE9DBF;
defparam \ex0|BusWires[8]~32 .shared_arith = "off";
// synopsys translate_on

endmodule
