
*** Running vivado
    with args -log bachelor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bachelor_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 16 02:07:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bachelor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top bachelor_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1544.047 ; gain = 0.000 ; free physical = 2852 ; free virtual = 25860
INFO: [Netlist 29-17] Analyzing 1080 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_1/bachelor_vio_0_1.xdc] for cell 'bachelor_i/vio_0'
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_1/bachelor_vio_0_1.xdc] for cell 'bachelor_i/vio_0'
Parsing XDC File [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:362]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:362]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:367]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:367]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:372]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:372]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.637 ; gain = 0.000 ; free physical = 2758 ; free virtual = 25766
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.605 ; gain = 431.965 ; free physical = 2754 ; free virtual = 25762
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2017.785 ; gain = 125.180 ; free physical = 2628 ; free virtual = 25636

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bae2c4a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2424.707 ; gain = 406.922 ; free physical = 2286 ; free virtual = 25294

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.348 ; gain = 0.000 ; free physical = 2376 ; free virtual = 24923
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-107408-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2800.348 ; gain = 0.000 ; free physical = 2376 ; free virtual = 24923
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 18bfe6ff9

Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2376 ; free virtual = 24923
Phase 1.1 Core Generation And Design Setup | Checksum: 18bfe6ff9

Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2376 ; free virtual = 24923

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18bfe6ff9

Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2376 ; free virtual = 24923
Phase 1 Initialization | Checksum: 18bfe6ff9

Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2376 ; free virtual = 24923

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18bfe6ff9

Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2375 ; free virtual = 24922

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18bfe6ff9

Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2374 ; free virtual = 24921
Phase 2 Timer Update And Timing Data Collection | Checksum: 18bfe6ff9

Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2374 ; free virtual = 24921

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fd83e32f

Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2375 ; free virtual = 24922
Retarget | Checksum: 1fd83e32f
INFO: [Opt 31-389] Phase Retarget created 67 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Retarget, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e2aa56e3

Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2380 ; free virtual = 24927
Constant propagation | Checksum: 1e2aa56e3
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Constant propagation, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.348 ; gain = 0.000 ; free physical = 2380 ; free virtual = 24927
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.348 ; gain = 0.000 ; free physical = 2379 ; free virtual = 24926
Phase 5 Sweep | Checksum: 24ef16a0d

Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 2800.348 ; gain = 32.719 ; free physical = 2379 ; free virtual = 24926
Sweep | Checksum: 24ef16a0d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 150 cells
INFO: [Opt 31-1021] In phase Sweep, 1850 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 24ef16a0d

Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 2864.363 ; gain = 96.734 ; free physical = 2379 ; free virtual = 24926
BUFG optimization | Checksum: 24ef16a0d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24ef16a0d

Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 2864.363 ; gain = 96.734 ; free physical = 2384 ; free virtual = 24930
Shift Register Optimization | Checksum: 24ef16a0d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 24ef16a0d

Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 2864.363 ; gain = 96.734 ; free physical = 2384 ; free virtual = 24930
Post Processing Netlist | Checksum: 24ef16a0d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 109 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 196ba8b65

Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 2864.363 ; gain = 96.734 ; free physical = 2384 ; free virtual = 24931

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2384 ; free virtual = 24931
Phase 9.2 Verifying Netlist Connectivity | Checksum: 196ba8b65

Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 2864.363 ; gain = 96.734 ; free physical = 2384 ; free virtual = 24931
Phase 9 Finalization | Checksum: 196ba8b65

Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 2864.363 ; gain = 96.734 ; free physical = 2384 ; free virtual = 24931
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              67  |              80  |                                            101  |
|  Constant propagation         |              48  |              48  |                                            101  |
|  Sweep                        |               0  |             150  |                                           1850  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            109  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 196ba8b65

Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 2864.363 ; gain = 96.734 ; free physical = 2384 ; free virtual = 24931

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 196ba8b65

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2384 ; free virtual = 24930

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 196ba8b65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2384 ; free virtual = 24930

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2384 ; free virtual = 24930
Ending Netlist Obfuscation Task | Checksum: 196ba8b65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2384 ; free virtual = 24930
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 5 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:37 . Memory (MB): peak = 2864.363 ; gain = 971.758 ; free physical = 2384 ; free virtual = 24930
INFO: [Vivado 12-24828] Executing command : report_drc -file bachelor_wrapper_drc_opted.rpt -pb bachelor_wrapper_drc_opted.pb -rpx bachelor_wrapper_drc_opted.rpx
Command: report_drc -file bachelor_wrapper_drc_opted.rpt -pb bachelor_wrapper_drc_opted.pb -rpx bachelor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2359 ; free virtual = 24905
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2359 ; free virtual = 24905
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2358 ; free virtual = 24905
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2358 ; free virtual = 24905
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2358 ; free virtual = 24905
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2354 ; free virtual = 24902
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2864.363 ; gain = 0.000 ; free physical = 2354 ; free virtual = 24902
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.293 ; gain = 0.000 ; free physical = 2241 ; free virtual = 24789
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1874e8516

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.293 ; gain = 0.000 ; free physical = 2240 ; free virtual = 24789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.293 ; gain = 0.000 ; free physical = 2240 ; free virtual = 24789

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 89811ac0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2939.301 ; gain = 32.008 ; free physical = 2238 ; free virtual = 24788

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ec01cc7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2234 ; free virtual = 24786

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ec01cc7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2234 ; free virtual = 24786
Phase 1 Placer Initialization | Checksum: ec01cc7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2233 ; free virtual = 24785

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e1735c03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2234 ; free virtual = 24786

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b0af41f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2232 ; free virtual = 24784

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b0af41f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2232 ; free virtual = 24784

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16995b969

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2246 ; free virtual = 24794

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 16995b969

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2246 ; free virtual = 24795

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 100 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 46 nets or LUTs. Breaked 0 LUT, combined 46 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2247 ; free virtual = 24796

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             46  |                    46  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             46  |                    46  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1e518350c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2247 ; free virtual = 24796
Phase 2.5 Global Place Phase2 | Checksum: 1b8e22f4f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2247 ; free virtual = 24796
Phase 2 Global Placement | Checksum: 1b8e22f4f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2247 ; free virtual = 24796

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1297e5855

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2247 ; free virtual = 24796

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 196130f4b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2246 ; free virtual = 24795

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a347734c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2246 ; free virtual = 24795

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19f05ac09

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2249 ; free virtual = 24798

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ce5c3817

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2249 ; free virtual = 24798

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15026c20d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2249 ; free virtual = 24798

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15ae8fb48

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2249 ; free virtual = 24798
Phase 3 Detail Placement | Checksum: 15ae8fb48

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2249 ; free virtual = 24798

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ed0fcdf5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.075 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 148bf66ce

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2251 ; free virtual = 24801
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c2bec2f0

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2251 ; free virtual = 24801
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ed0fcdf5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2251 ; free virtual = 24801

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.075. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26ce17b39

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2251 ; free virtual = 24801

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2251 ; free virtual = 24801
Phase 4.1 Post Commit Optimization | Checksum: 26ce17b39

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2251 ; free virtual = 24801

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26ce17b39

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2252 ; free virtual = 24802

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26ce17b39

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2252 ; free virtual = 24802
Phase 4.3 Placer Reporting | Checksum: 26ce17b39

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2252 ; free virtual = 24802

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2251 ; free virtual = 24801

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2251 ; free virtual = 24801
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21f3733fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2251 ; free virtual = 24801
Ending Placer Task | Checksum: 165a87563

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.344 ; gain = 103.051 ; free physical = 2251 ; free virtual = 24801
80 Infos, 5 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.344 ; gain = 145.980 ; free physical = 2251 ; free virtual = 24801
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bachelor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2251 ; free virtual = 24800
INFO: [Vivado 12-24828] Executing command : report_io -file bachelor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2251 ; free virtual = 24800
INFO: [Vivado 12-24828] Executing command : report_utilization -file bachelor_wrapper_utilization_placed.rpt -pb bachelor_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2250 ; free virtual = 24801
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2241 ; free virtual = 24800
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2241 ; free virtual = 24800
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2241 ; free virtual = 24800
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2241 ; free virtual = 24801
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2241 ; free virtual = 24802
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2241 ; free virtual = 24802
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2237 ; free virtual = 24789
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 27.075 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 5 Warnings, 13 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2235 ; free virtual = 24789
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2239 ; free virtual = 24801
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2239 ; free virtual = 24801
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2240 ; free virtual = 24802
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2240 ; free virtual = 24802
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2232 ; free virtual = 24795
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3010.344 ; gain = 0.000 ; free physical = 2232 ; free virtual = 24795
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9dc2fa86 ConstDB: 0 ShapeSum: b1ec07ed RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 81f3cb9f | NumContArr: d1f99697 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d93f5770

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3024.281 ; gain = 13.938 ; free physical = 2118 ; free virtual = 24674

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d93f5770

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3024.281 ; gain = 13.938 ; free physical = 2118 ; free virtual = 24674

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d93f5770

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3024.281 ; gain = 13.938 ; free physical = 2118 ; free virtual = 24674
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1876f5a4c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2096 ; free virtual = 24651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.044 | TNS=0.000  | WHS=-0.148 | THS=-21.256|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8026
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8026
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1688730f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2089 ; free virtual = 24645

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1688730f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2089 ; free virtual = 24645

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b6d77538

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2097 ; free virtual = 24653
Phase 4 Initial Routing | Checksum: 1b6d77538

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2097 ; free virtual = 24653

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.563 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 33461769f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24653
Phase 5 Rip-up And Reroute | Checksum: 33461769f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24653

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c24178d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24653
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.713 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2c24178d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24653

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2c24178d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24653
Phase 6 Delay and Skew Optimization | Checksum: 2c24178d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24653

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.713 | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2475233ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24654
Phase 7 Post Hold Fix | Checksum: 2475233ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24654

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.868955 %
  Global Horizontal Routing Utilization  = 1.3051 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2475233ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2098 ; free virtual = 24653

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2475233ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2097 ; free virtual = 24653

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29469c9d4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2093 ; free virtual = 24649

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29469c9d4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2093 ; free virtual = 24649

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.713 | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 29469c9d4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2093 ; free virtual = 24649
Total Elapsed time in route_design: 24.04 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: fd08a202

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2093 ; free virtual = 24649
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: fd08a202

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2093 ; free virtual = 24649

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 5 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3060.297 ; gain = 49.953 ; free physical = 2094 ; free virtual = 24650
INFO: [Vivado 12-24828] Executing command : report_drc -file bachelor_wrapper_drc_routed.rpt -pb bachelor_wrapper_drc_routed.pb -rpx bachelor_wrapper_drc_routed.rpx
Command: report_drc -file bachelor_wrapper_drc_routed.rpt -pb bachelor_wrapper_drc_routed.pb -rpx bachelor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bachelor_wrapper_methodology_drc_routed.rpt -pb bachelor_wrapper_methodology_drc_routed.pb -rpx bachelor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bachelor_wrapper_methodology_drc_routed.rpt -pb bachelor_wrapper_methodology_drc_routed.pb -rpx bachelor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bachelor_wrapper_timing_summary_routed.rpt -pb bachelor_wrapper_timing_summary_routed.pb -rpx bachelor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bachelor_wrapper_bus_skew_routed.rpt -pb bachelor_wrapper_bus_skew_routed.pb -rpx bachelor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bachelor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bachelor_wrapper_route_status.rpt -pb bachelor_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bachelor_wrapper_power_routed.rpt -pb bachelor_wrapper_power_summary_routed.pb -rpx bachelor_wrapper_power_routed.rpx
Command: report_power -file bachelor_wrapper_power_routed.rpt -pb bachelor_wrapper_power_summary_routed.pb -rpx bachelor_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 5 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bachelor_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3327.035 ; gain = 266.738 ; free physical = 1959 ; free virtual = 24528
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3327.035 ; gain = 0.000 ; free physical = 1957 ; free virtual = 24526
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3327.035 ; gain = 0.000 ; free physical = 1946 ; free virtual = 24524
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3327.035 ; gain = 0.000 ; free physical = 1946 ; free virtual = 24524
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3327.035 ; gain = 0.000 ; free physical = 1945 ; free virtual = 24524
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3327.035 ; gain = 0.000 ; free physical = 1945 ; free virtual = 24525
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3327.035 ; gain = 0.000 ; free physical = 1945 ; free virtual = 24526
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3327.035 ; gain = 0.000 ; free physical = 1945 ; free virtual = 24526
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force bachelor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bachelor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 5 Warnings, 13 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3515.594 ; gain = 172.555 ; free physical = 1583 ; free virtual = 24153
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 02:10:43 2025...

*** Running vivado
    with args -log bachelor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bachelor_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 16 02:13:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bachelor_wrapper.tcl -notrace
Command: open_checkpoint bachelor_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1534.367 ; gain = 0.000 ; free physical = 3300 ; free virtual = 25893
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1609.180 ; gain = 2.000 ; free physical = 3190 ; free virtual = 25808
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2290.016 ; gain = 0.000 ; free physical = 2675 ; free virtual = 25268
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2290.016 ; gain = 0.000 ; free physical = 2643 ; free virtual = 25268
Read PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2290.016 ; gain = 0.000 ; free physical = 2640 ; free virtual = 25259
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.016 ; gain = 0.000 ; free physical = 2640 ; free virtual = 25259
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2290.016 ; gain = 0.000 ; free physical = 2640 ; free virtual = 25259
Read Physdb Files: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2290.016 ; gain = 0.000 ; free physical = 2640 ; free virtual = 25259
Restored from archive | CPU: 0.610000 secs | Memory: 10.804100 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2290.016 ; gain = 5.938 ; free physical = 2640 ; free virtual = 25259
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.016 ; gain = 0.000 ; free physical = 2640 ; free virtual = 25259
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.016 ; gain = 804.203 ; free physical = 2640 ; free virtual = 25259
Command: write_bitstream -force bachelor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bachelor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2921.559 ; gain = 627.543 ; free physical = 2172 ; free virtual = 24763
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 02:13:42 2025...

*** Running vivado
    with args -log bachelor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bachelor_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 16 02:14:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bachelor_wrapper.tcl -notrace
Command: open_checkpoint bachelor_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1534.492 ; gain = 0.000 ; free physical = 3310 ; free virtual = 25896
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1609.273 ; gain = 2.000 ; free physical = 3239 ; free virtual = 25826
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2291.078 ; gain = 0.000 ; free physical = 2627 ; free virtual = 25247
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2291.078 ; gain = 0.000 ; free physical = 2627 ; free virtual = 25247
Read PlaceDB: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2291.078 ; gain = 0.000 ; free physical = 2625 ; free virtual = 25246
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.078 ; gain = 0.000 ; free physical = 2625 ; free virtual = 25246
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2291.078 ; gain = 0.000 ; free physical = 2625 ; free virtual = 25246
Read Physdb Files: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2291.078 ; gain = 0.000 ; free physical = 2625 ; free virtual = 25246
Restored from archive | CPU: 0.730000 secs | Memory: 10.804649 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2291.078 ; gain = 5.938 ; free physical = 2625 ; free virtual = 25246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.078 ; gain = 0.000 ; free physical = 2625 ; free virtual = 25246
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2295.078 ; gain = 806.172 ; free physical = 2625 ; free virtual = 25247
Command: write_bitstream -force bachelor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bachelor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.637 ; gain = 626.559 ; free physical = 2146 ; free virtual = 24773
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 02:14:46 2025...

*** Running vivado
    with args -log bachelor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bachelor_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 16 02:18:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bachelor_wrapper.tcl -notrace
Command: open_checkpoint bachelor_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1535.789 ; gain = 0.000 ; free physical = 3269 ; free virtual = 25940
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1609.570 ; gain = 2.000 ; free physical = 3250 ; free virtual = 25921
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2290.375 ; gain = 0.000 ; free physical = 2786 ; free virtual = 25494
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2290.375 ; gain = 0.000 ; free physical = 2786 ; free virtual = 25494
Read PlaceDB: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2290.375 ; gain = 0.000 ; free physical = 2782 ; free virtual = 25492
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.375 ; gain = 0.000 ; free physical = 2782 ; free virtual = 25492
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2290.375 ; gain = 0.000 ; free physical = 2782 ; free virtual = 25492
Read Physdb Files: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2290.375 ; gain = 0.000 ; free physical = 2782 ; free virtual = 25492
Restored from archive | CPU: 0.770000 secs | Memory: 10.804649 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2290.375 ; gain = 5.938 ; free physical = 2782 ; free virtual = 25492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.375 ; gain = 0.000 ; free physical = 2783 ; free virtual = 25493
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2294.375 ; gain = 870.953 ; free physical = 2783 ; free virtual = 25493
Command: write_bitstream -force bachelor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bachelor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2920.918 ; gain = 626.543 ; free physical = 2282 ; free virtual = 24954
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 02:18:53 2025...
