// SPDX-License-Identifier: MIT

/*
  Original Copyright 2020 Claude Schwarz
  Code reorganized and rewritten by
  Niklas Ekstr√∂m 2021 (https://github.com/niklasekstrom)
*/

//#define DEBUG

#include <errno.h>
#include <fcntl.h>
#include <stddef.h>
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <sys/mman.h>
#include <sys/stat.h>
#include <sys/types.h>
#include <unistd.h>
#include <pthread.h>

#include "ps_protocol.h"
#include "m68k.h"

volatile unsigned int *gpio;
volatile unsigned int *gpclk;

unsigned int gpfsel0;
unsigned int gpfsel1;
unsigned int gpfsel2;

unsigned int gpfsel0_o;
unsigned int gpfsel1_o;
unsigned int gpfsel2_o;

//int g_irq;
void ps_berrInit ( void );

void (*callback_berr) (uint16_t status, uint32_t address, int mode) = NULL;

uint8_t fc;

#define CHECK_BERR(x) (!(x & 0x20))
#define CHECK_PIN_IN_PROGRESS(x) ((x & 0x01))

void set_berr_callback ( void(*ptr) (uint16_t,uint32_t,int) ) 
{
	callback_berr = ptr;
}

static void setup_io() {
  int fd = open("/dev/mem", O_RDWR | O_SYNC);
 if (fd < 0) {
    printf("Unable to open /dev/mem. Run as root using sudo?\n");
    exit(-1);
  }

  void *gpio_map = mmap(
      NULL,                    // Any adddress in our space will do
      BCM2708_PERI_SIZE,       // Map length
      PROT_READ | PROT_WRITE,  // Enable reading & writting to mapped memory
      MAP_SHARED,              // Shared with other processes
      fd,                      // File to map
      BCM2708_PERI_BASE        // Offset to GPIO peripheral
  );

  close(fd);

  if (gpio_map == MAP_FAILED) {
    printf("mmap failed, errno = %d\n", errno);
    exit(-1);
  }

  gpio = ((volatile unsigned *)gpio_map) + GPIO_ADDR / 4;
  gpclk = ((volatile unsigned *)gpio_map) + GPCLK_ADDR / 4;
}

/* cryptodad */
/* PLLC ARM CLOCK typically 1.2 to 1.4 GHz */
/* PLLD CORE CLOCK typically 400 MHz */

#define PLLC 5 /* ARM CLOCK */
#define PLLD 6 /* CORE CLOCK - this should be used for a stable 200 MHz PI_CLK as it is NOT affected by overclocking CPU */

#define PLLC_200MHZ 6  /* ARM clock / 6 eg. 1200 MHz / 6 = 200 MHz*/
#define PLLC_100MHZ 7  /* ARM clock / 7 = 100 MHz */
#define PLLC_50MHZ  8  /* ARM clock / 8 = 50 MHz */
#define PLLC_25MHZ  9  /* ARM clock / 8 = 25 MHz */
#define PLLC_12MHZ  10
#define PLLC_6MHZ   25
 
#define PLLD_200MHZ 2  /* CORE clock / 2 eg. 400 MHz / 2 = 200 MHz */
#define PLLD_100MHZ 3  /* CORE clock / 4   */
#define PLLD_50MHZ  4  /* CORE clock / 8   */
#define PLLD_25MHZ  5  /* CORE clock / 16  */
#define PLLD_12MHZ  6  /* CORE clock / 32  */
#define PLLD_6MHZ   7  /* CORE clock / 64  */
#define PLLD_3MHZ   8  /* CORE clock / 128 */
#define PLLD_2MHZ   9  /* CORE clock / 256 */
#define PLLD_1MHZ   10 /* CORE clock / 512 */

/* chabge these 2 settings to configure clock */
#define PLL PLLD
#define PLL_DIVISOR PLLD_25MHZ

static void setup_gpclk() {
  // Enable 200MHz CLK output on GPIO4, adjust divider and pll source depending
  // on pi model
  *(gpclk + (CLK_GP0_CTL / 4)) = CLK_PASSWD | (1 << 5);
  usleep(30);

  while ((*(gpclk + (CLK_GP0_CTL / 4))) & (1 << 7));
  usleep(100);

  *(gpclk + (CLK_GP0_DIV / 4)) = CLK_PASSWD | (PLL_DIVISOR << 12);  // divider , 6=200MHz on pi3
  usleep(30);

  *(gpclk + (CLK_GP0_CTL / 4)) = CLK_PASSWD | PLL | (1 << 4);
  //*(gpclk + (CLK_GP0_CTL / 4)) = CLK_PASSWD | PLL;  // pll? 6=plld, 5=pllc
  usleep(30);

  //*(gpclk + (CLK_GP0_CTL / 4)) = CLK_PASSWD | (1 << 4); 
  usleep(30);

  while (((*(gpclk + (CLK_GP0_CTL / 4))) & (1 << 7)) == 0)    ;
  usleep(100);

  SET_GPIO_ALT(PIN_CLK, 0);  // assign clock to this gpio pin (PI_CLK)
}

void ps_setup_protocol() {
  setup_io();
  setup_gpclk();

  *(gpio + 10) = 0xffffec;

  *(gpio + 0) = GPFSEL0_INPUT;
  *(gpio + 1) = GPFSEL1_INPUT;
  *(gpio + 2) = GPFSEL2_INPUT;

  /* cryptodad */
  //ps_berrInit ();
}

/* cryptodad TODO - why is this extra check needed if _PI_RESET is already signalling a BERR ??? */
/* cryptodad 6th April 2023 if this status check is not performed, can get segmentation faults */
void check_berr ( uint32_t address, int mode ) 
{
  //uint16_t status = ps_read_status_reg ();

  //if ( (status & STATUS_BIT_BERR) && callback_berr )  
  //    callback_berr ( status, address, mode ); 
  callback_berr ( STATUS_BIT_BERR, address, mode ); 
}



/* cryptodad */

/* 
GPIO 
gpio + 0  = GPFSEL0 GPIO Function Select 0
gpio + 1  = GPFSEL1 GPIO Function Select 1
gpio + 2  = GPFSEL2 GPIO Function Select 2
gpio + 7  = GPSET   GPIO Pin Output Set 0
gpio + 10 = GPCLR   GPIO Pin Output Clear 0
gpio + 13 = GPLEV   GPIO Pin Levl 0
gpio + 16 = GPEDS   GPIO Pin Event Detect Status 0
gpio + 19 = GPREN   GPIO Pin Rising Edge Detect Enable 0
gpio + 22 = GPFEN   GPIO Pin Falling Edge Detect Enable 0
gpio + 25 = GPHEN   GPIO Pin High Detect Enable 0
gpio + 28 = GPLEN   GPIO Pin Low Detect Enable 0
*/
extern volatile int g_buserr;

t_stats RWstats;

void ps_berrInit ( void )
{
  *(gpio + 28) = ( 1 << PIN_RESET );
}

void ps_berrIAK ( uint32_t address, int mode )
{
  uint32_t gpioStatus = *(gpio + 16);

  if ( gpioStatus & ( 1 << PIN_RESET ) ) 
  {
    printf ( "got BERR\n" );
    callback_berr ( 1, address, mode ); 
    //g_buserr = 1;
  
    //*(gpio + 16) = ( 1 << PIN_RESET );
  }
}

#define OLDWAY
//#define CMD_SET (1 << 7)
//#define CMD_READ 1
//#define CMD_WRITE 2
//#define CMD_CLR (1 << 7)
#define TXN_END 0xffffec //(0xffff00 | (1 << PIN_WR) | (1 << PIN_RD) | (1 << PIN_RESET) | (REG_ADDR_HI << PIN_A0) | (REG_ADDR_LO << PIN_A0))
//#define TXN_END (0xffff00 | (1 << PIN_WR) | (1 << PIN_RD) | (REG_ADDR_HI << PIN_A0) | (REG_ADDR_LO << PIN_A0))

void ps_write_16(uint32_t address, uint16_t data) 
{
  uint32_t l;
  //uint32_t packet[2];

  //packet [0] = (CMD_WRITE << 16) | data;
  //packet [1] = address;

  *(gpio + 0) = GPFSEL0_OUTPUT;
  *(gpio + 1) = GPFSEL1_OUTPUT;
  *(gpio + 2) = GPFSEL2_OUTPUT;

#ifdef OLDWAY
  *(gpio + 7) = (data << 8) | (REG_DATA << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = 0xffffec;

  *(gpio + 7) = (( address & 0xffff) << 8) | (REG_ADDR_LO << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = 0xffffec;

  *(gpio + 7) = (( (fc<<13) | (address >> 16)) << 8) | (REG_ADDR_HI << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = 0xffffec;
#else
  *(gpio + 7) = CMD_SET;
  *(gpio + 7) = packet [0];
  *(gpio + 10) = CMD_CLR;
  *(gpio + 7) = CMD_SET;
  *(gpio + 7) = packet [1];
  *(gpio + 10) = CMD_CLR;
#endif  
  
  *(gpio + 0) = GPFSEL0_INPUT;
  *(gpio + 1) = GPFSEL1_INPUT;
  *(gpio + 2) = GPFSEL2_INPUT;

	while ( ( l = *(gpio + 13) ) & 1 ) // wait for firmware to signal command completed
    ;

	if ( CHECK_BERR(l) )
		check_berr ( address, 0 );

  RWstats.w16++;  
}

void ps_write_8(uint32_t address, uint16_t data) 
{
  uint32_t l;

  if ((address & 1) == 0)
    data <<= 8;

  else
    data &= 0xff;

  *(gpio + 0) = GPFSEL0_OUTPUT;
  *(gpio + 1) = GPFSEL1_OUTPUT;
  *(gpio + 2) = GPFSEL2_OUTPUT;

  *(gpio + 7) = data << 8 | (REG_DATA << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = TXN_END;

  *(gpio + 7) = ((address & 0xffff) << 8) | (REG_ADDR_LO << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = TXN_END;

  *(gpio + 7) = (( (fc<<13) | 0x0100 | (address >> 16)) << 8) | (REG_ADDR_HI << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = TXN_END;

  *(gpio + 0) = GPFSEL0_INPUT;
  *(gpio + 1) = GPFSEL1_INPUT;
  *(gpio + 2) = GPFSEL2_INPUT;

	while ( ( l = *(gpio + 13) ) & 1 )
    ;

  if ( CHECK_BERR(l) )
    check_berr ( address, 0 );

  RWstats.w8++;
}

void ps_write_32(uint32_t address, uint32_t value) {
  ps_write_16(address, value >> 16);
  ps_write_16(address + 2, value);
}

#define NOP asm("nop"); asm("nop");



uint16_t ps_read_16(uint32_t address) 
{
	uint32_t l;

  *(gpio + 0) = GPFSEL0_OUTPUT;
  *(gpio + 1) = GPFSEL1_OUTPUT;
  *(gpio + 2) = GPFSEL2_OUTPUT;

  *(gpio + 7) = ((address & 0xffff) << 8) | (REG_ADDR_LO << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = TXN_END;

  *(gpio + 7) = ( ( (fc<<13) | 0x0200 | (address >> 16)) << 8) | (REG_ADDR_HI << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = TXN_END;

  *(gpio + 0) = GPFSEL0_INPUT;
  *(gpio + 1) = GPFSEL1_INPUT;
  *(gpio + 2) = GPFSEL2_INPUT;

  *(gpio + 7) = (REG_DATA << PIN_A0) | (1 << PIN_RD);

  while ( ( l = *(gpio + 13) ) & (1 << PIN_TXN_IN_PROGRESS) )
    ;

 	*(gpio + 10) = TXN_END;

  if ( CHECK_BERR(l) )
     check_berr ( address, 1 );

  RWstats.r16++;

  return (l >> 8);
}

uint8_t ps_read_8(uint32_t address) 
{
  uint32_t l;

  *(gpio + 0) = GPFSEL0_OUTPUT;
  *(gpio + 1) = GPFSEL1_OUTPUT;
  *(gpio + 2) = GPFSEL2_OUTPUT;

  *(gpio + 7) = ((address & 0xffff) << 8) | (REG_ADDR_LO << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = TXN_END;

  *(gpio + 7) = (( (fc<<13) | 0x0300 | (address >> 16)) << 8) | (REG_ADDR_HI << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = TXN_END;

  *(gpio + 0) = GPFSEL0_INPUT;
  *(gpio + 1) = GPFSEL1_INPUT;
  *(gpio + 2) = GPFSEL2_INPUT;

  *(gpio + 7) = (REG_DATA << PIN_A0) | (1 << PIN_RD);

  while ( ( l = *(gpio + 13) ) & (1 << PIN_TXN_IN_PROGRESS) )
    ;

  *(gpio + 10) = TXN_END;

  if ( CHECK_BERR(l) )
		check_berr ( address, 1 );

  RWstats.r8++;

  if ( (address & 1) == 0 )
    return (l >> 16);

  else
    return (l >> 8);
}


uint32_t ps_read_32(uint32_t address) 
{
  return ( ps_read_16 ( address ) << 16 ) | ps_read_16 ( address + 2 );
}


void ps_write_status_reg(unsigned int value) 
{
  *(gpio + 0) = GPFSEL0_OUTPUT;
  *(gpio + 1) = GPFSEL1_OUTPUT;
  *(gpio + 2) = GPFSEL2_OUTPUT;

  *(gpio + 7) = ((value & 0xffff) << 8) | (REG_STATUS << PIN_A0);
  *(gpio + 7) = 1 << PIN_WR;
  *(gpio + 10) = 1 << PIN_WR;
  *(gpio + 10) = TXN_END;

  *(gpio + 0) = GPFSEL0_INPUT;
  *(gpio + 1) = GPFSEL1_INPUT;
  *(gpio + 2) = GPFSEL2_INPUT;

  RWstats.wstatus++;
}


unsigned int ps_read_status_reg() 
{
  uint32_t value;


  while ( *(gpio + 13) & 1 );

  *(gpio + 7) = (REG_STATUS << PIN_A0) | (1 << PIN_RD);

  while ( *(gpio + 13) & (1 << PIN_TXN_IN_PROGRESS) )
    ;

  value = *(gpio + 13);

  *(gpio + 10) = TXN_END;

  RWstats.rstatus++;

  return (value >> 8) & 0xffff;
}


void ps_reset_state_machine () 
{
  ps_write_status_reg(STATUS_BIT_INIT);
  usleep(1500);
  ps_write_status_reg(0);
  usleep(100);
}

void ps_pulse_reset () 
{
  ps_write_status_reg(0);
  usleep(100000);
  ps_write_status_reg(STATUS_BIT_RESET);
}

#if (0)
unsigned int ps_get_ipl_zero() {
  unsigned int value = *(gpio + 13);
  while ((value=*(gpio + 13)) & (1 << PIN_TXN_IN_PROGRESS)) {}
  return value & (1 << PIN_IPL_ZERO);
}

#define INT2_ENABLED 1

void ps_update_irq() {
  unsigned int ipl = 0;

  if (!ps_get_ipl_zero()) {
    unsigned int status = ps_read_status_reg();
    ipl = (status & 0xe000) >> 13;
  }

  /*if (ipl < 2 && INT2_ENABLED && emu_int2_req()) {
    ipl = 2;
  }*/

  m68k_set_irq(ipl);
}
#endif