#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov  6 10:14:02 2019
# Process ID: 6248
# Current directory: F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/top.vds
# Journal file: F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 407.000 ; gain = 102.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:29]
INFO: [Synth 8-638] synthesizing module 'video_pll' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/video_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'video_pll' (1#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/video_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'adda_pll' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/adda_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'adda_pll' (2#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/adda_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'da_rom' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/da_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'da_rom' (3#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/da_rom_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'color_bar' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v:33]
	Parameter H_ACTIVE bound to: 16'b0000010100000000 
	Parameter H_FP bound to: 16'b0000000001101110 
	Parameter H_SYNC bound to: 16'b0000000000101000 
	Parameter H_BP bound to: 16'b0000000011011100 
	Parameter V_ACTIVE bound to: 16'b0000001011010000 
	Parameter V_FP bound to: 16'b0000000000000101 
	Parameter V_SYNC bound to: 16'b0000000000000101 
	Parameter V_BP bound to: 16'b0000000000010100 
	Parameter HS_POL bound to: 1'b1 
	Parameter VS_POL bound to: 1'b1 
	Parameter H_TOTAL bound to: 16'b0000011001110010 
	Parameter V_TOTAL bound to: 16'b0000001011101110 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'color_bar' (4#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/color_bar.v:33]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_0' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_0' (5#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'grid_display' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v:29]
INFO: [Synth 8-638] synthesizing module 'timing_gen_xy' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:29]
INFO: [Synth 8-256] done synthesizing module 'timing_gen_xy' (6#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:29]
INFO: [Synth 8-256] done synthesizing module 'grid_display' (7#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/grid_display.v:29]
INFO: [Synth 8-638] synthesizing module 'ad9280_sample' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_SAMPLE bound to: 1 - type: integer 
	Parameter S_WAIT bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_data_d1_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v:65]
INFO: [Synth 8-256] done synthesizing module 'ad9280_sample' (8#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/ad9280_sample.v:29]
WARNING: [Synth 8-689] width (11) of port connection 'adc_buf_addr' does not match port width (12) of module 'ad9280_sample' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:179]
INFO: [Synth 8-638] synthesizing module 'wav_display' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v:29]
INFO: [Synth 8-638] synthesizing module 'dpram2048x8' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/dpram2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dpram2048x8' (9#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/realtime/dpram2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wav_display' (10#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v:29]
WARNING: [Synth 8-689] width (11) of port connection 'adc_buf_addr' does not match port width (12) of module 'wav_display' [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:190]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:29]
WARNING: [Synth 8-3331] design wav_display has unconnected port adc_buf_addr[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 458.789 ; gain = 154.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 458.789 ; gain = 154.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp5/adda_pll_in_context.xdc] for cell 'adda_pll_m0'
Finished Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp5/adda_pll_in_context.xdc] for cell 'adda_pll_m0'
Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp6/da_rom_in_context.xdc] for cell 'da_rom_m0'
Finished Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp6/da_rom_in_context.xdc] for cell 'da_rom_m0'
Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp7/video_pll_in_context.xdc] for cell 'video_pll_m0'
Finished Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp7/video_pll_in_context.xdc] for cell 'video_pll_m0'
Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_m0'
Finished Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_m0'
Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp9/dpram2048x8_in_context.xdc] for cell 'wav_display_m0/buffer'
Finished Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp9/dpram2048x8_in_context.xdc] for cell 'wav_display_m0/buffer'
Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc]
Finished Parsing XDC File [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/constrs_1/new/an108_hdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 829.477 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'da_rom_m0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'wav_display_m0/buffer' at clock pin 'clkb' is different from the actual clock period '13.474', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 829.477 ; gain = 524.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 829.477 ; gain = 524.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/.Xil/Vivado-6248-DESKTOP-0FF260C/dcp8/rgb2dvi_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for adda_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for da_rom_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for video_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wav_display_m0/buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 829.477 ; gain = 524.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_cnt_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:84]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wait_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "wait_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rdaddress_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v:72]
WARNING: [Synth 8-6014] Unused sequential element rom_addr_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 829.477 ; gain = 524.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module color_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
Module timing_gen_xy 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module grid_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module ad9280_sample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module wav_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/h_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ad9280_sample_m0/wait_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ad9280_sample_m0/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ad9280_sample_m0/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element grid_display_m0/timing_gen_xy_m0/x_cnt_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element grid_display_m0/timing_gen_xy_m0/y_cnt_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:84]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m0/timing_gen_xy_m0/x_cnt_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m0/timing_gen_xy_m0/y_cnt_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/timing_gen_xy.v:84]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m0/rdaddress_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/wav_display.v:72]
WARNING: [Synth 8-6014] Unused sequential element rom_addr_reg was removed.  [F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/src/top.v:119]
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[0]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[1]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[2]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[0]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[1]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[2]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[0]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[1]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[2]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[0]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[1]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[2]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[4]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[8]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[9]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[17]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[18]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[0]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[1]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[2]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[8]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[9]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[10]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[12]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[16]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[17]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[18]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[19]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[20]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[21]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad9280_sample_m0/state_reg[2] )
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[1]' (FD) to 'grid_display_m0/v_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[5]' (FD) to 'grid_display_m0/v_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[6]' (FD) to 'grid_display_m0/v_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[8]' (FD) to 'grid_display_m0/v_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[9]' (FD) to 'grid_display_m0/v_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[10]' (FD) to 'grid_display_m0/v_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[11]' (FD) to 'grid_display_m0/v_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[12]' (FD) to 'grid_display_m0/v_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[13]' (FD) to 'grid_display_m0/v_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[16]' (FD) to 'grid_display_m0/v_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[17]' (FD) to 'grid_display_m0/v_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[18]' (FD) to 'grid_display_m0/v_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[19]' (FD) to 'grid_display_m0/v_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[20]' (FD) to 'grid_display_m0/v_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[21]' (FD) to 'grid_display_m0/v_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[1]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[8]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[9]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[17]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[18]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[1]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[8]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[9]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[10]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ad9280_sample_m0/state_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 829.477 ; gain = 524.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'adda_pll_m0/clk_out1' to pin 'adda_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adda_pll_m0/clk_out2' to pin 'adda_pll_m0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_pll_m0/clk_out1' to pin 'video_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_pll_m0/clk_out2' to pin 'video_pll_m0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rgb2dvi_m0/SerialClk' to pin 'video_pll_m0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'rgb2dvi_m0/PixelClk' to 'i_6/wav_display_m0/timing_gen_xy_m0/y_cnt_reg[0]/C'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 829.477 ; gain = 524.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 829.477 ; gain = 524.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 841.285 ; gain = 536.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 841.285 ; gain = 536.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 841.285 ; gain = 536.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 841.285 ; gain = 536.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 841.285 ; gain = 536.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 841.285 ; gain = 536.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 841.285 ; gain = 536.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | wav_display_m0/timing_gen_xy_m0/hs_d1_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[23] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15] | 3      | 4     | NO           | NO                 | NO                | 4      | 0       | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |video_pll     |         1|
|2     |adda_pll      |         1|
|3     |da_rom        |         1|
|4     |rgb2dvi_0     |         1|
|5     |dpram2048x8   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |adda_pll    |     1|
|2     |da_rom      |     1|
|3     |dpram2048x8 |     1|
|4     |rgb2dvi_0   |     1|
|5     |video_pll   |     1|
|6     |CARRY4      |    35|
|7     |LUT1        |    22|
|8     |LUT2        |    52|
|9     |LUT3        |    42|
|10    |LUT4        |    26|
|11    |LUT5        |    54|
|12    |LUT6        |    59|
|13    |SRL16E      |     7|
|14    |FDCE        |   147|
|15    |FDRE        |    54|
|16    |IBUF        |    10|
|17    |OBUF        |    11|
+------+------------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   550|
|2     |  ad9280_sample_m0   |ad9280_sample   |   123|
|3     |  color_bar_m0       |color_bar       |   120|
|4     |  grid_display_m0    |grid_display    |   111|
|5     |    timing_gen_xy_m0 |timing_gen_xy_0 |    91|
|6     |  wav_display_m0     |wav_display     |   139|
|7     |    timing_gen_xy_m0 |timing_gen_xy   |   100|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 841.285 ; gain = 536.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 841.285 ; gain = 165.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 841.285 ; gain = 536.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 841.285 ; gain = 548.121
INFO: [Common 17-1381] The checkpoint 'F:/xilinx_project/AX7020/2017_NewCourse/course_s1_fpga/18_an108_adda_hdmi_test/an108_adda_lcd.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 841.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 10:14:42 2019...
