
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _8443_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8443_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8443_/CLK (sky130_fd_sc_hd__dfxtp_4)
     3    0.17    0.20    0.43    0.43 v _8443_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         ram[27][27] (net)
                  0.21    0.04    0.47 v _4981_/A1 (sky130_fd_sc_hd__mux2_8)
     1    0.30    0.18    0.50    0.97 v _4981_/X (sky130_fd_sc_hd__mux2_8)
                                         _3424_ (net)
                  0.82    0.40    1.37 v _4982_/A (sky130_fd_sc_hd__buf_12)
     1    0.32    0.11    0.47    1.85 v _4982_/X (sky130_fd_sc_hd__buf_12)
                                         _0617_ (net)
                  0.86    0.43    2.27 v _8443_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.27   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8443_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.43    9.57   library setup time
                                  9.57   data required time
-----------------------------------------------------------------------------
                                  9.57   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 48 input ports missing set_input_delay.
  a1[0]
  a1[1]
  a1[2]
  a1[3]
  a1[4]
  a2[0]
  a2[1]
  a2[2]
  a2[3]
  a2[4]
  a3[0]
  a3[1]
  a3[2]
  a3[3]
  a3[4]
  wd3[0]
  wd3[10]
  wd3[11]
  wd3[12]
  wd3[13]
  wd3[14]
  wd3[15]
  wd3[16]
  wd3[17]
  wd3[18]
  wd3[19]
  wd3[1]
  wd3[20]
  wd3[21]
  wd3[22]
  wd3[23]
  wd3[24]
  wd3[25]
  wd3[26]
  wd3[27]
  wd3[28]
  wd3[29]
  wd3[2]
  wd3[30]
  wd3[31]
  wd3[3]
  wd3[4]
  wd3[5]
  wd3[6]
  wd3[7]
  wd3[8]
  wd3[9]
  we3
Warning: There are 64 unconstrained endpoints.
  rd1[0]
  rd1[10]
  rd1[11]
  rd1[12]
  rd1[13]
  rd1[14]
  rd1[15]
  rd1[16]
  rd1[17]
  rd1[18]
  rd1[19]
  rd1[1]
  rd1[20]
  rd1[21]
  rd1[22]
  rd1[23]
  rd1[24]
  rd1[25]
  rd1[26]
  rd1[27]
  rd1[28]
  rd1[29]
  rd1[2]
  rd1[30]
  rd1[31]
  rd1[3]
  rd1[4]
  rd1[5]
  rd1[6]
  rd1[7]
  rd1[8]
  rd1[9]
  rd2[0]
  rd2[10]
  rd2[11]
  rd2[12]
  rd2[13]
  rd2[14]
  rd2[15]
  rd2[16]
  rd2[17]
  rd2[18]
  rd2[19]
  rd2[1]
  rd2[20]
  rd2[21]
  rd2[22]
  rd2[23]
  rd2[24]
  rd2[25]
  rd2[26]
  rd2[27]
  rd2[28]
  rd2[29]
  rd2[2]
  rd2[30]
  rd2[31]
  rd2[3]
  rd2[4]
  rd2[5]
  rd2[6]
  rd2[7]
  rd2[8]
  rd2[9]
