// Seed: 2832955460
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_9 = 1'd0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri1  id_3
);
  wire id_5;
  wire id_6 = id_6;
  assign id_2 = 1;
  wire id_7;
  assign id_5 = id_5;
  reg  id_8;
  wire id_9;
  always_ff @(negedge id_1) id_8 <= 1;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5,
      id_9,
      id_6,
      id_6,
      id_7,
      id_7
  );
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  wire id_40;
endmodule
