// Verilog Behavioral Simulator
// Copyright (C) 2011 Lay Hoon Tho, Jimen Ching
//
// This file is part of the Verilog Behavioral Simulator package.
// See the file COPYRIGHT for copyright and disclaimer information.
// See the file COPYING for the licensing terms and conditions.
// See the file CONTRIBUTORS for a list of contributing authors.
//
// vbs.h
//
// This is the library interface to allow applications to use the
// simulator.

#ifndef _VBS_H
#define _VBS_H

class vbs
	{
	};

#endif /* _VBS_H */
