

================================================================
== Vivado HLS Report for 'ih_loop_proc'
================================================================
* Date:           Tue Dec 18 11:03:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  176097|  176097|  176097|  176097|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+--------+--------+----------+-----------+-----------+------+----------+
        |           |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+--------+--------+----------+-----------+-----------+------+----------+
        |- ih_loop  |  176096|  176096|      5503|          -|          -|    32|    no    |
        +-----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3_i_i)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: empty (35)  [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([784 x float]* %inputData, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

ST_1: StgValue_5 (36)  [1/1] 1.59ns
newFuncRoot:1  br label %0


 <State 2>: 3.88ns
ST_2: o_0_i_i (38)  [1/1] 0.00ns
:0  %o_0_i_i = phi i6 [ 0, %newFuncRoot ], [ %o, %codeRepl ]

ST_2: exitcond3_i_i (39)  [1/1] 3.88ns  loc: nn_hls/src/digitRecognizer.cpp:9
:1  %exitcond3_i_i = icmp eq i6 %o_0_i_i, -32

ST_2: empty_6 (40)  [1/1] 0.00ns
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: o (41)  [1/1] 2.31ns  loc: nn_hls/src/digitRecognizer.cpp:9
:3  %o = add i6 %o_0_i_i, 1

ST_2: StgValue_10 (42)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:4  br i1 %exitcond3_i_i, label %.preheader.preheader.exitStub, label %codeRepl

ST_2: StgValue_11 (45)  [2/2] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
codeRepl:1  call fastcc void @dataflow_in_loop_ih_(i6 %o_0_i_i, [784 x float]* %inputData, [32 x float]* %hiddenOut) nounwind

ST_2: StgValue_12 (48)  [1/1] 0.00ns
.preheader.preheader.exitStub:0  ret void


 <State 3>: 0.00ns
ST_3: StgValue_13 (44)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
codeRepl:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_3: StgValue_14 (45)  [1/2] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
codeRepl:1  call fastcc void @dataflow_in_loop_ih_(i6 %o_0_i_i, [784 x float]* %inputData, [32 x float]* %hiddenOut) nounwind

ST_3: StgValue_15 (46)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
codeRepl:2  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', nn_hls/src/digitRecognizer.cpp:9) [38]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', nn_hls/src/digitRecognizer.cpp:9) [38]  (0 ns)
	'icmp' operation ('exitcond3_i_i', nn_hls/src/digitRecognizer.cpp:9) [39]  (3.88 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
