|processor_tb


|processor_tb|microprocessor:microDUT
clk => clk.IN3
rst => rst.IN3


|processor_tb|microprocessor:microDUT|insmem:instrmemory
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.RADDR
a[3] => RAM.RADDR1
a[4] => RAM.RADDR2
a[5] => RAM.RADDR3
a[6] => RAM.RADDR4
a[7] => RAM.RADDR5
a[8] => RAM.RADDR6
a[9] => RAM.RADDR7
a[10] => RAM.RADDR8
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|processor_tb|microprocessor:microDUT|reg_file:regfile
clk => clk.IN15
rst => rst.IN15
A1[0] => A1[0].IN1
A1[1] => A1[1].IN1
A1[2] => A1[2].IN1
A1[3] => A1[3].IN1
A2[0] => A2[0].IN1
A2[1] => A2[1].IN1
A2[2] => A2[2].IN1
A2[3] => A2[3].IN1
A3[0] => A3[0].IN1
A3[1] => A3[1].IN1
A3[2] => A3[2].IN1
A3[3] => A3[3].IN1
WD3[0] => WD3[0].IN15
WD3[1] => WD3[1].IN15
WD3[2] => WD3[2].IN15
WD3[3] => WD3[3].IN15
WD3[4] => WD3[4].IN15
WD3[5] => WD3[5].IN15
WD3[6] => WD3[6].IN15
WD3[7] => WD3[7].IN15
WD3[8] => WD3[8].IN15
WD3[9] => WD3[9].IN15
WD3[10] => WD3[10].IN15
WD3[11] => WD3[11].IN15
WD3[12] => WD3[12].IN15
WD3[13] => WD3[13].IN15
WD3[14] => WD3[14].IN15
WD3[15] => WD3[15].IN15
WD3[16] => WD3[16].IN15
WD3[17] => WD3[17].IN15
WD3[18] => WD3[18].IN15
WD3[19] => WD3[19].IN15
WD3[20] => WD3[20].IN15
WD3[21] => WD3[21].IN15
WD3[22] => WD3[22].IN15
WD3[23] => WD3[23].IN15
WD3[24] => WD3[24].IN15
WD3[25] => WD3[25].IN15
WD3[26] => WD3[26].IN15
WD3[27] => WD3[27].IN15
WD3[28] => WD3[28].IN15
WD3[29] => WD3[29].IN15
WD3[30] => WD3[30].IN15
WD3[31] => WD3[31].IN15
R15[0] => Ro15[0].IN2
R15[1] => Ro15[1].IN2
R15[2] => Ro15[2].IN2
R15[3] => Ro15[3].IN2
R15[4] => Ro15[4].IN2
R15[5] => Ro15[5].IN2
R15[6] => Ro15[6].IN2
R15[7] => Ro15[7].IN2
R15[8] => Ro15[8].IN2
R15[9] => Ro15[9].IN2
R15[10] => Ro15[10].IN2
R15[11] => Ro15[11].IN2
R15[12] => Ro15[12].IN2
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
WE3 => comb.IN1
RD1[0] <= mux4_31:muxA1.port17
RD1[1] <= mux4_31:muxA1.port17
RD1[2] <= mux4_31:muxA1.port17
RD1[3] <= mux4_31:muxA1.port17
RD1[4] <= mux4_31:muxA1.port17
RD1[5] <= mux4_31:muxA1.port17
RD1[6] <= mux4_31:muxA1.port17
RD1[7] <= mux4_31:muxA1.port17
RD1[8] <= mux4_31:muxA1.port17
RD1[9] <= mux4_31:muxA1.port17
RD1[10] <= mux4_31:muxA1.port17
RD1[11] <= mux4_31:muxA1.port17
RD1[12] <= mux4_31:muxA1.port17
RD1[13] <= mux4_31:muxA1.port17
RD1[14] <= mux4_31:muxA1.port17
RD1[15] <= mux4_31:muxA1.port17
RD1[16] <= mux4_31:muxA1.port17
RD1[17] <= mux4_31:muxA1.port17
RD1[18] <= mux4_31:muxA1.port17
RD1[19] <= mux4_31:muxA1.port17
RD1[20] <= mux4_31:muxA1.port17
RD1[21] <= mux4_31:muxA1.port17
RD1[22] <= mux4_31:muxA1.port17
RD1[23] <= mux4_31:muxA1.port17
RD1[24] <= mux4_31:muxA1.port17
RD1[25] <= mux4_31:muxA1.port17
RD1[26] <= mux4_31:muxA1.port17
RD1[27] <= mux4_31:muxA1.port17
RD1[28] <= mux4_31:muxA1.port17
RD1[29] <= mux4_31:muxA1.port17
RD1[30] <= mux4_31:muxA1.port17
RD1[31] <= mux4_31:muxA1.port17
RD2[0] <= mux4_31:muxA3.port17
RD2[1] <= mux4_31:muxA3.port17
RD2[2] <= mux4_31:muxA3.port17
RD2[3] <= mux4_31:muxA3.port17
RD2[4] <= mux4_31:muxA3.port17
RD2[5] <= mux4_31:muxA3.port17
RD2[6] <= mux4_31:muxA3.port17
RD2[7] <= mux4_31:muxA3.port17
RD2[8] <= mux4_31:muxA3.port17
RD2[9] <= mux4_31:muxA3.port17
RD2[10] <= mux4_31:muxA3.port17
RD2[11] <= mux4_31:muxA3.port17
RD2[12] <= mux4_31:muxA3.port17
RD2[13] <= mux4_31:muxA3.port17
RD2[14] <= mux4_31:muxA3.port17
RD2[15] <= mux4_31:muxA3.port17
RD2[16] <= mux4_31:muxA3.port17
RD2[17] <= mux4_31:muxA3.port17
RD2[18] <= mux4_31:muxA3.port17
RD2[19] <= mux4_31:muxA3.port17
RD2[20] <= mux4_31:muxA3.port17
RD2[21] <= mux4_31:muxA3.port17
RD2[22] <= mux4_31:muxA3.port17
RD2[23] <= mux4_31:muxA3.port17
RD2[24] <= mux4_31:muxA3.port17
RD2[25] <= mux4_31:muxA3.port17
RD2[26] <= mux4_31:muxA3.port17
RD2[27] <= mux4_31:muxA3.port17
RD2[28] <= mux4_31:muxA3.port17
RD2[29] <= mux4_31:muxA3.port17
RD2[30] <= mux4_31:muxA3.port17
RD2[31] <= mux4_31:muxA3.port17


|processor_tb|microprocessor:microDUT|reg_file:regfile|deco4_16:deco0
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
R[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|mux4_31:muxA1
A[0] => Mux0.IN3
A[0] => Mux1.IN3
A[0] => Mux2.IN3
A[0] => Mux3.IN3
A[0] => Mux4.IN3
A[0] => Mux5.IN3
A[0] => Mux6.IN3
A[0] => Mux7.IN3
A[0] => Mux8.IN3
A[0] => Mux9.IN3
A[0] => Mux10.IN3
A[0] => Mux11.IN3
A[0] => Mux12.IN3
A[0] => Mux13.IN3
A[0] => Mux14.IN3
A[0] => Mux15.IN3
A[0] => Mux16.IN3
A[0] => Mux17.IN3
A[0] => Mux18.IN3
A[0] => Mux19.IN3
A[0] => Mux20.IN3
A[0] => Mux21.IN3
A[0] => Mux22.IN3
A[0] => Mux23.IN3
A[0] => Mux24.IN3
A[0] => Mux25.IN3
A[0] => Mux26.IN3
A[0] => Mux27.IN3
A[0] => Mux28.IN3
A[0] => Mux29.IN3
A[0] => Mux30.IN3
A[0] => Mux31.IN3
A[1] => Mux0.IN2
A[1] => Mux1.IN2
A[1] => Mux2.IN2
A[1] => Mux3.IN2
A[1] => Mux4.IN2
A[1] => Mux5.IN2
A[1] => Mux6.IN2
A[1] => Mux7.IN2
A[1] => Mux8.IN2
A[1] => Mux9.IN2
A[1] => Mux10.IN2
A[1] => Mux11.IN2
A[1] => Mux12.IN2
A[1] => Mux13.IN2
A[1] => Mux14.IN2
A[1] => Mux15.IN2
A[1] => Mux16.IN2
A[1] => Mux17.IN2
A[1] => Mux18.IN2
A[1] => Mux19.IN2
A[1] => Mux20.IN2
A[1] => Mux21.IN2
A[1] => Mux22.IN2
A[1] => Mux23.IN2
A[1] => Mux24.IN2
A[1] => Mux25.IN2
A[1] => Mux26.IN2
A[1] => Mux27.IN2
A[1] => Mux28.IN2
A[1] => Mux29.IN2
A[1] => Mux30.IN2
A[1] => Mux31.IN2
A[2] => Mux0.IN1
A[2] => Mux1.IN1
A[2] => Mux2.IN1
A[2] => Mux3.IN1
A[2] => Mux4.IN1
A[2] => Mux5.IN1
A[2] => Mux6.IN1
A[2] => Mux7.IN1
A[2] => Mux8.IN1
A[2] => Mux9.IN1
A[2] => Mux10.IN1
A[2] => Mux11.IN1
A[2] => Mux12.IN1
A[2] => Mux13.IN1
A[2] => Mux14.IN1
A[2] => Mux15.IN1
A[2] => Mux16.IN1
A[2] => Mux17.IN1
A[2] => Mux18.IN1
A[2] => Mux19.IN1
A[2] => Mux20.IN1
A[2] => Mux21.IN1
A[2] => Mux22.IN1
A[2] => Mux23.IN1
A[2] => Mux24.IN1
A[2] => Mux25.IN1
A[2] => Mux26.IN1
A[2] => Mux27.IN1
A[2] => Mux28.IN1
A[2] => Mux29.IN1
A[2] => Mux30.IN1
A[2] => Mux31.IN1
A[3] => Mux0.IN0
A[3] => Mux1.IN0
A[3] => Mux2.IN0
A[3] => Mux3.IN0
A[3] => Mux4.IN0
A[3] => Mux5.IN0
A[3] => Mux6.IN0
A[3] => Mux7.IN0
A[3] => Mux8.IN0
A[3] => Mux9.IN0
A[3] => Mux10.IN0
A[3] => Mux11.IN0
A[3] => Mux12.IN0
A[3] => Mux13.IN0
A[3] => Mux14.IN0
A[3] => Mux15.IN0
A[3] => Mux16.IN0
A[3] => Mux17.IN0
A[3] => Mux18.IN0
A[3] => Mux19.IN0
A[3] => Mux20.IN0
A[3] => Mux21.IN0
A[3] => Mux22.IN0
A[3] => Mux23.IN0
A[3] => Mux24.IN0
A[3] => Mux25.IN0
A[3] => Mux26.IN0
A[3] => Mux27.IN0
A[3] => Mux28.IN0
A[3] => Mux29.IN0
A[3] => Mux30.IN0
A[3] => Mux31.IN0
R0[0] => Mux31.IN4
R0[1] => Mux30.IN4
R0[2] => Mux29.IN4
R0[3] => Mux28.IN4
R0[4] => Mux27.IN4
R0[5] => Mux26.IN4
R0[6] => Mux25.IN4
R0[7] => Mux24.IN4
R0[8] => Mux23.IN4
R0[9] => Mux22.IN4
R0[10] => Mux21.IN4
R0[11] => Mux20.IN4
R0[12] => Mux19.IN4
R0[13] => Mux18.IN4
R0[14] => Mux17.IN4
R0[15] => Mux16.IN4
R0[16] => Mux15.IN4
R0[17] => Mux14.IN4
R0[18] => Mux13.IN4
R0[19] => Mux12.IN4
R0[20] => Mux11.IN4
R0[21] => Mux10.IN4
R0[22] => Mux9.IN4
R0[23] => Mux8.IN4
R0[24] => Mux7.IN4
R0[25] => Mux6.IN4
R0[26] => Mux5.IN4
R0[27] => Mux4.IN4
R0[28] => Mux3.IN4
R0[29] => Mux2.IN4
R0[30] => Mux1.IN4
R0[31] => Mux0.IN4
R1[0] => Mux31.IN5
R1[1] => Mux30.IN5
R1[2] => Mux29.IN5
R1[3] => Mux28.IN5
R1[4] => Mux27.IN5
R1[5] => Mux26.IN5
R1[6] => Mux25.IN5
R1[7] => Mux24.IN5
R1[8] => Mux23.IN5
R1[9] => Mux22.IN5
R1[10] => Mux21.IN5
R1[11] => Mux20.IN5
R1[12] => Mux19.IN5
R1[13] => Mux18.IN5
R1[14] => Mux17.IN5
R1[15] => Mux16.IN5
R1[16] => Mux15.IN5
R1[17] => Mux14.IN5
R1[18] => Mux13.IN5
R1[19] => Mux12.IN5
R1[20] => Mux11.IN5
R1[21] => Mux10.IN5
R1[22] => Mux9.IN5
R1[23] => Mux8.IN5
R1[24] => Mux7.IN5
R1[25] => Mux6.IN5
R1[26] => Mux5.IN5
R1[27] => Mux4.IN5
R1[28] => Mux3.IN5
R1[29] => Mux2.IN5
R1[30] => Mux1.IN5
R1[31] => Mux0.IN5
R2[0] => Mux31.IN6
R2[1] => Mux30.IN6
R2[2] => Mux29.IN6
R2[3] => Mux28.IN6
R2[4] => Mux27.IN6
R2[5] => Mux26.IN6
R2[6] => Mux25.IN6
R2[7] => Mux24.IN6
R2[8] => Mux23.IN6
R2[9] => Mux22.IN6
R2[10] => Mux21.IN6
R2[11] => Mux20.IN6
R2[12] => Mux19.IN6
R2[13] => Mux18.IN6
R2[14] => Mux17.IN6
R2[15] => Mux16.IN6
R2[16] => Mux15.IN6
R2[17] => Mux14.IN6
R2[18] => Mux13.IN6
R2[19] => Mux12.IN6
R2[20] => Mux11.IN6
R2[21] => Mux10.IN6
R2[22] => Mux9.IN6
R2[23] => Mux8.IN6
R2[24] => Mux7.IN6
R2[25] => Mux6.IN6
R2[26] => Mux5.IN6
R2[27] => Mux4.IN6
R2[28] => Mux3.IN6
R2[29] => Mux2.IN6
R2[30] => Mux1.IN6
R2[31] => Mux0.IN6
R3[0] => Mux31.IN7
R3[1] => Mux30.IN7
R3[2] => Mux29.IN7
R3[3] => Mux28.IN7
R3[4] => Mux27.IN7
R3[5] => Mux26.IN7
R3[6] => Mux25.IN7
R3[7] => Mux24.IN7
R3[8] => Mux23.IN7
R3[9] => Mux22.IN7
R3[10] => Mux21.IN7
R3[11] => Mux20.IN7
R3[12] => Mux19.IN7
R3[13] => Mux18.IN7
R3[14] => Mux17.IN7
R3[15] => Mux16.IN7
R3[16] => Mux15.IN7
R3[17] => Mux14.IN7
R3[18] => Mux13.IN7
R3[19] => Mux12.IN7
R3[20] => Mux11.IN7
R3[21] => Mux10.IN7
R3[22] => Mux9.IN7
R3[23] => Mux8.IN7
R3[24] => Mux7.IN7
R3[25] => Mux6.IN7
R3[26] => Mux5.IN7
R3[27] => Mux4.IN7
R3[28] => Mux3.IN7
R3[29] => Mux2.IN7
R3[30] => Mux1.IN7
R3[31] => Mux0.IN7
R4[0] => Mux31.IN8
R4[1] => Mux30.IN8
R4[2] => Mux29.IN8
R4[3] => Mux28.IN8
R4[4] => Mux27.IN8
R4[5] => Mux26.IN8
R4[6] => Mux25.IN8
R4[7] => Mux24.IN8
R4[8] => Mux23.IN8
R4[9] => Mux22.IN8
R4[10] => Mux21.IN8
R4[11] => Mux20.IN8
R4[12] => Mux19.IN8
R4[13] => Mux18.IN8
R4[14] => Mux17.IN8
R4[15] => Mux16.IN8
R4[16] => Mux15.IN8
R4[17] => Mux14.IN8
R4[18] => Mux13.IN8
R4[19] => Mux12.IN8
R4[20] => Mux11.IN8
R4[21] => Mux10.IN8
R4[22] => Mux9.IN8
R4[23] => Mux8.IN8
R4[24] => Mux7.IN8
R4[25] => Mux6.IN8
R4[26] => Mux5.IN8
R4[27] => Mux4.IN8
R4[28] => Mux3.IN8
R4[29] => Mux2.IN8
R4[30] => Mux1.IN8
R4[31] => Mux0.IN8
R5[0] => Mux31.IN9
R5[1] => Mux30.IN9
R5[2] => Mux29.IN9
R5[3] => Mux28.IN9
R5[4] => Mux27.IN9
R5[5] => Mux26.IN9
R5[6] => Mux25.IN9
R5[7] => Mux24.IN9
R5[8] => Mux23.IN9
R5[9] => Mux22.IN9
R5[10] => Mux21.IN9
R5[11] => Mux20.IN9
R5[12] => Mux19.IN9
R5[13] => Mux18.IN9
R5[14] => Mux17.IN9
R5[15] => Mux16.IN9
R5[16] => Mux15.IN9
R5[17] => Mux14.IN9
R5[18] => Mux13.IN9
R5[19] => Mux12.IN9
R5[20] => Mux11.IN9
R5[21] => Mux10.IN9
R5[22] => Mux9.IN9
R5[23] => Mux8.IN9
R5[24] => Mux7.IN9
R5[25] => Mux6.IN9
R5[26] => Mux5.IN9
R5[27] => Mux4.IN9
R5[28] => Mux3.IN9
R5[29] => Mux2.IN9
R5[30] => Mux1.IN9
R5[31] => Mux0.IN9
R6[0] => Mux31.IN10
R6[1] => Mux30.IN10
R6[2] => Mux29.IN10
R6[3] => Mux28.IN10
R6[4] => Mux27.IN10
R6[5] => Mux26.IN10
R6[6] => Mux25.IN10
R6[7] => Mux24.IN10
R6[8] => Mux23.IN10
R6[9] => Mux22.IN10
R6[10] => Mux21.IN10
R6[11] => Mux20.IN10
R6[12] => Mux19.IN10
R6[13] => Mux18.IN10
R6[14] => Mux17.IN10
R6[15] => Mux16.IN10
R6[16] => Mux15.IN10
R6[17] => Mux14.IN10
R6[18] => Mux13.IN10
R6[19] => Mux12.IN10
R6[20] => Mux11.IN10
R6[21] => Mux10.IN10
R6[22] => Mux9.IN10
R6[23] => Mux8.IN10
R6[24] => Mux7.IN10
R6[25] => Mux6.IN10
R6[26] => Mux5.IN10
R6[27] => Mux4.IN10
R6[28] => Mux3.IN10
R6[29] => Mux2.IN10
R6[30] => Mux1.IN10
R6[31] => Mux0.IN10
R7[0] => Mux31.IN11
R7[1] => Mux30.IN11
R7[2] => Mux29.IN11
R7[3] => Mux28.IN11
R7[4] => Mux27.IN11
R7[5] => Mux26.IN11
R7[6] => Mux25.IN11
R7[7] => Mux24.IN11
R7[8] => Mux23.IN11
R7[9] => Mux22.IN11
R7[10] => Mux21.IN11
R7[11] => Mux20.IN11
R7[12] => Mux19.IN11
R7[13] => Mux18.IN11
R7[14] => Mux17.IN11
R7[15] => Mux16.IN11
R7[16] => Mux15.IN11
R7[17] => Mux14.IN11
R7[18] => Mux13.IN11
R7[19] => Mux12.IN11
R7[20] => Mux11.IN11
R7[21] => Mux10.IN11
R7[22] => Mux9.IN11
R7[23] => Mux8.IN11
R7[24] => Mux7.IN11
R7[25] => Mux6.IN11
R7[26] => Mux5.IN11
R7[27] => Mux4.IN11
R7[28] => Mux3.IN11
R7[29] => Mux2.IN11
R7[30] => Mux1.IN11
R7[31] => Mux0.IN11
R8[0] => Mux31.IN12
R8[1] => Mux30.IN12
R8[2] => Mux29.IN12
R8[3] => Mux28.IN12
R8[4] => Mux27.IN12
R8[5] => Mux26.IN12
R8[6] => Mux25.IN12
R8[7] => Mux24.IN12
R8[8] => Mux23.IN12
R8[9] => Mux22.IN12
R8[10] => Mux21.IN12
R8[11] => Mux20.IN12
R8[12] => Mux19.IN12
R8[13] => Mux18.IN12
R8[14] => Mux17.IN12
R8[15] => Mux16.IN12
R8[16] => Mux15.IN12
R8[17] => Mux14.IN12
R8[18] => Mux13.IN12
R8[19] => Mux12.IN12
R8[20] => Mux11.IN12
R8[21] => Mux10.IN12
R8[22] => Mux9.IN12
R8[23] => Mux8.IN12
R8[24] => Mux7.IN12
R8[25] => Mux6.IN12
R8[26] => Mux5.IN12
R8[27] => Mux4.IN12
R8[28] => Mux3.IN12
R8[29] => Mux2.IN12
R8[30] => Mux1.IN12
R8[31] => Mux0.IN12
R9[0] => Mux31.IN13
R9[1] => Mux30.IN13
R9[2] => Mux29.IN13
R9[3] => Mux28.IN13
R9[4] => Mux27.IN13
R9[5] => Mux26.IN13
R9[6] => Mux25.IN13
R9[7] => Mux24.IN13
R9[8] => Mux23.IN13
R9[9] => Mux22.IN13
R9[10] => Mux21.IN13
R9[11] => Mux20.IN13
R9[12] => Mux19.IN13
R9[13] => Mux18.IN13
R9[14] => Mux17.IN13
R9[15] => Mux16.IN13
R9[16] => Mux15.IN13
R9[17] => Mux14.IN13
R9[18] => Mux13.IN13
R9[19] => Mux12.IN13
R9[20] => Mux11.IN13
R9[21] => Mux10.IN13
R9[22] => Mux9.IN13
R9[23] => Mux8.IN13
R9[24] => Mux7.IN13
R9[25] => Mux6.IN13
R9[26] => Mux5.IN13
R9[27] => Mux4.IN13
R9[28] => Mux3.IN13
R9[29] => Mux2.IN13
R9[30] => Mux1.IN13
R9[31] => Mux0.IN13
R10[0] => Mux31.IN14
R10[1] => Mux30.IN14
R10[2] => Mux29.IN14
R10[3] => Mux28.IN14
R10[4] => Mux27.IN14
R10[5] => Mux26.IN14
R10[6] => Mux25.IN14
R10[7] => Mux24.IN14
R10[8] => Mux23.IN14
R10[9] => Mux22.IN14
R10[10] => Mux21.IN14
R10[11] => Mux20.IN14
R10[12] => Mux19.IN14
R10[13] => Mux18.IN14
R10[14] => Mux17.IN14
R10[15] => Mux16.IN14
R10[16] => Mux15.IN14
R10[17] => Mux14.IN14
R10[18] => Mux13.IN14
R10[19] => Mux12.IN14
R10[20] => Mux11.IN14
R10[21] => Mux10.IN14
R10[22] => Mux9.IN14
R10[23] => Mux8.IN14
R10[24] => Mux7.IN14
R10[25] => Mux6.IN14
R10[26] => Mux5.IN14
R10[27] => Mux4.IN14
R10[28] => Mux3.IN14
R10[29] => Mux2.IN14
R10[30] => Mux1.IN14
R10[31] => Mux0.IN14
R11[0] => Mux31.IN15
R11[1] => Mux30.IN15
R11[2] => Mux29.IN15
R11[3] => Mux28.IN15
R11[4] => Mux27.IN15
R11[5] => Mux26.IN15
R11[6] => Mux25.IN15
R11[7] => Mux24.IN15
R11[8] => Mux23.IN15
R11[9] => Mux22.IN15
R11[10] => Mux21.IN15
R11[11] => Mux20.IN15
R11[12] => Mux19.IN15
R11[13] => Mux18.IN15
R11[14] => Mux17.IN15
R11[15] => Mux16.IN15
R11[16] => Mux15.IN15
R11[17] => Mux14.IN15
R11[18] => Mux13.IN15
R11[19] => Mux12.IN15
R11[20] => Mux11.IN15
R11[21] => Mux10.IN15
R11[22] => Mux9.IN15
R11[23] => Mux8.IN15
R11[24] => Mux7.IN15
R11[25] => Mux6.IN15
R11[26] => Mux5.IN15
R11[27] => Mux4.IN15
R11[28] => Mux3.IN15
R11[29] => Mux2.IN15
R11[30] => Mux1.IN15
R11[31] => Mux0.IN15
R12[0] => Mux31.IN16
R12[1] => Mux30.IN16
R12[2] => Mux29.IN16
R12[3] => Mux28.IN16
R12[4] => Mux27.IN16
R12[5] => Mux26.IN16
R12[6] => Mux25.IN16
R12[7] => Mux24.IN16
R12[8] => Mux23.IN16
R12[9] => Mux22.IN16
R12[10] => Mux21.IN16
R12[11] => Mux20.IN16
R12[12] => Mux19.IN16
R12[13] => Mux18.IN16
R12[14] => Mux17.IN16
R12[15] => Mux16.IN16
R12[16] => Mux15.IN16
R12[17] => Mux14.IN16
R12[18] => Mux13.IN16
R12[19] => Mux12.IN16
R12[20] => Mux11.IN16
R12[21] => Mux10.IN16
R12[22] => Mux9.IN16
R12[23] => Mux8.IN16
R12[24] => Mux7.IN16
R12[25] => Mux6.IN16
R12[26] => Mux5.IN16
R12[27] => Mux4.IN16
R12[28] => Mux3.IN16
R12[29] => Mux2.IN16
R12[30] => Mux1.IN16
R12[31] => Mux0.IN16
R13[0] => Mux31.IN17
R13[1] => Mux30.IN17
R13[2] => Mux29.IN17
R13[3] => Mux28.IN17
R13[4] => Mux27.IN17
R13[5] => Mux26.IN17
R13[6] => Mux25.IN17
R13[7] => Mux24.IN17
R13[8] => Mux23.IN17
R13[9] => Mux22.IN17
R13[10] => Mux21.IN17
R13[11] => Mux20.IN17
R13[12] => Mux19.IN17
R13[13] => Mux18.IN17
R13[14] => Mux17.IN17
R13[15] => Mux16.IN17
R13[16] => Mux15.IN17
R13[17] => Mux14.IN17
R13[18] => Mux13.IN17
R13[19] => Mux12.IN17
R13[20] => Mux11.IN17
R13[21] => Mux10.IN17
R13[22] => Mux9.IN17
R13[23] => Mux8.IN17
R13[24] => Mux7.IN17
R13[25] => Mux6.IN17
R13[26] => Mux5.IN17
R13[27] => Mux4.IN17
R13[28] => Mux3.IN17
R13[29] => Mux2.IN17
R13[30] => Mux1.IN17
R13[31] => Mux0.IN17
R14[0] => Mux31.IN18
R14[1] => Mux30.IN18
R14[2] => Mux29.IN18
R14[3] => Mux28.IN18
R14[4] => Mux27.IN18
R14[5] => Mux26.IN18
R14[6] => Mux25.IN18
R14[7] => Mux24.IN18
R14[8] => Mux23.IN18
R14[9] => Mux22.IN18
R14[10] => Mux21.IN18
R14[11] => Mux20.IN18
R14[12] => Mux19.IN18
R14[13] => Mux18.IN18
R14[14] => Mux17.IN18
R14[15] => Mux16.IN18
R14[16] => Mux15.IN18
R14[17] => Mux14.IN18
R14[18] => Mux13.IN18
R14[19] => Mux12.IN18
R14[20] => Mux11.IN18
R14[21] => Mux10.IN18
R14[22] => Mux9.IN18
R14[23] => Mux8.IN18
R14[24] => Mux7.IN18
R14[25] => Mux6.IN18
R14[26] => Mux5.IN18
R14[27] => Mux4.IN18
R14[28] => Mux3.IN18
R14[29] => Mux2.IN18
R14[30] => Mux1.IN18
R14[31] => Mux0.IN18
R15[0] => Mux31.IN19
R15[1] => Mux30.IN19
R15[2] => Mux29.IN19
R15[3] => Mux28.IN19
R15[4] => Mux27.IN19
R15[5] => Mux26.IN19
R15[6] => Mux25.IN19
R15[7] => Mux24.IN19
R15[8] => Mux23.IN19
R15[9] => Mux22.IN19
R15[10] => Mux21.IN19
R15[11] => Mux20.IN19
R15[12] => Mux19.IN19
R15[13] => Mux18.IN19
R15[14] => Mux17.IN19
R15[15] => Mux16.IN19
R15[16] => Mux15.IN19
R15[17] => Mux14.IN19
R15[18] => Mux13.IN19
R15[19] => Mux12.IN19
R15[20] => Mux11.IN19
R15[21] => Mux10.IN19
R15[22] => Mux9.IN19
R15[23] => Mux8.IN19
R15[24] => Mux7.IN19
R15[25] => Mux6.IN19
R15[26] => Mux5.IN19
R15[27] => Mux4.IN19
R15[28] => Mux3.IN19
R15[29] => Mux2.IN19
R15[30] => Mux1.IN19
R15[31] => Mux0.IN19
R[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|mux4_31:muxA3
A[0] => Mux0.IN3
A[0] => Mux1.IN3
A[0] => Mux2.IN3
A[0] => Mux3.IN3
A[0] => Mux4.IN3
A[0] => Mux5.IN3
A[0] => Mux6.IN3
A[0] => Mux7.IN3
A[0] => Mux8.IN3
A[0] => Mux9.IN3
A[0] => Mux10.IN3
A[0] => Mux11.IN3
A[0] => Mux12.IN3
A[0] => Mux13.IN3
A[0] => Mux14.IN3
A[0] => Mux15.IN3
A[0] => Mux16.IN3
A[0] => Mux17.IN3
A[0] => Mux18.IN3
A[0] => Mux19.IN3
A[0] => Mux20.IN3
A[0] => Mux21.IN3
A[0] => Mux22.IN3
A[0] => Mux23.IN3
A[0] => Mux24.IN3
A[0] => Mux25.IN3
A[0] => Mux26.IN3
A[0] => Mux27.IN3
A[0] => Mux28.IN3
A[0] => Mux29.IN3
A[0] => Mux30.IN3
A[0] => Mux31.IN3
A[1] => Mux0.IN2
A[1] => Mux1.IN2
A[1] => Mux2.IN2
A[1] => Mux3.IN2
A[1] => Mux4.IN2
A[1] => Mux5.IN2
A[1] => Mux6.IN2
A[1] => Mux7.IN2
A[1] => Mux8.IN2
A[1] => Mux9.IN2
A[1] => Mux10.IN2
A[1] => Mux11.IN2
A[1] => Mux12.IN2
A[1] => Mux13.IN2
A[1] => Mux14.IN2
A[1] => Mux15.IN2
A[1] => Mux16.IN2
A[1] => Mux17.IN2
A[1] => Mux18.IN2
A[1] => Mux19.IN2
A[1] => Mux20.IN2
A[1] => Mux21.IN2
A[1] => Mux22.IN2
A[1] => Mux23.IN2
A[1] => Mux24.IN2
A[1] => Mux25.IN2
A[1] => Mux26.IN2
A[1] => Mux27.IN2
A[1] => Mux28.IN2
A[1] => Mux29.IN2
A[1] => Mux30.IN2
A[1] => Mux31.IN2
A[2] => Mux0.IN1
A[2] => Mux1.IN1
A[2] => Mux2.IN1
A[2] => Mux3.IN1
A[2] => Mux4.IN1
A[2] => Mux5.IN1
A[2] => Mux6.IN1
A[2] => Mux7.IN1
A[2] => Mux8.IN1
A[2] => Mux9.IN1
A[2] => Mux10.IN1
A[2] => Mux11.IN1
A[2] => Mux12.IN1
A[2] => Mux13.IN1
A[2] => Mux14.IN1
A[2] => Mux15.IN1
A[2] => Mux16.IN1
A[2] => Mux17.IN1
A[2] => Mux18.IN1
A[2] => Mux19.IN1
A[2] => Mux20.IN1
A[2] => Mux21.IN1
A[2] => Mux22.IN1
A[2] => Mux23.IN1
A[2] => Mux24.IN1
A[2] => Mux25.IN1
A[2] => Mux26.IN1
A[2] => Mux27.IN1
A[2] => Mux28.IN1
A[2] => Mux29.IN1
A[2] => Mux30.IN1
A[2] => Mux31.IN1
A[3] => Mux0.IN0
A[3] => Mux1.IN0
A[3] => Mux2.IN0
A[3] => Mux3.IN0
A[3] => Mux4.IN0
A[3] => Mux5.IN0
A[3] => Mux6.IN0
A[3] => Mux7.IN0
A[3] => Mux8.IN0
A[3] => Mux9.IN0
A[3] => Mux10.IN0
A[3] => Mux11.IN0
A[3] => Mux12.IN0
A[3] => Mux13.IN0
A[3] => Mux14.IN0
A[3] => Mux15.IN0
A[3] => Mux16.IN0
A[3] => Mux17.IN0
A[3] => Mux18.IN0
A[3] => Mux19.IN0
A[3] => Mux20.IN0
A[3] => Mux21.IN0
A[3] => Mux22.IN0
A[3] => Mux23.IN0
A[3] => Mux24.IN0
A[3] => Mux25.IN0
A[3] => Mux26.IN0
A[3] => Mux27.IN0
A[3] => Mux28.IN0
A[3] => Mux29.IN0
A[3] => Mux30.IN0
A[3] => Mux31.IN0
R0[0] => Mux31.IN4
R0[1] => Mux30.IN4
R0[2] => Mux29.IN4
R0[3] => Mux28.IN4
R0[4] => Mux27.IN4
R0[5] => Mux26.IN4
R0[6] => Mux25.IN4
R0[7] => Mux24.IN4
R0[8] => Mux23.IN4
R0[9] => Mux22.IN4
R0[10] => Mux21.IN4
R0[11] => Mux20.IN4
R0[12] => Mux19.IN4
R0[13] => Mux18.IN4
R0[14] => Mux17.IN4
R0[15] => Mux16.IN4
R0[16] => Mux15.IN4
R0[17] => Mux14.IN4
R0[18] => Mux13.IN4
R0[19] => Mux12.IN4
R0[20] => Mux11.IN4
R0[21] => Mux10.IN4
R0[22] => Mux9.IN4
R0[23] => Mux8.IN4
R0[24] => Mux7.IN4
R0[25] => Mux6.IN4
R0[26] => Mux5.IN4
R0[27] => Mux4.IN4
R0[28] => Mux3.IN4
R0[29] => Mux2.IN4
R0[30] => Mux1.IN4
R0[31] => Mux0.IN4
R1[0] => Mux31.IN5
R1[1] => Mux30.IN5
R1[2] => Mux29.IN5
R1[3] => Mux28.IN5
R1[4] => Mux27.IN5
R1[5] => Mux26.IN5
R1[6] => Mux25.IN5
R1[7] => Mux24.IN5
R1[8] => Mux23.IN5
R1[9] => Mux22.IN5
R1[10] => Mux21.IN5
R1[11] => Mux20.IN5
R1[12] => Mux19.IN5
R1[13] => Mux18.IN5
R1[14] => Mux17.IN5
R1[15] => Mux16.IN5
R1[16] => Mux15.IN5
R1[17] => Mux14.IN5
R1[18] => Mux13.IN5
R1[19] => Mux12.IN5
R1[20] => Mux11.IN5
R1[21] => Mux10.IN5
R1[22] => Mux9.IN5
R1[23] => Mux8.IN5
R1[24] => Mux7.IN5
R1[25] => Mux6.IN5
R1[26] => Mux5.IN5
R1[27] => Mux4.IN5
R1[28] => Mux3.IN5
R1[29] => Mux2.IN5
R1[30] => Mux1.IN5
R1[31] => Mux0.IN5
R2[0] => Mux31.IN6
R2[1] => Mux30.IN6
R2[2] => Mux29.IN6
R2[3] => Mux28.IN6
R2[4] => Mux27.IN6
R2[5] => Mux26.IN6
R2[6] => Mux25.IN6
R2[7] => Mux24.IN6
R2[8] => Mux23.IN6
R2[9] => Mux22.IN6
R2[10] => Mux21.IN6
R2[11] => Mux20.IN6
R2[12] => Mux19.IN6
R2[13] => Mux18.IN6
R2[14] => Mux17.IN6
R2[15] => Mux16.IN6
R2[16] => Mux15.IN6
R2[17] => Mux14.IN6
R2[18] => Mux13.IN6
R2[19] => Mux12.IN6
R2[20] => Mux11.IN6
R2[21] => Mux10.IN6
R2[22] => Mux9.IN6
R2[23] => Mux8.IN6
R2[24] => Mux7.IN6
R2[25] => Mux6.IN6
R2[26] => Mux5.IN6
R2[27] => Mux4.IN6
R2[28] => Mux3.IN6
R2[29] => Mux2.IN6
R2[30] => Mux1.IN6
R2[31] => Mux0.IN6
R3[0] => Mux31.IN7
R3[1] => Mux30.IN7
R3[2] => Mux29.IN7
R3[3] => Mux28.IN7
R3[4] => Mux27.IN7
R3[5] => Mux26.IN7
R3[6] => Mux25.IN7
R3[7] => Mux24.IN7
R3[8] => Mux23.IN7
R3[9] => Mux22.IN7
R3[10] => Mux21.IN7
R3[11] => Mux20.IN7
R3[12] => Mux19.IN7
R3[13] => Mux18.IN7
R3[14] => Mux17.IN7
R3[15] => Mux16.IN7
R3[16] => Mux15.IN7
R3[17] => Mux14.IN7
R3[18] => Mux13.IN7
R3[19] => Mux12.IN7
R3[20] => Mux11.IN7
R3[21] => Mux10.IN7
R3[22] => Mux9.IN7
R3[23] => Mux8.IN7
R3[24] => Mux7.IN7
R3[25] => Mux6.IN7
R3[26] => Mux5.IN7
R3[27] => Mux4.IN7
R3[28] => Mux3.IN7
R3[29] => Mux2.IN7
R3[30] => Mux1.IN7
R3[31] => Mux0.IN7
R4[0] => Mux31.IN8
R4[1] => Mux30.IN8
R4[2] => Mux29.IN8
R4[3] => Mux28.IN8
R4[4] => Mux27.IN8
R4[5] => Mux26.IN8
R4[6] => Mux25.IN8
R4[7] => Mux24.IN8
R4[8] => Mux23.IN8
R4[9] => Mux22.IN8
R4[10] => Mux21.IN8
R4[11] => Mux20.IN8
R4[12] => Mux19.IN8
R4[13] => Mux18.IN8
R4[14] => Mux17.IN8
R4[15] => Mux16.IN8
R4[16] => Mux15.IN8
R4[17] => Mux14.IN8
R4[18] => Mux13.IN8
R4[19] => Mux12.IN8
R4[20] => Mux11.IN8
R4[21] => Mux10.IN8
R4[22] => Mux9.IN8
R4[23] => Mux8.IN8
R4[24] => Mux7.IN8
R4[25] => Mux6.IN8
R4[26] => Mux5.IN8
R4[27] => Mux4.IN8
R4[28] => Mux3.IN8
R4[29] => Mux2.IN8
R4[30] => Mux1.IN8
R4[31] => Mux0.IN8
R5[0] => Mux31.IN9
R5[1] => Mux30.IN9
R5[2] => Mux29.IN9
R5[3] => Mux28.IN9
R5[4] => Mux27.IN9
R5[5] => Mux26.IN9
R5[6] => Mux25.IN9
R5[7] => Mux24.IN9
R5[8] => Mux23.IN9
R5[9] => Mux22.IN9
R5[10] => Mux21.IN9
R5[11] => Mux20.IN9
R5[12] => Mux19.IN9
R5[13] => Mux18.IN9
R5[14] => Mux17.IN9
R5[15] => Mux16.IN9
R5[16] => Mux15.IN9
R5[17] => Mux14.IN9
R5[18] => Mux13.IN9
R5[19] => Mux12.IN9
R5[20] => Mux11.IN9
R5[21] => Mux10.IN9
R5[22] => Mux9.IN9
R5[23] => Mux8.IN9
R5[24] => Mux7.IN9
R5[25] => Mux6.IN9
R5[26] => Mux5.IN9
R5[27] => Mux4.IN9
R5[28] => Mux3.IN9
R5[29] => Mux2.IN9
R5[30] => Mux1.IN9
R5[31] => Mux0.IN9
R6[0] => Mux31.IN10
R6[1] => Mux30.IN10
R6[2] => Mux29.IN10
R6[3] => Mux28.IN10
R6[4] => Mux27.IN10
R6[5] => Mux26.IN10
R6[6] => Mux25.IN10
R6[7] => Mux24.IN10
R6[8] => Mux23.IN10
R6[9] => Mux22.IN10
R6[10] => Mux21.IN10
R6[11] => Mux20.IN10
R6[12] => Mux19.IN10
R6[13] => Mux18.IN10
R6[14] => Mux17.IN10
R6[15] => Mux16.IN10
R6[16] => Mux15.IN10
R6[17] => Mux14.IN10
R6[18] => Mux13.IN10
R6[19] => Mux12.IN10
R6[20] => Mux11.IN10
R6[21] => Mux10.IN10
R6[22] => Mux9.IN10
R6[23] => Mux8.IN10
R6[24] => Mux7.IN10
R6[25] => Mux6.IN10
R6[26] => Mux5.IN10
R6[27] => Mux4.IN10
R6[28] => Mux3.IN10
R6[29] => Mux2.IN10
R6[30] => Mux1.IN10
R6[31] => Mux0.IN10
R7[0] => Mux31.IN11
R7[1] => Mux30.IN11
R7[2] => Mux29.IN11
R7[3] => Mux28.IN11
R7[4] => Mux27.IN11
R7[5] => Mux26.IN11
R7[6] => Mux25.IN11
R7[7] => Mux24.IN11
R7[8] => Mux23.IN11
R7[9] => Mux22.IN11
R7[10] => Mux21.IN11
R7[11] => Mux20.IN11
R7[12] => Mux19.IN11
R7[13] => Mux18.IN11
R7[14] => Mux17.IN11
R7[15] => Mux16.IN11
R7[16] => Mux15.IN11
R7[17] => Mux14.IN11
R7[18] => Mux13.IN11
R7[19] => Mux12.IN11
R7[20] => Mux11.IN11
R7[21] => Mux10.IN11
R7[22] => Mux9.IN11
R7[23] => Mux8.IN11
R7[24] => Mux7.IN11
R7[25] => Mux6.IN11
R7[26] => Mux5.IN11
R7[27] => Mux4.IN11
R7[28] => Mux3.IN11
R7[29] => Mux2.IN11
R7[30] => Mux1.IN11
R7[31] => Mux0.IN11
R8[0] => Mux31.IN12
R8[1] => Mux30.IN12
R8[2] => Mux29.IN12
R8[3] => Mux28.IN12
R8[4] => Mux27.IN12
R8[5] => Mux26.IN12
R8[6] => Mux25.IN12
R8[7] => Mux24.IN12
R8[8] => Mux23.IN12
R8[9] => Mux22.IN12
R8[10] => Mux21.IN12
R8[11] => Mux20.IN12
R8[12] => Mux19.IN12
R8[13] => Mux18.IN12
R8[14] => Mux17.IN12
R8[15] => Mux16.IN12
R8[16] => Mux15.IN12
R8[17] => Mux14.IN12
R8[18] => Mux13.IN12
R8[19] => Mux12.IN12
R8[20] => Mux11.IN12
R8[21] => Mux10.IN12
R8[22] => Mux9.IN12
R8[23] => Mux8.IN12
R8[24] => Mux7.IN12
R8[25] => Mux6.IN12
R8[26] => Mux5.IN12
R8[27] => Mux4.IN12
R8[28] => Mux3.IN12
R8[29] => Mux2.IN12
R8[30] => Mux1.IN12
R8[31] => Mux0.IN12
R9[0] => Mux31.IN13
R9[1] => Mux30.IN13
R9[2] => Mux29.IN13
R9[3] => Mux28.IN13
R9[4] => Mux27.IN13
R9[5] => Mux26.IN13
R9[6] => Mux25.IN13
R9[7] => Mux24.IN13
R9[8] => Mux23.IN13
R9[9] => Mux22.IN13
R9[10] => Mux21.IN13
R9[11] => Mux20.IN13
R9[12] => Mux19.IN13
R9[13] => Mux18.IN13
R9[14] => Mux17.IN13
R9[15] => Mux16.IN13
R9[16] => Mux15.IN13
R9[17] => Mux14.IN13
R9[18] => Mux13.IN13
R9[19] => Mux12.IN13
R9[20] => Mux11.IN13
R9[21] => Mux10.IN13
R9[22] => Mux9.IN13
R9[23] => Mux8.IN13
R9[24] => Mux7.IN13
R9[25] => Mux6.IN13
R9[26] => Mux5.IN13
R9[27] => Mux4.IN13
R9[28] => Mux3.IN13
R9[29] => Mux2.IN13
R9[30] => Mux1.IN13
R9[31] => Mux0.IN13
R10[0] => Mux31.IN14
R10[1] => Mux30.IN14
R10[2] => Mux29.IN14
R10[3] => Mux28.IN14
R10[4] => Mux27.IN14
R10[5] => Mux26.IN14
R10[6] => Mux25.IN14
R10[7] => Mux24.IN14
R10[8] => Mux23.IN14
R10[9] => Mux22.IN14
R10[10] => Mux21.IN14
R10[11] => Mux20.IN14
R10[12] => Mux19.IN14
R10[13] => Mux18.IN14
R10[14] => Mux17.IN14
R10[15] => Mux16.IN14
R10[16] => Mux15.IN14
R10[17] => Mux14.IN14
R10[18] => Mux13.IN14
R10[19] => Mux12.IN14
R10[20] => Mux11.IN14
R10[21] => Mux10.IN14
R10[22] => Mux9.IN14
R10[23] => Mux8.IN14
R10[24] => Mux7.IN14
R10[25] => Mux6.IN14
R10[26] => Mux5.IN14
R10[27] => Mux4.IN14
R10[28] => Mux3.IN14
R10[29] => Mux2.IN14
R10[30] => Mux1.IN14
R10[31] => Mux0.IN14
R11[0] => Mux31.IN15
R11[1] => Mux30.IN15
R11[2] => Mux29.IN15
R11[3] => Mux28.IN15
R11[4] => Mux27.IN15
R11[5] => Mux26.IN15
R11[6] => Mux25.IN15
R11[7] => Mux24.IN15
R11[8] => Mux23.IN15
R11[9] => Mux22.IN15
R11[10] => Mux21.IN15
R11[11] => Mux20.IN15
R11[12] => Mux19.IN15
R11[13] => Mux18.IN15
R11[14] => Mux17.IN15
R11[15] => Mux16.IN15
R11[16] => Mux15.IN15
R11[17] => Mux14.IN15
R11[18] => Mux13.IN15
R11[19] => Mux12.IN15
R11[20] => Mux11.IN15
R11[21] => Mux10.IN15
R11[22] => Mux9.IN15
R11[23] => Mux8.IN15
R11[24] => Mux7.IN15
R11[25] => Mux6.IN15
R11[26] => Mux5.IN15
R11[27] => Mux4.IN15
R11[28] => Mux3.IN15
R11[29] => Mux2.IN15
R11[30] => Mux1.IN15
R11[31] => Mux0.IN15
R12[0] => Mux31.IN16
R12[1] => Mux30.IN16
R12[2] => Mux29.IN16
R12[3] => Mux28.IN16
R12[4] => Mux27.IN16
R12[5] => Mux26.IN16
R12[6] => Mux25.IN16
R12[7] => Mux24.IN16
R12[8] => Mux23.IN16
R12[9] => Mux22.IN16
R12[10] => Mux21.IN16
R12[11] => Mux20.IN16
R12[12] => Mux19.IN16
R12[13] => Mux18.IN16
R12[14] => Mux17.IN16
R12[15] => Mux16.IN16
R12[16] => Mux15.IN16
R12[17] => Mux14.IN16
R12[18] => Mux13.IN16
R12[19] => Mux12.IN16
R12[20] => Mux11.IN16
R12[21] => Mux10.IN16
R12[22] => Mux9.IN16
R12[23] => Mux8.IN16
R12[24] => Mux7.IN16
R12[25] => Mux6.IN16
R12[26] => Mux5.IN16
R12[27] => Mux4.IN16
R12[28] => Mux3.IN16
R12[29] => Mux2.IN16
R12[30] => Mux1.IN16
R12[31] => Mux0.IN16
R13[0] => Mux31.IN17
R13[1] => Mux30.IN17
R13[2] => Mux29.IN17
R13[3] => Mux28.IN17
R13[4] => Mux27.IN17
R13[5] => Mux26.IN17
R13[6] => Mux25.IN17
R13[7] => Mux24.IN17
R13[8] => Mux23.IN17
R13[9] => Mux22.IN17
R13[10] => Mux21.IN17
R13[11] => Mux20.IN17
R13[12] => Mux19.IN17
R13[13] => Mux18.IN17
R13[14] => Mux17.IN17
R13[15] => Mux16.IN17
R13[16] => Mux15.IN17
R13[17] => Mux14.IN17
R13[18] => Mux13.IN17
R13[19] => Mux12.IN17
R13[20] => Mux11.IN17
R13[21] => Mux10.IN17
R13[22] => Mux9.IN17
R13[23] => Mux8.IN17
R13[24] => Mux7.IN17
R13[25] => Mux6.IN17
R13[26] => Mux5.IN17
R13[27] => Mux4.IN17
R13[28] => Mux3.IN17
R13[29] => Mux2.IN17
R13[30] => Mux1.IN17
R13[31] => Mux0.IN17
R14[0] => Mux31.IN18
R14[1] => Mux30.IN18
R14[2] => Mux29.IN18
R14[3] => Mux28.IN18
R14[4] => Mux27.IN18
R14[5] => Mux26.IN18
R14[6] => Mux25.IN18
R14[7] => Mux24.IN18
R14[8] => Mux23.IN18
R14[9] => Mux22.IN18
R14[10] => Mux21.IN18
R14[11] => Mux20.IN18
R14[12] => Mux19.IN18
R14[13] => Mux18.IN18
R14[14] => Mux17.IN18
R14[15] => Mux16.IN18
R14[16] => Mux15.IN18
R14[17] => Mux14.IN18
R14[18] => Mux13.IN18
R14[19] => Mux12.IN18
R14[20] => Mux11.IN18
R14[21] => Mux10.IN18
R14[22] => Mux9.IN18
R14[23] => Mux8.IN18
R14[24] => Mux7.IN18
R14[25] => Mux6.IN18
R14[26] => Mux5.IN18
R14[27] => Mux4.IN18
R14[28] => Mux3.IN18
R14[29] => Mux2.IN18
R14[30] => Mux1.IN18
R14[31] => Mux0.IN18
R15[0] => Mux31.IN19
R15[1] => Mux30.IN19
R15[2] => Mux29.IN19
R15[3] => Mux28.IN19
R15[4] => Mux27.IN19
R15[5] => Mux26.IN19
R15[6] => Mux25.IN19
R15[7] => Mux24.IN19
R15[8] => Mux23.IN19
R15[9] => Mux22.IN19
R15[10] => Mux21.IN19
R15[11] => Mux20.IN19
R15[12] => Mux19.IN19
R15[13] => Mux18.IN19
R15[14] => Mux17.IN19
R15[15] => Mux16.IN19
R15[16] => Mux15.IN19
R15[17] => Mux14.IN19
R15[18] => Mux13.IN19
R15[19] => Mux12.IN19
R15[20] => Mux11.IN19
R15[21] => Mux10.IN19
R15[22] => Mux9.IN19
R15[23] => Mux8.IN19
R15[24] => Mux7.IN19
R15[25] => Mux6.IN19
R15[26] => Mux5.IN19
R15[27] => Mux4.IN19
R15[28] => Mux3.IN19
R15[29] => Mux2.IN19
R15[30] => Mux1.IN19
R15[31] => Mux0.IN19
R[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg0
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg1
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg2
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg3
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg4
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg5
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg6
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg7
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg8
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg9
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg10
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg11
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg12
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg13
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|reg_file:regfile|reg_32bit:reg14
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32
A[0] => A[0].IN7
A[1] => A[1].IN7
A[2] => A[2].IN7
A[3] => A[3].IN7
A[4] => A[4].IN7
A[5] => A[5].IN7
A[6] => A[6].IN7
A[7] => A[7].IN7
A[8] => A[8].IN7
A[9] => A[9].IN7
A[10] => A[10].IN7
A[11] => A[11].IN7
A[12] => A[12].IN7
A[13] => A[13].IN7
A[14] => A[14].IN7
A[15] => A[15].IN7
A[16] => A[16].IN7
A[17] => A[17].IN7
A[18] => A[18].IN7
A[19] => A[19].IN7
A[20] => A[20].IN7
A[21] => A[21].IN7
A[22] => A[22].IN7
A[23] => A[23].IN7
A[24] => A[24].IN7
A[25] => A[25].IN7
A[26] => A[26].IN7
A[27] => A[27].IN7
A[28] => A[28].IN7
A[29] => A[29].IN7
A[30] => A[30].IN7
A[31] => A[31].IN8
B[0] => B[0].IN4
B[1] => B[1].IN4
B[2] => B[2].IN4
B[3] => B[3].IN4
B[4] => B[4].IN4
B[5] => B[5].IN4
B[6] => B[6].IN4
B[7] => B[7].IN4
B[8] => B[8].IN4
B[9] => B[9].IN4
B[10] => B[10].IN4
B[11] => B[11].IN4
B[12] => B[12].IN4
B[13] => B[13].IN4
B[14] => B[14].IN4
B[15] => B[15].IN4
B[16] => B[16].IN4
B[17] => B[17].IN4
B[18] => B[18].IN4
B[19] => B[19].IN4
B[20] => B[20].IN4
B[21] => B[21].IN4
B[22] => B[22].IN4
B[23] => B[23].IN4
B[24] => B[24].IN4
B[25] => B[25].IN4
B[26] => B[26].IN4
B[27] => B[27].IN4
B[28] => B[28].IN4
B[29] => B[29].IN4
B[30] => B[30].IN4
B[31] => B[31].IN5
ALUControl[0] => ALUControl[0].IN37
ALUControl[1] => ALUControl[1].IN2
ALUControl[2] => ALUControl[2].IN2
ALUControl[3] => ALUControl[3].IN2
ALUResult[0] <= ALUResult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ADD_SUB_N:ADD_SUB.port4
ALUFlags[2] <= Flags:Flag_Mod.port4
ALUFlags[3] <= Flags:Flag_Mod.port4


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|XOR_N:XOR_B
A[0] => Result.IN0
A[1] => Result.IN0
A[2] => Result.IN0
A[3] => Result.IN0
A[4] => Result.IN0
A[5] => Result.IN0
A[6] => Result.IN0
A[7] => Result.IN0
A[8] => Result.IN0
A[9] => Result.IN0
A[10] => Result.IN0
A[11] => Result.IN0
A[12] => Result.IN0
A[13] => Result.IN0
A[14] => Result.IN0
A[15] => Result.IN0
A[16] => Result.IN0
A[17] => Result.IN0
A[18] => Result.IN0
A[19] => Result.IN0
A[20] => Result.IN0
A[21] => Result.IN0
A[22] => Result.IN0
A[23] => Result.IN0
A[24] => Result.IN0
A[25] => Result.IN0
A[26] => Result.IN0
A[27] => Result.IN0
A[28] => Result.IN0
A[29] => Result.IN0
A[30] => Result.IN0
A[31] => Result.IN0
B[0] => Result.IN1
B[1] => Result.IN1
B[2] => Result.IN1
B[3] => Result.IN1
B[4] => Result.IN1
B[5] => Result.IN1
B[6] => Result.IN1
B[7] => Result.IN1
B[8] => Result.IN1
B[9] => Result.IN1
B[10] => Result.IN1
B[11] => Result.IN1
B[12] => Result.IN1
B[13] => Result.IN1
B[14] => Result.IN1
B[15] => Result.IN1
B[16] => Result.IN1
B[17] => Result.IN1
B[18] => Result.IN1
B[19] => Result.IN1
B[20] => Result.IN1
B[21] => Result.IN1
B[22] => Result.IN1
B[23] => Result.IN1
B[24] => Result.IN1
B[25] => Result.IN1
B[26] => Result.IN1
B[27] => Result.IN1
B[28] => Result.IN1
B[29] => Result.IN1
B[30] => Result.IN1
B[31] => Result.IN1
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Cin => Cin.IN1
S[0] <= full1BitAdder:firstAdd.port3
S[1] <= full1BitAdder:generate_FF[1].adder.port3
S[2] <= full1BitAdder:generate_FF[2].adder.port3
S[3] <= full1BitAdder:generate_FF[3].adder.port3
S[4] <= full1BitAdder:generate_FF[4].adder.port3
S[5] <= full1BitAdder:generate_FF[5].adder.port3
S[6] <= full1BitAdder:generate_FF[6].adder.port3
S[7] <= full1BitAdder:generate_FF[7].adder.port3
S[8] <= full1BitAdder:generate_FF[8].adder.port3
S[9] <= full1BitAdder:generate_FF[9].adder.port3
S[10] <= full1BitAdder:generate_FF[10].adder.port3
S[11] <= full1BitAdder:generate_FF[11].adder.port3
S[12] <= full1BitAdder:generate_FF[12].adder.port3
S[13] <= full1BitAdder:generate_FF[13].adder.port3
S[14] <= full1BitAdder:generate_FF[14].adder.port3
S[15] <= full1BitAdder:generate_FF[15].adder.port3
S[16] <= full1BitAdder:generate_FF[16].adder.port3
S[17] <= full1BitAdder:generate_FF[17].adder.port3
S[18] <= full1BitAdder:generate_FF[18].adder.port3
S[19] <= full1BitAdder:generate_FF[19].adder.port3
S[20] <= full1BitAdder:generate_FF[20].adder.port3
S[21] <= full1BitAdder:generate_FF[21].adder.port3
S[22] <= full1BitAdder:generate_FF[22].adder.port3
S[23] <= full1BitAdder:generate_FF[23].adder.port3
S[24] <= full1BitAdder:generate_FF[24].adder.port3
S[25] <= full1BitAdder:generate_FF[25].adder.port3
S[26] <= full1BitAdder:generate_FF[26].adder.port3
S[27] <= full1BitAdder:generate_FF[27].adder.port3
S[28] <= full1BitAdder:generate_FF[28].adder.port3
S[29] <= full1BitAdder:generate_FF[29].adder.port3
S[30] <= full1BitAdder:generate_FF[30].adder.port3
S[31] <= full1BitAdder:lastAdd.port3
Cout <= full1BitAdder:lastAdd.port4


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:firstAdd
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[1].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[2].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[3].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[4].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[5].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[6].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[7].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[8].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[9].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[10].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[11].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[12].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[13].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[14].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[15].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[16].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[17].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[18].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[19].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[20].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[21].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[22].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[23].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[24].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[25].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[26].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[27].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[28].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[29].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:generate_FF[30].adder
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:lastAdd
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
ci => s.IN1
ci => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|circ_rot_ALU:circr
A[0] => O.DATAB
A[0] => O.DATAA
A[0] => O.DATAB
A[0] => O.DATAB
A[0] => O.DATAB
A[0] => O.DATAB
A[0] => O.DATAB
A[0] => O.DATAB
A[0] => O.DATAB
A[1] => O.DATAB
A[1] => O.DATAA
A[1] => O.DATAB
A[1] => O.DATAB
A[1] => O.DATAB
A[1] => O.DATAB
A[1] => O.DATAB
A[1] => O.DATAB
A[1] => O.DATAB
A[2] => O.DATAB
A[2] => O.DATAA
A[2] => O.DATAB
A[2] => O.DATAB
A[2] => O.DATAB
A[2] => O.DATAB
A[2] => O.DATAB
A[2] => O.DATAB
A[2] => O.DATAB
A[3] => O.DATAB
A[3] => O.DATAA
A[3] => O.DATAB
A[3] => O.DATAB
A[3] => O.DATAB
A[3] => O.DATAB
A[3] => O.DATAB
A[3] => O.DATAB
A[3] => O.DATAB
A[4] => O.DATAB
A[4] => O.DATAA
A[4] => O.DATAB
A[4] => O.DATAB
A[4] => O.DATAB
A[4] => O.DATAB
A[4] => O.DATAB
A[4] => O.DATAB
A[4] => O.DATAB
A[5] => O.DATAB
A[5] => O.DATAA
A[5] => O.DATAB
A[5] => O.DATAB
A[5] => O.DATAB
A[5] => O.DATAB
A[5] => O.DATAB
A[5] => O.DATAB
A[5] => O.DATAB
A[6] => O.DATAB
A[6] => O.DATAA
A[6] => O.DATAB
A[6] => O.DATAB
A[6] => O.DATAB
A[6] => O.DATAB
A[6] => O.DATAB
A[6] => O.DATAB
A[6] => O.DATAB
A[7] => O.DATAA
A[7] => O.DATAB
A[7] => O.DATAB
A[7] => O.DATAB
A[7] => O.DATAB
A[7] => O.DATAB
A[7] => O.DATAB
A[7] => O.DATAB
A[7] => O.DATAB
A[8] => O[8].DATAIN
A[9] => O[9].DATAIN
A[10] => O[10].DATAIN
A[11] => O[11].DATAIN
A[12] => O[12].DATAIN
A[13] => O[13].DATAIN
A[14] => O[14].DATAIN
A[15] => O[15].DATAIN
A[16] => O[16].DATAIN
A[17] => O[17].DATAIN
A[18] => O[18].DATAIN
A[19] => O[19].DATAIN
A[20] => O[20].DATAIN
A[21] => O[21].DATAIN
A[22] => O[22].DATAIN
A[23] => O[23].DATAIN
A[24] => O[24].DATAIN
A[25] => O[25].DATAIN
A[26] => O[26].DATAIN
A[27] => O[27].DATAIN
A[28] => O[28].DATAIN
A[29] => O[29].DATAIN
A[30] => O[30].DATAIN
A[31] => O[31].DATAIN
B[0] => Equal0.IN31
B[0] => Equal1.IN0
B[0] => Equal2.IN31
B[0] => Equal3.IN1
B[0] => Equal4.IN31
B[0] => Equal5.IN1
B[0] => Equal6.IN31
B[0] => Equal7.IN2
B[1] => Equal0.IN30
B[1] => Equal1.IN31
B[1] => Equal2.IN0
B[1] => Equal3.IN0
B[1] => Equal4.IN30
B[1] => Equal5.IN31
B[1] => Equal6.IN1
B[1] => Equal7.IN1
B[2] => Equal0.IN29
B[2] => Equal1.IN30
B[2] => Equal2.IN30
B[2] => Equal3.IN31
B[2] => Equal4.IN0
B[2] => Equal5.IN0
B[2] => Equal6.IN0
B[2] => Equal7.IN0
B[3] => Equal0.IN28
B[3] => Equal1.IN29
B[3] => Equal2.IN29
B[3] => Equal3.IN30
B[3] => Equal4.IN29
B[3] => Equal5.IN30
B[3] => Equal6.IN30
B[3] => Equal7.IN31
B[4] => Equal0.IN27
B[4] => Equal1.IN28
B[4] => Equal2.IN28
B[4] => Equal3.IN29
B[4] => Equal4.IN28
B[4] => Equal5.IN29
B[4] => Equal6.IN29
B[4] => Equal7.IN30
B[5] => Equal0.IN26
B[5] => Equal1.IN27
B[5] => Equal2.IN27
B[5] => Equal3.IN28
B[5] => Equal4.IN27
B[5] => Equal5.IN28
B[5] => Equal6.IN28
B[5] => Equal7.IN29
B[6] => Equal0.IN25
B[6] => Equal1.IN26
B[6] => Equal2.IN26
B[6] => Equal3.IN27
B[6] => Equal4.IN26
B[6] => Equal5.IN27
B[6] => Equal6.IN27
B[6] => Equal7.IN28
B[7] => Equal0.IN24
B[7] => Equal1.IN25
B[7] => Equal2.IN25
B[7] => Equal3.IN26
B[7] => Equal4.IN25
B[7] => Equal5.IN26
B[7] => Equal6.IN26
B[7] => Equal7.IN27
B[8] => Equal0.IN23
B[8] => Equal1.IN24
B[8] => Equal2.IN24
B[8] => Equal3.IN25
B[8] => Equal4.IN24
B[8] => Equal5.IN25
B[8] => Equal6.IN25
B[8] => Equal7.IN26
B[9] => Equal0.IN22
B[9] => Equal1.IN23
B[9] => Equal2.IN23
B[9] => Equal3.IN24
B[9] => Equal4.IN23
B[9] => Equal5.IN24
B[9] => Equal6.IN24
B[9] => Equal7.IN25
B[10] => Equal0.IN21
B[10] => Equal1.IN22
B[10] => Equal2.IN22
B[10] => Equal3.IN23
B[10] => Equal4.IN22
B[10] => Equal5.IN23
B[10] => Equal6.IN23
B[10] => Equal7.IN24
B[11] => Equal0.IN20
B[11] => Equal1.IN21
B[11] => Equal2.IN21
B[11] => Equal3.IN22
B[11] => Equal4.IN21
B[11] => Equal5.IN22
B[11] => Equal6.IN22
B[11] => Equal7.IN23
B[12] => Equal0.IN19
B[12] => Equal1.IN20
B[12] => Equal2.IN20
B[12] => Equal3.IN21
B[12] => Equal4.IN20
B[12] => Equal5.IN21
B[12] => Equal6.IN21
B[12] => Equal7.IN22
B[13] => Equal0.IN18
B[13] => Equal1.IN19
B[13] => Equal2.IN19
B[13] => Equal3.IN20
B[13] => Equal4.IN19
B[13] => Equal5.IN20
B[13] => Equal6.IN20
B[13] => Equal7.IN21
B[14] => Equal0.IN17
B[14] => Equal1.IN18
B[14] => Equal2.IN18
B[14] => Equal3.IN19
B[14] => Equal4.IN18
B[14] => Equal5.IN19
B[14] => Equal6.IN19
B[14] => Equal7.IN20
B[15] => Equal0.IN16
B[15] => Equal1.IN17
B[15] => Equal2.IN17
B[15] => Equal3.IN18
B[15] => Equal4.IN17
B[15] => Equal5.IN18
B[15] => Equal6.IN18
B[15] => Equal7.IN19
B[16] => Equal0.IN15
B[16] => Equal1.IN16
B[16] => Equal2.IN16
B[16] => Equal3.IN17
B[16] => Equal4.IN16
B[16] => Equal5.IN17
B[16] => Equal6.IN17
B[16] => Equal7.IN18
B[17] => Equal0.IN14
B[17] => Equal1.IN15
B[17] => Equal2.IN15
B[17] => Equal3.IN16
B[17] => Equal4.IN15
B[17] => Equal5.IN16
B[17] => Equal6.IN16
B[17] => Equal7.IN17
B[18] => Equal0.IN13
B[18] => Equal1.IN14
B[18] => Equal2.IN14
B[18] => Equal3.IN15
B[18] => Equal4.IN14
B[18] => Equal5.IN15
B[18] => Equal6.IN15
B[18] => Equal7.IN16
B[19] => Equal0.IN12
B[19] => Equal1.IN13
B[19] => Equal2.IN13
B[19] => Equal3.IN14
B[19] => Equal4.IN13
B[19] => Equal5.IN14
B[19] => Equal6.IN14
B[19] => Equal7.IN15
B[20] => Equal0.IN11
B[20] => Equal1.IN12
B[20] => Equal2.IN12
B[20] => Equal3.IN13
B[20] => Equal4.IN12
B[20] => Equal5.IN13
B[20] => Equal6.IN13
B[20] => Equal7.IN14
B[21] => Equal0.IN10
B[21] => Equal1.IN11
B[21] => Equal2.IN11
B[21] => Equal3.IN12
B[21] => Equal4.IN11
B[21] => Equal5.IN12
B[21] => Equal6.IN12
B[21] => Equal7.IN13
B[22] => Equal0.IN9
B[22] => Equal1.IN10
B[22] => Equal2.IN10
B[22] => Equal3.IN11
B[22] => Equal4.IN10
B[22] => Equal5.IN11
B[22] => Equal6.IN11
B[22] => Equal7.IN12
B[23] => Equal0.IN8
B[23] => Equal1.IN9
B[23] => Equal2.IN9
B[23] => Equal3.IN10
B[23] => Equal4.IN9
B[23] => Equal5.IN10
B[23] => Equal6.IN10
B[23] => Equal7.IN11
B[24] => Equal0.IN7
B[24] => Equal1.IN8
B[24] => Equal2.IN8
B[24] => Equal3.IN9
B[24] => Equal4.IN8
B[24] => Equal5.IN9
B[24] => Equal6.IN9
B[24] => Equal7.IN10
B[25] => Equal0.IN6
B[25] => Equal1.IN7
B[25] => Equal2.IN7
B[25] => Equal3.IN8
B[25] => Equal4.IN7
B[25] => Equal5.IN8
B[25] => Equal6.IN8
B[25] => Equal7.IN9
B[26] => Equal0.IN5
B[26] => Equal1.IN6
B[26] => Equal2.IN6
B[26] => Equal3.IN7
B[26] => Equal4.IN6
B[26] => Equal5.IN7
B[26] => Equal6.IN7
B[26] => Equal7.IN8
B[27] => Equal0.IN4
B[27] => Equal1.IN5
B[27] => Equal2.IN5
B[27] => Equal3.IN6
B[27] => Equal4.IN5
B[27] => Equal5.IN6
B[27] => Equal6.IN6
B[27] => Equal7.IN7
B[28] => Equal0.IN3
B[28] => Equal1.IN4
B[28] => Equal2.IN4
B[28] => Equal3.IN5
B[28] => Equal4.IN4
B[28] => Equal5.IN5
B[28] => Equal6.IN5
B[28] => Equal7.IN6
B[29] => Equal0.IN2
B[29] => Equal1.IN3
B[29] => Equal2.IN3
B[29] => Equal3.IN4
B[29] => Equal4.IN3
B[29] => Equal5.IN4
B[29] => Equal6.IN4
B[29] => Equal7.IN5
B[30] => Equal0.IN1
B[30] => Equal1.IN2
B[30] => Equal2.IN2
B[30] => Equal3.IN3
B[30] => Equal4.IN2
B[30] => Equal5.IN3
B[30] => Equal6.IN3
B[30] => Equal7.IN4
B[31] => Equal0.IN0
B[31] => Equal1.IN1
B[31] => Equal2.IN1
B[31] => Equal3.IN2
B[31] => Equal4.IN1
B[31] => Equal5.IN2
B[31] => Equal6.IN2
B[31] => Equal7.IN3
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|OR_N:OR
A[0] => Result.IN0
A[1] => Result.IN0
A[2] => Result.IN0
A[3] => Result.IN0
A[4] => Result.IN0
A[5] => Result.IN0
A[6] => Result.IN0
A[7] => Result.IN0
A[8] => Result.IN0
A[9] => Result.IN0
A[10] => Result.IN0
A[11] => Result.IN0
A[12] => Result.IN0
A[13] => Result.IN0
A[14] => Result.IN0
A[15] => Result.IN0
A[16] => Result.IN0
A[17] => Result.IN0
A[18] => Result.IN0
A[19] => Result.IN0
A[20] => Result.IN0
A[21] => Result.IN0
A[22] => Result.IN0
A[23] => Result.IN0
A[24] => Result.IN0
A[25] => Result.IN0
A[26] => Result.IN0
A[27] => Result.IN0
A[28] => Result.IN0
A[29] => Result.IN0
A[30] => Result.IN0
A[31] => Result.IN0
B[0] => Result.IN1
B[1] => Result.IN1
B[2] => Result.IN1
B[3] => Result.IN1
B[4] => Result.IN1
B[5] => Result.IN1
B[6] => Result.IN1
B[7] => Result.IN1
B[8] => Result.IN1
B[9] => Result.IN1
B[10] => Result.IN1
B[11] => Result.IN1
B[12] => Result.IN1
B[13] => Result.IN1
B[14] => Result.IN1
B[15] => Result.IN1
B[16] => Result.IN1
B[17] => Result.IN1
B[18] => Result.IN1
B[19] => Result.IN1
B[20] => Result.IN1
B[21] => Result.IN1
B[22] => Result.IN1
B[23] => Result.IN1
B[24] => Result.IN1
B[25] => Result.IN1
B[26] => Result.IN1
B[27] => Result.IN1
B[28] => Result.IN1
B[29] => Result.IN1
B[30] => Result.IN1
B[31] => Result.IN1
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|NOT_N:NOT
B[0] => S[0].DATAIN
B[1] => S[1].DATAIN
B[2] => S[2].DATAIN
B[3] => S[3].DATAIN
B[4] => S[4].DATAIN
B[5] => S[5].DATAIN
B[6] => S[6].DATAIN
B[7] => S[7].DATAIN
B[8] => S[8].DATAIN
B[9] => S[9].DATAIN
B[10] => S[10].DATAIN
B[11] => S[11].DATAIN
B[12] => S[12].DATAIN
B[13] => S[13].DATAIN
B[14] => S[14].DATAIN
B[15] => S[15].DATAIN
B[16] => S[16].DATAIN
B[17] => S[17].DATAIN
B[18] => S[18].DATAIN
B[19] => S[19].DATAIN
B[20] => S[20].DATAIN
B[21] => S[21].DATAIN
B[22] => S[22].DATAIN
B[23] => S[23].DATAIN
B[24] => S[24].DATAIN
B[25] => S[25].DATAIN
B[26] => S[26].DATAIN
B[27] => S[27].DATAIN
B[28] => S[28].DATAIN
B[29] => S[29].DATAIN
B[30] => S[30].DATAIN
B[31] => S[31].DATAIN
S[0] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= B[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|XOR_N:XOR
A[0] => Result.IN0
A[1] => Result.IN0
A[2] => Result.IN0
A[3] => Result.IN0
A[4] => Result.IN0
A[5] => Result.IN0
A[6] => Result.IN0
A[7] => Result.IN0
A[8] => Result.IN0
A[9] => Result.IN0
A[10] => Result.IN0
A[11] => Result.IN0
A[12] => Result.IN0
A[13] => Result.IN0
A[14] => Result.IN0
A[15] => Result.IN0
A[16] => Result.IN0
A[17] => Result.IN0
A[18] => Result.IN0
A[19] => Result.IN0
A[20] => Result.IN0
A[21] => Result.IN0
A[22] => Result.IN0
A[23] => Result.IN0
A[24] => Result.IN0
A[25] => Result.IN0
A[26] => Result.IN0
A[27] => Result.IN0
A[28] => Result.IN0
A[29] => Result.IN0
A[30] => Result.IN0
A[31] => Result.IN0
B[0] => Result.IN1
B[1] => Result.IN1
B[2] => Result.IN1
B[3] => Result.IN1
B[4] => Result.IN1
B[5] => Result.IN1
B[6] => Result.IN1
B[7] => Result.IN1
B[8] => Result.IN1
B[9] => Result.IN1
B[10] => Result.IN1
B[11] => Result.IN1
B[12] => Result.IN1
B[13] => Result.IN1
B[14] => Result.IN1
B[15] => Result.IN1
B[16] => Result.IN1
B[17] => Result.IN1
B[18] => Result.IN1
B[19] => Result.IN1
B[20] => Result.IN1
B[21] => Result.IN1
B[22] => Result.IN1
B[23] => Result.IN1
B[24] => Result.IN1
B[25] => Result.IN1
B[26] => Result.IN1
B[27] => Result.IN1
B[28] => Result.IN1
B[29] => Result.IN1
B[30] => Result.IN1
B[31] => Result.IN1
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|LSR_LSL_N:LSR_LSL
A[0] => S.IN0
A[1] => S.IN0
A[1] => S.IN0
A[2] => S.IN0
A[2] => S.IN0
A[3] => S.IN0
A[3] => S.IN0
A[4] => S.IN0
A[4] => S.IN0
A[5] => S.IN0
A[5] => S.IN0
A[6] => S.IN0
A[6] => S.IN0
A[7] => S.IN0
A[7] => S.IN0
A[8] => S.IN0
A[8] => S.IN0
A[9] => S.IN0
A[9] => S.IN0
A[10] => S.IN0
A[10] => S.IN0
A[11] => S.IN0
A[11] => S.IN0
A[12] => S.IN0
A[12] => S.IN0
A[13] => S.IN0
A[13] => S.IN0
A[14] => S.IN0
A[14] => S.IN0
A[15] => S.IN0
A[15] => S.IN0
A[16] => S.IN0
A[16] => S.IN0
A[17] => S.IN0
A[17] => S.IN0
A[18] => S.IN0
A[18] => S.IN0
A[19] => S.IN0
A[19] => S.IN0
A[20] => S.IN0
A[20] => S.IN0
A[21] => S.IN0
A[21] => S.IN0
A[22] => S.IN0
A[22] => S.IN0
A[23] => S.IN0
A[23] => S.IN0
A[24] => S.IN0
A[24] => S.IN0
A[25] => S.IN0
A[25] => S.IN0
A[26] => S.IN0
A[26] => S.IN0
A[27] => S.IN0
A[27] => S.IN0
A[28] => S.IN0
A[28] => S.IN0
A[29] => S.IN0
A[29] => S.IN0
A[30] => S.IN0
A[30] => S.IN0
A[31] => S.IN0
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|ASR_ASL_N:ASR_ASL
A[0] => S.IN0
A[1] => S.IN0
A[1] => S.IN0
A[2] => S.IN0
A[2] => S.IN0
A[3] => S.IN0
A[3] => S.IN0
A[4] => S.IN0
A[4] => S.IN0
A[5] => S.IN0
A[5] => S.IN0
A[6] => S.IN0
A[6] => S.IN0
A[7] => S.IN0
A[7] => S.IN0
A[8] => S.IN0
A[8] => S.IN0
A[9] => S.IN0
A[9] => S.IN0
A[10] => S.IN0
A[10] => S.IN0
A[11] => S.IN0
A[11] => S.IN0
A[12] => S.IN0
A[12] => S.IN0
A[13] => S.IN0
A[13] => S.IN0
A[14] => S.IN0
A[14] => S.IN0
A[15] => S.IN0
A[15] => S.IN0
A[16] => S.IN0
A[16] => S.IN0
A[17] => S.IN0
A[17] => S.IN0
A[18] => S.IN0
A[18] => S.IN0
A[19] => S.IN0
A[19] => S.IN0
A[20] => S.IN0
A[20] => S.IN0
A[21] => S.IN0
A[21] => S.IN0
A[22] => S.IN0
A[22] => S.IN0
A[23] => S.IN0
A[23] => S.IN0
A[24] => S.IN0
A[24] => S.IN0
A[25] => S.IN0
A[25] => S.IN0
A[26] => S.IN0
A[26] => S.IN0
A[27] => S.IN0
A[27] => S.IN0
A[28] => S.IN0
A[28] => S.IN0
A[29] => S.IN0
A[29] => S.IN0
A[30] => S.IN0
A[31] => S.IN0
A[31] => S[31].DATAIN
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
Dir => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux
S[0] => S[0].IN32
S[1] => S[1].IN32
S[2] => S[2].IN32
S[3] => S[3].IN32
ADD[0] => ADD[0].IN1
ADD[1] => ADD[1].IN1
ADD[2] => ADD[2].IN1
ADD[3] => ADD[3].IN1
ADD[4] => ADD[4].IN1
ADD[5] => ADD[5].IN1
ADD[6] => ADD[6].IN1
ADD[7] => ADD[7].IN1
ADD[8] => ADD[8].IN1
ADD[9] => ADD[9].IN1
ADD[10] => ADD[10].IN1
ADD[11] => ADD[11].IN1
ADD[12] => ADD[12].IN1
ADD[13] => ADD[13].IN1
ADD[14] => ADD[14].IN1
ADD[15] => ADD[15].IN1
ADD[16] => ADD[16].IN1
ADD[17] => ADD[17].IN1
ADD[18] => ADD[18].IN1
ADD[19] => ADD[19].IN1
ADD[20] => ADD[20].IN1
ADD[21] => ADD[21].IN1
ADD[22] => ADD[22].IN1
ADD[23] => ADD[23].IN1
ADD[24] => ADD[24].IN1
ADD[25] => ADD[25].IN1
ADD[26] => ADD[26].IN1
ADD[27] => ADD[27].IN1
ADD[28] => ADD[28].IN1
ADD[29] => ADD[29].IN1
ADD[30] => ADD[30].IN1
ADD[31] => ADD[31].IN1
SUB[0] => SUB[0].IN1
SUB[1] => SUB[1].IN1
SUB[2] => SUB[2].IN1
SUB[3] => SUB[3].IN1
SUB[4] => SUB[4].IN1
SUB[5] => SUB[5].IN1
SUB[6] => SUB[6].IN1
SUB[7] => SUB[7].IN1
SUB[8] => SUB[8].IN1
SUB[9] => SUB[9].IN1
SUB[10] => SUB[10].IN1
SUB[11] => SUB[11].IN1
SUB[12] => SUB[12].IN1
SUB[13] => SUB[13].IN1
SUB[14] => SUB[14].IN1
SUB[15] => SUB[15].IN1
SUB[16] => SUB[16].IN1
SUB[17] => SUB[17].IN1
SUB[18] => SUB[18].IN1
SUB[19] => SUB[19].IN1
SUB[20] => SUB[20].IN1
SUB[21] => SUB[21].IN1
SUB[22] => SUB[22].IN1
SUB[23] => SUB[23].IN1
SUB[24] => SUB[24].IN1
SUB[25] => SUB[25].IN1
SUB[26] => SUB[26].IN1
SUB[27] => SUB[27].IN1
SUB[28] => SUB[28].IN1
SUB[29] => SUB[29].IN1
SUB[30] => SUB[30].IN1
SUB[31] => SUB[31].IN1
AND[0] => AND[0].IN1
AND[1] => AND[1].IN1
AND[2] => AND[2].IN1
AND[3] => AND[3].IN1
AND[4] => AND[4].IN1
AND[5] => AND[5].IN1
AND[6] => AND[6].IN1
AND[7] => AND[7].IN1
AND[8] => AND[8].IN1
AND[9] => AND[9].IN1
AND[10] => AND[10].IN1
AND[11] => AND[11].IN1
AND[12] => AND[12].IN1
AND[13] => AND[13].IN1
AND[14] => AND[14].IN1
AND[15] => AND[15].IN1
AND[16] => AND[16].IN1
AND[17] => AND[17].IN1
AND[18] => AND[18].IN1
AND[19] => AND[19].IN1
AND[20] => AND[20].IN1
AND[21] => AND[21].IN1
AND[22] => AND[22].IN1
AND[23] => AND[23].IN1
AND[24] => AND[24].IN1
AND[25] => AND[25].IN1
AND[26] => AND[26].IN1
AND[27] => AND[27].IN1
AND[28] => AND[28].IN1
AND[29] => AND[29].IN1
AND[30] => AND[30].IN1
AND[31] => AND[31].IN1
OR[0] => OR[0].IN1
OR[1] => OR[1].IN1
OR[2] => OR[2].IN1
OR[3] => OR[3].IN1
OR[4] => OR[4].IN1
OR[5] => OR[5].IN1
OR[6] => OR[6].IN1
OR[7] => OR[7].IN1
OR[8] => OR[8].IN1
OR[9] => OR[9].IN1
OR[10] => OR[10].IN1
OR[11] => OR[11].IN1
OR[12] => OR[12].IN1
OR[13] => OR[13].IN1
OR[14] => OR[14].IN1
OR[15] => OR[15].IN1
OR[16] => OR[16].IN1
OR[17] => OR[17].IN1
OR[18] => OR[18].IN1
OR[19] => OR[19].IN1
OR[20] => OR[20].IN1
OR[21] => OR[21].IN1
OR[22] => OR[22].IN1
OR[23] => OR[23].IN1
OR[24] => OR[24].IN1
OR[25] => OR[25].IN1
OR[26] => OR[26].IN1
OR[27] => OR[27].IN1
OR[28] => OR[28].IN1
OR[29] => OR[29].IN1
OR[30] => OR[30].IN1
OR[31] => OR[31].IN1
NOT[0] => NOT[0].IN1
NOT[1] => NOT[1].IN1
NOT[2] => NOT[2].IN1
NOT[3] => NOT[3].IN1
NOT[4] => NOT[4].IN1
NOT[5] => NOT[5].IN1
NOT[6] => NOT[6].IN1
NOT[7] => NOT[7].IN1
NOT[8] => NOT[8].IN1
NOT[9] => NOT[9].IN1
NOT[10] => NOT[10].IN1
NOT[11] => NOT[11].IN1
NOT[12] => NOT[12].IN1
NOT[13] => NOT[13].IN1
NOT[14] => NOT[14].IN1
NOT[15] => NOT[15].IN1
NOT[16] => NOT[16].IN1
NOT[17] => NOT[17].IN1
NOT[18] => NOT[18].IN1
NOT[19] => NOT[19].IN1
NOT[20] => NOT[20].IN1
NOT[21] => NOT[21].IN1
NOT[22] => NOT[22].IN1
NOT[23] => NOT[23].IN1
NOT[24] => NOT[24].IN1
NOT[25] => NOT[25].IN1
NOT[26] => NOT[26].IN1
NOT[27] => NOT[27].IN1
NOT[28] => NOT[28].IN1
NOT[29] => NOT[29].IN1
NOT[30] => NOT[30].IN1
NOT[31] => NOT[31].IN1
XOR[0] => XOR[0].IN1
XOR[1] => XOR[1].IN1
XOR[2] => XOR[2].IN1
XOR[3] => XOR[3].IN1
XOR[4] => XOR[4].IN1
XOR[5] => XOR[5].IN1
XOR[6] => XOR[6].IN1
XOR[7] => XOR[7].IN1
XOR[8] => XOR[8].IN1
XOR[9] => XOR[9].IN1
XOR[10] => XOR[10].IN1
XOR[11] => XOR[11].IN1
XOR[12] => XOR[12].IN1
XOR[13] => XOR[13].IN1
XOR[14] => XOR[14].IN1
XOR[15] => XOR[15].IN1
XOR[16] => XOR[16].IN1
XOR[17] => XOR[17].IN1
XOR[18] => XOR[18].IN1
XOR[19] => XOR[19].IN1
XOR[20] => XOR[20].IN1
XOR[21] => XOR[21].IN1
XOR[22] => XOR[22].IN1
XOR[23] => XOR[23].IN1
XOR[24] => XOR[24].IN1
XOR[25] => XOR[25].IN1
XOR[26] => XOR[26].IN1
XOR[27] => XOR[27].IN1
XOR[28] => XOR[28].IN1
XOR[29] => XOR[29].IN1
XOR[30] => XOR[30].IN1
XOR[31] => XOR[31].IN1
LSL[0] => LSL[0].IN1
LSL[1] => LSL[1].IN1
LSL[2] => LSL[2].IN1
LSL[3] => LSL[3].IN1
LSL[4] => LSL[4].IN1
LSL[5] => LSL[5].IN1
LSL[6] => LSL[6].IN1
LSL[7] => LSL[7].IN1
LSL[8] => LSL[8].IN1
LSL[9] => LSL[9].IN1
LSL[10] => LSL[10].IN1
LSL[11] => LSL[11].IN1
LSL[12] => LSL[12].IN1
LSL[13] => LSL[13].IN1
LSL[14] => LSL[14].IN1
LSL[15] => LSL[15].IN1
LSL[16] => LSL[16].IN1
LSL[17] => LSL[17].IN1
LSL[18] => LSL[18].IN1
LSL[19] => LSL[19].IN1
LSL[20] => LSL[20].IN1
LSL[21] => LSL[21].IN1
LSL[22] => LSL[22].IN1
LSL[23] => LSL[23].IN1
LSL[24] => LSL[24].IN1
LSL[25] => LSL[25].IN1
LSL[26] => LSL[26].IN1
LSL[27] => LSL[27].IN1
LSL[28] => LSL[28].IN1
LSL[29] => LSL[29].IN1
LSL[30] => LSL[30].IN1
LSL[31] => LSL[31].IN1
LSR[0] => LSR[0].IN1
LSR[1] => LSR[1].IN1
LSR[2] => LSR[2].IN1
LSR[3] => LSR[3].IN1
LSR[4] => LSR[4].IN1
LSR[5] => LSR[5].IN1
LSR[6] => LSR[6].IN1
LSR[7] => LSR[7].IN1
LSR[8] => LSR[8].IN1
LSR[9] => LSR[9].IN1
LSR[10] => LSR[10].IN1
LSR[11] => LSR[11].IN1
LSR[12] => LSR[12].IN1
LSR[13] => LSR[13].IN1
LSR[14] => LSR[14].IN1
LSR[15] => LSR[15].IN1
LSR[16] => LSR[16].IN1
LSR[17] => LSR[17].IN1
LSR[18] => LSR[18].IN1
LSR[19] => LSR[19].IN1
LSR[20] => LSR[20].IN1
LSR[21] => LSR[21].IN1
LSR[22] => LSR[22].IN1
LSR[23] => LSR[23].IN1
LSR[24] => LSR[24].IN1
LSR[25] => LSR[25].IN1
LSR[26] => LSR[26].IN1
LSR[27] => LSR[27].IN1
LSR[28] => LSR[28].IN1
LSR[29] => LSR[29].IN1
LSR[30] => LSR[30].IN1
LSR[31] => LSR[31].IN1
ASL[0] => ASL[0].IN1
ASL[1] => ASL[1].IN1
ASL[2] => ASL[2].IN1
ASL[3] => ASL[3].IN1
ASL[4] => ASL[4].IN1
ASL[5] => ASL[5].IN1
ASL[6] => ASL[6].IN1
ASL[7] => ASL[7].IN1
ASL[8] => ASL[8].IN1
ASL[9] => ASL[9].IN1
ASL[10] => ASL[10].IN1
ASL[11] => ASL[11].IN1
ASL[12] => ASL[12].IN1
ASL[13] => ASL[13].IN1
ASL[14] => ASL[14].IN1
ASL[15] => ASL[15].IN1
ASL[16] => ASL[16].IN1
ASL[17] => ASL[17].IN1
ASL[18] => ASL[18].IN1
ASL[19] => ASL[19].IN1
ASL[20] => ASL[20].IN1
ASL[21] => ASL[21].IN1
ASL[22] => ASL[22].IN1
ASL[23] => ASL[23].IN1
ASL[24] => ASL[24].IN1
ASL[25] => ASL[25].IN1
ASL[26] => ASL[26].IN1
ASL[27] => ASL[27].IN1
ASL[28] => ASL[28].IN1
ASL[29] => ASL[29].IN1
ASL[30] => ASL[30].IN1
ASL[31] => ASL[31].IN1
ASR[0] => ASR[0].IN1
ASR[1] => ASR[1].IN1
ASR[2] => ASR[2].IN1
ASR[3] => ASR[3].IN1
ASR[4] => ASR[4].IN1
ASR[5] => ASR[5].IN1
ASR[6] => ASR[6].IN1
ASR[7] => ASR[7].IN1
ASR[8] => ASR[8].IN1
ASR[9] => ASR[9].IN1
ASR[10] => ASR[10].IN1
ASR[11] => ASR[11].IN1
ASR[12] => ASR[12].IN1
ASR[13] => ASR[13].IN1
ASR[14] => ASR[14].IN1
ASR[15] => ASR[15].IN1
ASR[16] => ASR[16].IN1
ASR[17] => ASR[17].IN1
ASR[18] => ASR[18].IN1
ASR[19] => ASR[19].IN1
ASR[20] => ASR[20].IN1
ASR[21] => ASR[21].IN1
ASR[22] => ASR[22].IN1
ASR[23] => ASR[23].IN1
ASR[24] => ASR[24].IN1
ASR[25] => ASR[25].IN1
ASR[26] => ASR[26].IN1
ASR[27] => ASR[27].IN1
ASR[28] => ASR[28].IN1
ASR[29] => ASR[29].IN1
ASR[30] => ASR[30].IN1
ASR[31] => ASR[31].IN1
Result[0] <= MUX_4_1:generate_MUX[0].Muxes.port11
Result[1] <= MUX_4_1:generate_MUX[1].Muxes.port11
Result[2] <= MUX_4_1:generate_MUX[2].Muxes.port11
Result[3] <= MUX_4_1:generate_MUX[3].Muxes.port11
Result[4] <= MUX_4_1:generate_MUX[4].Muxes.port11
Result[5] <= MUX_4_1:generate_MUX[5].Muxes.port11
Result[6] <= MUX_4_1:generate_MUX[6].Muxes.port11
Result[7] <= MUX_4_1:generate_MUX[7].Muxes.port11
Result[8] <= MUX_4_1:generate_MUX[8].Muxes.port11
Result[9] <= MUX_4_1:generate_MUX[9].Muxes.port11
Result[10] <= MUX_4_1:generate_MUX[10].Muxes.port11
Result[11] <= MUX_4_1:generate_MUX[11].Muxes.port11
Result[12] <= MUX_4_1:generate_MUX[12].Muxes.port11
Result[13] <= MUX_4_1:generate_MUX[13].Muxes.port11
Result[14] <= MUX_4_1:generate_MUX[14].Muxes.port11
Result[15] <= MUX_4_1:generate_MUX[15].Muxes.port11
Result[16] <= MUX_4_1:generate_MUX[16].Muxes.port11
Result[17] <= MUX_4_1:generate_MUX[17].Muxes.port11
Result[18] <= MUX_4_1:generate_MUX[18].Muxes.port11
Result[19] <= MUX_4_1:generate_MUX[19].Muxes.port11
Result[20] <= MUX_4_1:generate_MUX[20].Muxes.port11
Result[21] <= MUX_4_1:generate_MUX[21].Muxes.port11
Result[22] <= MUX_4_1:generate_MUX[22].Muxes.port11
Result[23] <= MUX_4_1:generate_MUX[23].Muxes.port11
Result[24] <= MUX_4_1:generate_MUX[24].Muxes.port11
Result[25] <= MUX_4_1:generate_MUX[25].Muxes.port11
Result[26] <= MUX_4_1:generate_MUX[26].Muxes.port11
Result[27] <= MUX_4_1:generate_MUX[27].Muxes.port11
Result[28] <= MUX_4_1:generate_MUX[28].Muxes.port11
Result[29] <= MUX_4_1:generate_MUX[29].Muxes.port11
Result[30] <= MUX_4_1:generate_MUX[30].Muxes.port11
Result[31] <= MUX_4_1:generate_MUX[31].Muxes.port11


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[0].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[1].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[2].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[3].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[4].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[5].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[6].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[7].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[8].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[9].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[10].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[11].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[12].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[13].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[14].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[15].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[16].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[17].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[18].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[19].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[20].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[21].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[22].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[23].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[24].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[25].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[26].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[27].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[28].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[29].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[30].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[31].Muxes
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[0] => R.IN0
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[1] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[2] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
S[3] => R.IN1
ADD => R[0].IN1
SUB => R[1].IN1
AND => R[2].IN1
OR => R[3].IN1
NOT => R[4].IN1
XOR => R[5].IN1
LSL => R[6].IN1
LSR => R[7].IN1
ASL => R[8].IN1
ASR => R[9].IN1
Result <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ALU_N_Bits:ALU32|Flags:Flag_Mod
A_Sign => ALUFlags.IN0
A_Sign => ALUFlags.IN0
B_Sign => ALUFlags.IN1
ALUControl[0] => ALUFlags.IN1
ALUControl[0] => ALUFlags.IN1
ALUControl[1] => ADDorSUB.IN1
ALUControl[2] => ADDorSUB.IN0
ALUControl[3] => ADDorSUB.IN1
ALUResult[0] => WideNor0.IN0
ALUResult[1] => WideNor0.IN1
ALUResult[2] => WideNor0.IN2
ALUResult[3] => WideNor0.IN3
ALUResult[4] => WideNor0.IN4
ALUResult[5] => WideNor0.IN5
ALUResult[6] => WideNor0.IN6
ALUResult[7] => WideNor0.IN7
ALUResult[8] => WideNor0.IN8
ALUResult[9] => WideNor0.IN9
ALUResult[10] => WideNor0.IN10
ALUResult[11] => WideNor0.IN11
ALUResult[12] => WideNor0.IN12
ALUResult[13] => WideNor0.IN13
ALUResult[14] => WideNor0.IN14
ALUResult[15] => WideNor0.IN15
ALUResult[16] => WideNor0.IN16
ALUResult[17] => WideNor0.IN17
ALUResult[18] => WideNor0.IN18
ALUResult[19] => WideNor0.IN19
ALUResult[20] => WideNor0.IN20
ALUResult[21] => WideNor0.IN21
ALUResult[22] => WideNor0.IN22
ALUResult[23] => WideNor0.IN23
ALUResult[24] => WideNor0.IN24
ALUResult[25] => WideNor0.IN25
ALUResult[26] => WideNor0.IN26
ALUResult[27] => WideNor0.IN27
ALUResult[28] => WideNor0.IN28
ALUResult[29] => WideNor0.IN29
ALUResult[30] => WideNor0.IN30
ALUResult[31] => WideNor0.IN31
ALUResult[31] => ALUFlags.IN1
ALUFlags[0] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd
I[0] => I[0].IN3
I[1] => I[1].IN3
I[2] => I[2].IN3
I[3] => I[3].IN3
I[4] => I[4].IN3
I[5] => I[5].IN3
I[6] => I[6].IN3
I[7] => I[7].IN3
I[8] => I[8].IN3
I[9] => I[9].IN3
I[10] => I[10].IN3
I[11] => I[11].IN3
I[12] => extsign[14].IN2
I[13] => extsign[15].IN2
I[14] => extsign[16].IN2
I[15] => extsign[17].IN2
I[16] => extsign[18].IN2
I[17] => extsign[19].IN2
I[18] => extsign[20].IN2
I[19] => extsign[21].IN2
I[20] => extsign[22].IN2
I[21] => extsign[23].IN2
I[22] => I[22].IN1
I[23] => I[23].IN9
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
ExtImm[0] <= mux4_31_3i:selE.port4
ExtImm[1] <= mux4_31_3i:selE.port4
ExtImm[2] <= mux4_31_3i:selE.port4
ExtImm[3] <= mux4_31_3i:selE.port4
ExtImm[4] <= mux4_31_3i:selE.port4
ExtImm[5] <= mux4_31_3i:selE.port4
ExtImm[6] <= mux4_31_3i:selE.port4
ExtImm[7] <= mux4_31_3i:selE.port4
ExtImm[8] <= mux4_31_3i:selE.port4
ExtImm[9] <= mux4_31_3i:selE.port4
ExtImm[10] <= mux4_31_3i:selE.port4
ExtImm[11] <= mux4_31_3i:selE.port4
ExtImm[12] <= mux4_31_3i:selE.port4
ExtImm[13] <= mux4_31_3i:selE.port4
ExtImm[14] <= mux4_31_3i:selE.port4
ExtImm[15] <= mux4_31_3i:selE.port4
ExtImm[16] <= mux4_31_3i:selE.port4
ExtImm[17] <= mux4_31_3i:selE.port4
ExtImm[18] <= mux4_31_3i:selE.port4
ExtImm[19] <= mux4_31_3i:selE.port4
ExtImm[20] <= mux4_31_3i:selE.port4
ExtImm[21] <= mux4_31_3i:selE.port4
ExtImm[22] <= mux4_31_3i:selE.port4
ExtImm[23] <= mux4_31_3i:selE.port4
ExtImm[24] <= mux4_31_3i:selE.port4
ExtImm[25] <= mux4_31_3i:selE.port4
ExtImm[26] <= mux4_31_3i:selE.port4
ExtImm[27] <= mux4_31_3i:selE.port4
ExtImm[28] <= mux4_31_3i:selE.port4
ExtImm[29] <= mux4_31_3i:selE.port4
ExtImm[30] <= mux4_31_3i:selE.port4
ExtImm[31] <= mux4_31_3i:selE.port4


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot
I[0] => to32[0].IN2
I[1] => to32[1].IN2
I[2] => to32[2].IN2
I[3] => to32[3].IN2
I[4] => to32[4].IN2
I[5] => to32[5].IN2
I[6] => to32[6].IN2
I[7] => to32[7].IN2
I[8] => I[8].IN1
I[9] => I[9].IN1
I[10] => I[10].IN1
I[11] => I[11].IN1
I[12] => ~NO_FANOUT~
I[13] => ~NO_FANOUT~
I[14] => ~NO_FANOUT~
I[15] => ~NO_FANOUT~
I[16] => ~NO_FANOUT~
I[17] => ~NO_FANOUT~
I[18] => ~NO_FANOUT~
I[19] => ~NO_FANOUT~
I[20] => ~NO_FANOUT~
I[21] => ~NO_FANOUT~
I[22] => ~NO_FANOUT~
I[23] => ~NO_FANOUT~
I[24] => ~NO_FANOUT~
O[0] <= mux4_31:muxe.port17
O[1] <= mux4_31:muxe.port17
O[2] <= mux4_31:muxe.port17
O[3] <= mux4_31:muxe.port17
O[4] <= mux4_31:muxe.port17
O[5] <= mux4_31:muxe.port17
O[6] <= mux4_31:muxe.port17
O[7] <= mux4_31:muxe.port17
O[8] <= mux4_31:muxe.port17
O[9] <= mux4_31:muxe.port17
O[10] <= mux4_31:muxe.port17
O[11] <= mux4_31:muxe.port17
O[12] <= mux4_31:muxe.port17
O[13] <= mux4_31:muxe.port17
O[14] <= mux4_31:muxe.port17
O[15] <= mux4_31:muxe.port17
O[16] <= mux4_31:muxe.port17
O[17] <= mux4_31:muxe.port17
O[18] <= mux4_31:muxe.port17
O[19] <= mux4_31:muxe.port17
O[20] <= mux4_31:muxe.port17
O[21] <= mux4_31:muxe.port17
O[22] <= mux4_31:muxe.port17
O[23] <= mux4_31:muxe.port17
O[24] <= mux4_31:muxe.port17
O[25] <= mux4_31:muxe.port17
O[26] <= mux4_31:muxe.port17
O[27] <= mux4_31:muxe.port17
O[28] <= mux4_31:muxe.port17
O[29] <= mux4_31:muxe.port17
O[30] <= mux4_31:muxe.port17
O[31] <= mux4_31:muxe.port17


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod1
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod2
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod3
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod4
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod5
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod6
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod7
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod8
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod9
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod10
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod11
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod12
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod13
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod14
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod15
I[0] => O[31].DATAIN
I[1] => O[0].DATAIN
I[2] => O[1].DATAIN
I[3] => O[2].DATAIN
I[4] => O[3].DATAIN
I[5] => O[4].DATAIN
I[6] => O[5].DATAIN
I[7] => O[6].DATAIN
I[8] => O[7].DATAIN
I[9] => O[8].DATAIN
I[10] => O[9].DATAIN
I[11] => O[10].DATAIN
I[12] => O[11].DATAIN
I[13] => O[12].DATAIN
I[14] => O[13].DATAIN
I[15] => O[14].DATAIN
I[16] => O[15].DATAIN
I[17] => O[16].DATAIN
I[18] => O[17].DATAIN
I[19] => O[18].DATAIN
I[20] => O[19].DATAIN
I[21] => O[20].DATAIN
I[22] => O[21].DATAIN
I[23] => O[22].DATAIN
I[24] => O[23].DATAIN
I[25] => O[24].DATAIN
I[26] => O[25].DATAIN
I[27] => O[26].DATAIN
I[28] => O[27].DATAIN
I[29] => O[28].DATAIN
I[30] => O[29].DATAIN
I[31] => O[30].DATAIN
O[0] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= I[16].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= I[17].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= I[18].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= I[19].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= I[20].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= I[21].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= I[22].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= I[23].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= I[24].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= I[25].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= I[26].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= I[27].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= I[28].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= I[29].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= I[30].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= I[31].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= I[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|circ_rot:circrot|mux4_31:muxe
A[0] => Mux0.IN3
A[0] => Mux1.IN3
A[0] => Mux2.IN3
A[0] => Mux3.IN3
A[0] => Mux4.IN3
A[0] => Mux5.IN3
A[0] => Mux6.IN3
A[0] => Mux7.IN3
A[0] => Mux8.IN3
A[0] => Mux9.IN3
A[0] => Mux10.IN3
A[0] => Mux11.IN3
A[0] => Mux12.IN3
A[0] => Mux13.IN3
A[0] => Mux14.IN3
A[0] => Mux15.IN3
A[0] => Mux16.IN3
A[0] => Mux17.IN3
A[0] => Mux18.IN3
A[0] => Mux19.IN3
A[0] => Mux20.IN3
A[0] => Mux21.IN3
A[0] => Mux22.IN3
A[0] => Mux23.IN3
A[0] => Mux24.IN3
A[0] => Mux25.IN3
A[0] => Mux26.IN3
A[0] => Mux27.IN3
A[0] => Mux28.IN3
A[0] => Mux29.IN3
A[0] => Mux30.IN3
A[0] => Mux31.IN3
A[1] => Mux0.IN2
A[1] => Mux1.IN2
A[1] => Mux2.IN2
A[1] => Mux3.IN2
A[1] => Mux4.IN2
A[1] => Mux5.IN2
A[1] => Mux6.IN2
A[1] => Mux7.IN2
A[1] => Mux8.IN2
A[1] => Mux9.IN2
A[1] => Mux10.IN2
A[1] => Mux11.IN2
A[1] => Mux12.IN2
A[1] => Mux13.IN2
A[1] => Mux14.IN2
A[1] => Mux15.IN2
A[1] => Mux16.IN2
A[1] => Mux17.IN2
A[1] => Mux18.IN2
A[1] => Mux19.IN2
A[1] => Mux20.IN2
A[1] => Mux21.IN2
A[1] => Mux22.IN2
A[1] => Mux23.IN2
A[1] => Mux24.IN2
A[1] => Mux25.IN2
A[1] => Mux26.IN2
A[1] => Mux27.IN2
A[1] => Mux28.IN2
A[1] => Mux29.IN2
A[1] => Mux30.IN2
A[1] => Mux31.IN2
A[2] => Mux0.IN1
A[2] => Mux1.IN1
A[2] => Mux2.IN1
A[2] => Mux3.IN1
A[2] => Mux4.IN1
A[2] => Mux5.IN1
A[2] => Mux6.IN1
A[2] => Mux7.IN1
A[2] => Mux8.IN1
A[2] => Mux9.IN1
A[2] => Mux10.IN1
A[2] => Mux11.IN1
A[2] => Mux12.IN1
A[2] => Mux13.IN1
A[2] => Mux14.IN1
A[2] => Mux15.IN1
A[2] => Mux16.IN1
A[2] => Mux17.IN1
A[2] => Mux18.IN1
A[2] => Mux19.IN1
A[2] => Mux20.IN1
A[2] => Mux21.IN1
A[2] => Mux22.IN1
A[2] => Mux23.IN1
A[2] => Mux24.IN1
A[2] => Mux25.IN1
A[2] => Mux26.IN1
A[2] => Mux27.IN1
A[2] => Mux28.IN1
A[2] => Mux29.IN1
A[2] => Mux30.IN1
A[2] => Mux31.IN1
A[3] => Mux0.IN0
A[3] => Mux1.IN0
A[3] => Mux2.IN0
A[3] => Mux3.IN0
A[3] => Mux4.IN0
A[3] => Mux5.IN0
A[3] => Mux6.IN0
A[3] => Mux7.IN0
A[3] => Mux8.IN0
A[3] => Mux9.IN0
A[3] => Mux10.IN0
A[3] => Mux11.IN0
A[3] => Mux12.IN0
A[3] => Mux13.IN0
A[3] => Mux14.IN0
A[3] => Mux15.IN0
A[3] => Mux16.IN0
A[3] => Mux17.IN0
A[3] => Mux18.IN0
A[3] => Mux19.IN0
A[3] => Mux20.IN0
A[3] => Mux21.IN0
A[3] => Mux22.IN0
A[3] => Mux23.IN0
A[3] => Mux24.IN0
A[3] => Mux25.IN0
A[3] => Mux26.IN0
A[3] => Mux27.IN0
A[3] => Mux28.IN0
A[3] => Mux29.IN0
A[3] => Mux30.IN0
A[3] => Mux31.IN0
R0[0] => Mux31.IN4
R0[1] => Mux30.IN4
R0[2] => Mux29.IN4
R0[3] => Mux28.IN4
R0[4] => Mux27.IN4
R0[5] => Mux26.IN4
R0[6] => Mux25.IN4
R0[7] => Mux24.IN4
R0[8] => Mux23.IN4
R0[9] => Mux22.IN4
R0[10] => Mux21.IN4
R0[11] => Mux20.IN4
R0[12] => Mux19.IN4
R0[13] => Mux18.IN4
R0[14] => Mux17.IN4
R0[15] => Mux16.IN4
R0[16] => Mux15.IN4
R0[17] => Mux14.IN4
R0[18] => Mux13.IN4
R0[19] => Mux12.IN4
R0[20] => Mux11.IN4
R0[21] => Mux10.IN4
R0[22] => Mux9.IN4
R0[23] => Mux8.IN4
R0[24] => Mux7.IN4
R0[25] => Mux6.IN4
R0[26] => Mux5.IN4
R0[27] => Mux4.IN4
R0[28] => Mux3.IN4
R0[29] => Mux2.IN4
R0[30] => Mux1.IN4
R0[31] => Mux0.IN4
R1[0] => Mux31.IN5
R1[1] => Mux30.IN5
R1[2] => Mux29.IN5
R1[3] => Mux28.IN5
R1[4] => Mux27.IN5
R1[5] => Mux26.IN5
R1[6] => Mux25.IN5
R1[7] => Mux24.IN5
R1[8] => Mux23.IN5
R1[9] => Mux22.IN5
R1[10] => Mux21.IN5
R1[11] => Mux20.IN5
R1[12] => Mux19.IN5
R1[13] => Mux18.IN5
R1[14] => Mux17.IN5
R1[15] => Mux16.IN5
R1[16] => Mux15.IN5
R1[17] => Mux14.IN5
R1[18] => Mux13.IN5
R1[19] => Mux12.IN5
R1[20] => Mux11.IN5
R1[21] => Mux10.IN5
R1[22] => Mux9.IN5
R1[23] => Mux8.IN5
R1[24] => Mux7.IN5
R1[25] => Mux6.IN5
R1[26] => Mux5.IN5
R1[27] => Mux4.IN5
R1[28] => Mux3.IN5
R1[29] => Mux2.IN5
R1[30] => Mux1.IN5
R1[31] => Mux0.IN5
R2[0] => Mux31.IN6
R2[1] => Mux30.IN6
R2[2] => Mux29.IN6
R2[3] => Mux28.IN6
R2[4] => Mux27.IN6
R2[5] => Mux26.IN6
R2[6] => Mux25.IN6
R2[7] => Mux24.IN6
R2[8] => Mux23.IN6
R2[9] => Mux22.IN6
R2[10] => Mux21.IN6
R2[11] => Mux20.IN6
R2[12] => Mux19.IN6
R2[13] => Mux18.IN6
R2[14] => Mux17.IN6
R2[15] => Mux16.IN6
R2[16] => Mux15.IN6
R2[17] => Mux14.IN6
R2[18] => Mux13.IN6
R2[19] => Mux12.IN6
R2[20] => Mux11.IN6
R2[21] => Mux10.IN6
R2[22] => Mux9.IN6
R2[23] => Mux8.IN6
R2[24] => Mux7.IN6
R2[25] => Mux6.IN6
R2[26] => Mux5.IN6
R2[27] => Mux4.IN6
R2[28] => Mux3.IN6
R2[29] => Mux2.IN6
R2[30] => Mux1.IN6
R2[31] => Mux0.IN6
R3[0] => Mux31.IN7
R3[1] => Mux30.IN7
R3[2] => Mux29.IN7
R3[3] => Mux28.IN7
R3[4] => Mux27.IN7
R3[5] => Mux26.IN7
R3[6] => Mux25.IN7
R3[7] => Mux24.IN7
R3[8] => Mux23.IN7
R3[9] => Mux22.IN7
R3[10] => Mux21.IN7
R3[11] => Mux20.IN7
R3[12] => Mux19.IN7
R3[13] => Mux18.IN7
R3[14] => Mux17.IN7
R3[15] => Mux16.IN7
R3[16] => Mux15.IN7
R3[17] => Mux14.IN7
R3[18] => Mux13.IN7
R3[19] => Mux12.IN7
R3[20] => Mux11.IN7
R3[21] => Mux10.IN7
R3[22] => Mux9.IN7
R3[23] => Mux8.IN7
R3[24] => Mux7.IN7
R3[25] => Mux6.IN7
R3[26] => Mux5.IN7
R3[27] => Mux4.IN7
R3[28] => Mux3.IN7
R3[29] => Mux2.IN7
R3[30] => Mux1.IN7
R3[31] => Mux0.IN7
R4[0] => Mux31.IN8
R4[1] => Mux30.IN8
R4[2] => Mux29.IN8
R4[3] => Mux28.IN8
R4[4] => Mux27.IN8
R4[5] => Mux26.IN8
R4[6] => Mux25.IN8
R4[7] => Mux24.IN8
R4[8] => Mux23.IN8
R4[9] => Mux22.IN8
R4[10] => Mux21.IN8
R4[11] => Mux20.IN8
R4[12] => Mux19.IN8
R4[13] => Mux18.IN8
R4[14] => Mux17.IN8
R4[15] => Mux16.IN8
R4[16] => Mux15.IN8
R4[17] => Mux14.IN8
R4[18] => Mux13.IN8
R4[19] => Mux12.IN8
R4[20] => Mux11.IN8
R4[21] => Mux10.IN8
R4[22] => Mux9.IN8
R4[23] => Mux8.IN8
R4[24] => Mux7.IN8
R4[25] => Mux6.IN8
R4[26] => Mux5.IN8
R4[27] => Mux4.IN8
R4[28] => Mux3.IN8
R4[29] => Mux2.IN8
R4[30] => Mux1.IN8
R4[31] => Mux0.IN8
R5[0] => Mux31.IN9
R5[1] => Mux30.IN9
R5[2] => Mux29.IN9
R5[3] => Mux28.IN9
R5[4] => Mux27.IN9
R5[5] => Mux26.IN9
R5[6] => Mux25.IN9
R5[7] => Mux24.IN9
R5[8] => Mux23.IN9
R5[9] => Mux22.IN9
R5[10] => Mux21.IN9
R5[11] => Mux20.IN9
R5[12] => Mux19.IN9
R5[13] => Mux18.IN9
R5[14] => Mux17.IN9
R5[15] => Mux16.IN9
R5[16] => Mux15.IN9
R5[17] => Mux14.IN9
R5[18] => Mux13.IN9
R5[19] => Mux12.IN9
R5[20] => Mux11.IN9
R5[21] => Mux10.IN9
R5[22] => Mux9.IN9
R5[23] => Mux8.IN9
R5[24] => Mux7.IN9
R5[25] => Mux6.IN9
R5[26] => Mux5.IN9
R5[27] => Mux4.IN9
R5[28] => Mux3.IN9
R5[29] => Mux2.IN9
R5[30] => Mux1.IN9
R5[31] => Mux0.IN9
R6[0] => Mux31.IN10
R6[1] => Mux30.IN10
R6[2] => Mux29.IN10
R6[3] => Mux28.IN10
R6[4] => Mux27.IN10
R6[5] => Mux26.IN10
R6[6] => Mux25.IN10
R6[7] => Mux24.IN10
R6[8] => Mux23.IN10
R6[9] => Mux22.IN10
R6[10] => Mux21.IN10
R6[11] => Mux20.IN10
R6[12] => Mux19.IN10
R6[13] => Mux18.IN10
R6[14] => Mux17.IN10
R6[15] => Mux16.IN10
R6[16] => Mux15.IN10
R6[17] => Mux14.IN10
R6[18] => Mux13.IN10
R6[19] => Mux12.IN10
R6[20] => Mux11.IN10
R6[21] => Mux10.IN10
R6[22] => Mux9.IN10
R6[23] => Mux8.IN10
R6[24] => Mux7.IN10
R6[25] => Mux6.IN10
R6[26] => Mux5.IN10
R6[27] => Mux4.IN10
R6[28] => Mux3.IN10
R6[29] => Mux2.IN10
R6[30] => Mux1.IN10
R6[31] => Mux0.IN10
R7[0] => Mux31.IN11
R7[1] => Mux30.IN11
R7[2] => Mux29.IN11
R7[3] => Mux28.IN11
R7[4] => Mux27.IN11
R7[5] => Mux26.IN11
R7[6] => Mux25.IN11
R7[7] => Mux24.IN11
R7[8] => Mux23.IN11
R7[9] => Mux22.IN11
R7[10] => Mux21.IN11
R7[11] => Mux20.IN11
R7[12] => Mux19.IN11
R7[13] => Mux18.IN11
R7[14] => Mux17.IN11
R7[15] => Mux16.IN11
R7[16] => Mux15.IN11
R7[17] => Mux14.IN11
R7[18] => Mux13.IN11
R7[19] => Mux12.IN11
R7[20] => Mux11.IN11
R7[21] => Mux10.IN11
R7[22] => Mux9.IN11
R7[23] => Mux8.IN11
R7[24] => Mux7.IN11
R7[25] => Mux6.IN11
R7[26] => Mux5.IN11
R7[27] => Mux4.IN11
R7[28] => Mux3.IN11
R7[29] => Mux2.IN11
R7[30] => Mux1.IN11
R7[31] => Mux0.IN11
R8[0] => Mux31.IN12
R8[1] => Mux30.IN12
R8[2] => Mux29.IN12
R8[3] => Mux28.IN12
R8[4] => Mux27.IN12
R8[5] => Mux26.IN12
R8[6] => Mux25.IN12
R8[7] => Mux24.IN12
R8[8] => Mux23.IN12
R8[9] => Mux22.IN12
R8[10] => Mux21.IN12
R8[11] => Mux20.IN12
R8[12] => Mux19.IN12
R8[13] => Mux18.IN12
R8[14] => Mux17.IN12
R8[15] => Mux16.IN12
R8[16] => Mux15.IN12
R8[17] => Mux14.IN12
R8[18] => Mux13.IN12
R8[19] => Mux12.IN12
R8[20] => Mux11.IN12
R8[21] => Mux10.IN12
R8[22] => Mux9.IN12
R8[23] => Mux8.IN12
R8[24] => Mux7.IN12
R8[25] => Mux6.IN12
R8[26] => Mux5.IN12
R8[27] => Mux4.IN12
R8[28] => Mux3.IN12
R8[29] => Mux2.IN12
R8[30] => Mux1.IN12
R8[31] => Mux0.IN12
R9[0] => Mux31.IN13
R9[1] => Mux30.IN13
R9[2] => Mux29.IN13
R9[3] => Mux28.IN13
R9[4] => Mux27.IN13
R9[5] => Mux26.IN13
R9[6] => Mux25.IN13
R9[7] => Mux24.IN13
R9[8] => Mux23.IN13
R9[9] => Mux22.IN13
R9[10] => Mux21.IN13
R9[11] => Mux20.IN13
R9[12] => Mux19.IN13
R9[13] => Mux18.IN13
R9[14] => Mux17.IN13
R9[15] => Mux16.IN13
R9[16] => Mux15.IN13
R9[17] => Mux14.IN13
R9[18] => Mux13.IN13
R9[19] => Mux12.IN13
R9[20] => Mux11.IN13
R9[21] => Mux10.IN13
R9[22] => Mux9.IN13
R9[23] => Mux8.IN13
R9[24] => Mux7.IN13
R9[25] => Mux6.IN13
R9[26] => Mux5.IN13
R9[27] => Mux4.IN13
R9[28] => Mux3.IN13
R9[29] => Mux2.IN13
R9[30] => Mux1.IN13
R9[31] => Mux0.IN13
R10[0] => Mux31.IN14
R10[1] => Mux30.IN14
R10[2] => Mux29.IN14
R10[3] => Mux28.IN14
R10[4] => Mux27.IN14
R10[5] => Mux26.IN14
R10[6] => Mux25.IN14
R10[7] => Mux24.IN14
R10[8] => Mux23.IN14
R10[9] => Mux22.IN14
R10[10] => Mux21.IN14
R10[11] => Mux20.IN14
R10[12] => Mux19.IN14
R10[13] => Mux18.IN14
R10[14] => Mux17.IN14
R10[15] => Mux16.IN14
R10[16] => Mux15.IN14
R10[17] => Mux14.IN14
R10[18] => Mux13.IN14
R10[19] => Mux12.IN14
R10[20] => Mux11.IN14
R10[21] => Mux10.IN14
R10[22] => Mux9.IN14
R10[23] => Mux8.IN14
R10[24] => Mux7.IN14
R10[25] => Mux6.IN14
R10[26] => Mux5.IN14
R10[27] => Mux4.IN14
R10[28] => Mux3.IN14
R10[29] => Mux2.IN14
R10[30] => Mux1.IN14
R10[31] => Mux0.IN14
R11[0] => Mux31.IN15
R11[1] => Mux30.IN15
R11[2] => Mux29.IN15
R11[3] => Mux28.IN15
R11[4] => Mux27.IN15
R11[5] => Mux26.IN15
R11[6] => Mux25.IN15
R11[7] => Mux24.IN15
R11[8] => Mux23.IN15
R11[9] => Mux22.IN15
R11[10] => Mux21.IN15
R11[11] => Mux20.IN15
R11[12] => Mux19.IN15
R11[13] => Mux18.IN15
R11[14] => Mux17.IN15
R11[15] => Mux16.IN15
R11[16] => Mux15.IN15
R11[17] => Mux14.IN15
R11[18] => Mux13.IN15
R11[19] => Mux12.IN15
R11[20] => Mux11.IN15
R11[21] => Mux10.IN15
R11[22] => Mux9.IN15
R11[23] => Mux8.IN15
R11[24] => Mux7.IN15
R11[25] => Mux6.IN15
R11[26] => Mux5.IN15
R11[27] => Mux4.IN15
R11[28] => Mux3.IN15
R11[29] => Mux2.IN15
R11[30] => Mux1.IN15
R11[31] => Mux0.IN15
R12[0] => Mux31.IN16
R12[1] => Mux30.IN16
R12[2] => Mux29.IN16
R12[3] => Mux28.IN16
R12[4] => Mux27.IN16
R12[5] => Mux26.IN16
R12[6] => Mux25.IN16
R12[7] => Mux24.IN16
R12[8] => Mux23.IN16
R12[9] => Mux22.IN16
R12[10] => Mux21.IN16
R12[11] => Mux20.IN16
R12[12] => Mux19.IN16
R12[13] => Mux18.IN16
R12[14] => Mux17.IN16
R12[15] => Mux16.IN16
R12[16] => Mux15.IN16
R12[17] => Mux14.IN16
R12[18] => Mux13.IN16
R12[19] => Mux12.IN16
R12[20] => Mux11.IN16
R12[21] => Mux10.IN16
R12[22] => Mux9.IN16
R12[23] => Mux8.IN16
R12[24] => Mux7.IN16
R12[25] => Mux6.IN16
R12[26] => Mux5.IN16
R12[27] => Mux4.IN16
R12[28] => Mux3.IN16
R12[29] => Mux2.IN16
R12[30] => Mux1.IN16
R12[31] => Mux0.IN16
R13[0] => Mux31.IN17
R13[1] => Mux30.IN17
R13[2] => Mux29.IN17
R13[3] => Mux28.IN17
R13[4] => Mux27.IN17
R13[5] => Mux26.IN17
R13[6] => Mux25.IN17
R13[7] => Mux24.IN17
R13[8] => Mux23.IN17
R13[9] => Mux22.IN17
R13[10] => Mux21.IN17
R13[11] => Mux20.IN17
R13[12] => Mux19.IN17
R13[13] => Mux18.IN17
R13[14] => Mux17.IN17
R13[15] => Mux16.IN17
R13[16] => Mux15.IN17
R13[17] => Mux14.IN17
R13[18] => Mux13.IN17
R13[19] => Mux12.IN17
R13[20] => Mux11.IN17
R13[21] => Mux10.IN17
R13[22] => Mux9.IN17
R13[23] => Mux8.IN17
R13[24] => Mux7.IN17
R13[25] => Mux6.IN17
R13[26] => Mux5.IN17
R13[27] => Mux4.IN17
R13[28] => Mux3.IN17
R13[29] => Mux2.IN17
R13[30] => Mux1.IN17
R13[31] => Mux0.IN17
R14[0] => Mux31.IN18
R14[1] => Mux30.IN18
R14[2] => Mux29.IN18
R14[3] => Mux28.IN18
R14[4] => Mux27.IN18
R14[5] => Mux26.IN18
R14[6] => Mux25.IN18
R14[7] => Mux24.IN18
R14[8] => Mux23.IN18
R14[9] => Mux22.IN18
R14[10] => Mux21.IN18
R14[11] => Mux20.IN18
R14[12] => Mux19.IN18
R14[13] => Mux18.IN18
R14[14] => Mux17.IN18
R14[15] => Mux16.IN18
R14[16] => Mux15.IN18
R14[17] => Mux14.IN18
R14[18] => Mux13.IN18
R14[19] => Mux12.IN18
R14[20] => Mux11.IN18
R14[21] => Mux10.IN18
R14[22] => Mux9.IN18
R14[23] => Mux8.IN18
R14[24] => Mux7.IN18
R14[25] => Mux6.IN18
R14[26] => Mux5.IN18
R14[27] => Mux4.IN18
R14[28] => Mux3.IN18
R14[29] => Mux2.IN18
R14[30] => Mux1.IN18
R14[31] => Mux0.IN18
R15[0] => Mux31.IN19
R15[1] => Mux30.IN19
R15[2] => Mux29.IN19
R15[3] => Mux28.IN19
R15[4] => Mux27.IN19
R15[5] => Mux26.IN19
R15[6] => Mux25.IN19
R15[7] => Mux24.IN19
R15[8] => Mux23.IN19
R15[9] => Mux22.IN19
R15[10] => Mux21.IN19
R15[11] => Mux20.IN19
R15[12] => Mux19.IN19
R15[13] => Mux18.IN19
R15[14] => Mux17.IN19
R15[15] => Mux16.IN19
R15[16] => Mux15.IN19
R15[17] => Mux14.IN19
R15[18] => Mux13.IN19
R15[19] => Mux12.IN19
R15[20] => Mux11.IN19
R15[21] => Mux10.IN19
R15[22] => Mux9.IN19
R15[23] => Mux8.IN19
R15[24] => Mux7.IN19
R15[25] => Mux6.IN19
R15[26] => Mux5.IN19
R15[27] => Mux4.IN19
R15[28] => Mux3.IN19
R15[29] => Mux2.IN19
R15[30] => Mux1.IN19
R15[31] => Mux0.IN19
R[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|extend:extnd|mux4_31_3i:selE
A[0] => Mux0.IN2
A[0] => Mux1.IN2
A[0] => Mux2.IN2
A[0] => Mux3.IN2
A[0] => Mux4.IN2
A[0] => Mux5.IN2
A[0] => Mux6.IN2
A[0] => Mux7.IN2
A[0] => Mux8.IN2
A[0] => Mux9.IN2
A[0] => Mux10.IN2
A[0] => Mux11.IN2
A[0] => Mux12.IN2
A[0] => Mux13.IN2
A[0] => Mux14.IN2
A[0] => Mux15.IN2
A[0] => Mux16.IN2
A[0] => Mux17.IN2
A[0] => Mux18.IN2
A[0] => Mux19.IN2
A[0] => Mux20.IN2
A[0] => Mux21.IN2
A[0] => Mux22.IN2
A[0] => Mux23.IN2
A[0] => Mux24.IN2
A[0] => Mux25.IN2
A[0] => Mux26.IN2
A[0] => Mux27.IN2
A[0] => Mux28.IN2
A[0] => Mux29.IN2
A[0] => Mux30.IN2
A[0] => Mux31.IN2
A[1] => Mux0.IN1
A[1] => Mux1.IN1
A[1] => Mux2.IN1
A[1] => Mux3.IN1
A[1] => Mux4.IN1
A[1] => Mux5.IN1
A[1] => Mux6.IN1
A[1] => Mux7.IN1
A[1] => Mux8.IN1
A[1] => Mux9.IN1
A[1] => Mux10.IN1
A[1] => Mux11.IN1
A[1] => Mux12.IN1
A[1] => Mux13.IN1
A[1] => Mux14.IN1
A[1] => Mux15.IN1
A[1] => Mux16.IN1
A[1] => Mux17.IN1
A[1] => Mux18.IN1
A[1] => Mux19.IN1
A[1] => Mux20.IN1
A[1] => Mux21.IN1
A[1] => Mux22.IN1
A[1] => Mux23.IN1
A[1] => Mux24.IN1
A[1] => Mux25.IN1
A[1] => Mux26.IN1
A[1] => Mux27.IN1
A[1] => Mux28.IN1
A[1] => Mux29.IN1
A[1] => Mux30.IN1
A[1] => Mux31.IN1
circ[0] => Mux31.IN3
circ[1] => Mux30.IN3
circ[2] => Mux29.IN3
circ[3] => Mux28.IN3
circ[4] => Mux27.IN3
circ[5] => Mux26.IN3
circ[6] => Mux25.IN3
circ[7] => Mux24.IN3
circ[8] => Mux23.IN3
circ[9] => Mux22.IN3
circ[10] => Mux21.IN3
circ[11] => Mux20.IN3
circ[12] => Mux19.IN3
circ[13] => Mux18.IN3
circ[14] => Mux17.IN3
circ[15] => Mux16.IN3
circ[16] => Mux15.IN3
circ[17] => Mux14.IN3
circ[18] => Mux13.IN3
circ[19] => Mux12.IN3
circ[20] => Mux11.IN3
circ[21] => Mux10.IN3
circ[22] => Mux9.IN3
circ[23] => Mux8.IN3
circ[24] => Mux7.IN3
circ[25] => Mux6.IN3
circ[26] => Mux5.IN3
circ[27] => Mux4.IN3
circ[28] => Mux3.IN3
circ[29] => Mux2.IN3
circ[30] => Mux1.IN3
circ[31] => Mux0.IN3
zero[0] => Mux31.IN4
zero[1] => Mux30.IN4
zero[2] => Mux29.IN4
zero[3] => Mux28.IN4
zero[4] => Mux27.IN4
zero[5] => Mux26.IN4
zero[6] => Mux25.IN4
zero[7] => Mux24.IN4
zero[8] => Mux23.IN4
zero[9] => Mux22.IN4
zero[10] => Mux21.IN4
zero[11] => Mux20.IN4
zero[12] => Mux19.IN4
zero[13] => Mux18.IN4
zero[14] => Mux17.IN4
zero[15] => Mux16.IN4
zero[16] => Mux15.IN4
zero[17] => Mux14.IN4
zero[18] => Mux13.IN4
zero[19] => Mux12.IN4
zero[20] => Mux11.IN4
zero[21] => Mux10.IN4
zero[22] => Mux9.IN4
zero[23] => Mux8.IN4
zero[24] => Mux7.IN4
zero[25] => Mux6.IN4
zero[26] => Mux5.IN4
zero[27] => Mux4.IN4
zero[28] => Mux3.IN4
zero[29] => Mux2.IN4
zero[30] => Mux1.IN4
zero[31] => Mux0.IN4
extsign[0] => Mux31.IN5
extsign[1] => Mux30.IN5
extsign[2] => Mux29.IN5
extsign[3] => Mux28.IN5
extsign[4] => Mux27.IN5
extsign[5] => Mux26.IN5
extsign[6] => Mux25.IN5
extsign[7] => Mux24.IN5
extsign[8] => Mux23.IN5
extsign[9] => Mux22.IN5
extsign[10] => Mux21.IN5
extsign[11] => Mux20.IN5
extsign[12] => Mux19.IN5
extsign[13] => Mux18.IN5
extsign[14] => Mux17.IN5
extsign[15] => Mux16.IN5
extsign[16] => Mux15.IN5
extsign[17] => Mux14.IN5
extsign[18] => Mux13.IN5
extsign[19] => Mux12.IN5
extsign[20] => Mux11.IN5
extsign[21] => Mux10.IN5
extsign[22] => Mux9.IN5
extsign[23] => Mux8.IN5
extsign[24] => Mux7.IN5
extsign[25] => Mux6.IN5
extsign[26] => Mux5.IN5
extsign[27] => Mux4.IN5
extsign[28] => Mux3.IN5
extsign[29] => Mux2.IN5
extsign[30] => Mux1.IN5
extsign[31] => Mux0.IN5
O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|dataMemory:dataMem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|processor_tb|microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component
wren_a => altsyncram_4dm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4dm1:auto_generated.data_a[0]
data_a[1] => altsyncram_4dm1:auto_generated.data_a[1]
data_a[2] => altsyncram_4dm1:auto_generated.data_a[2]
data_a[3] => altsyncram_4dm1:auto_generated.data_a[3]
data_a[4] => altsyncram_4dm1:auto_generated.data_a[4]
data_a[5] => altsyncram_4dm1:auto_generated.data_a[5]
data_a[6] => altsyncram_4dm1:auto_generated.data_a[6]
data_a[7] => altsyncram_4dm1:auto_generated.data_a[7]
data_a[8] => altsyncram_4dm1:auto_generated.data_a[8]
data_a[9] => altsyncram_4dm1:auto_generated.data_a[9]
data_a[10] => altsyncram_4dm1:auto_generated.data_a[10]
data_a[11] => altsyncram_4dm1:auto_generated.data_a[11]
data_a[12] => altsyncram_4dm1:auto_generated.data_a[12]
data_a[13] => altsyncram_4dm1:auto_generated.data_a[13]
data_a[14] => altsyncram_4dm1:auto_generated.data_a[14]
data_a[15] => altsyncram_4dm1:auto_generated.data_a[15]
data_a[16] => altsyncram_4dm1:auto_generated.data_a[16]
data_a[17] => altsyncram_4dm1:auto_generated.data_a[17]
data_a[18] => altsyncram_4dm1:auto_generated.data_a[18]
data_a[19] => altsyncram_4dm1:auto_generated.data_a[19]
data_a[20] => altsyncram_4dm1:auto_generated.data_a[20]
data_a[21] => altsyncram_4dm1:auto_generated.data_a[21]
data_a[22] => altsyncram_4dm1:auto_generated.data_a[22]
data_a[23] => altsyncram_4dm1:auto_generated.data_a[23]
data_a[24] => altsyncram_4dm1:auto_generated.data_a[24]
data_a[25] => altsyncram_4dm1:auto_generated.data_a[25]
data_a[26] => altsyncram_4dm1:auto_generated.data_a[26]
data_a[27] => altsyncram_4dm1:auto_generated.data_a[27]
data_a[28] => altsyncram_4dm1:auto_generated.data_a[28]
data_a[29] => altsyncram_4dm1:auto_generated.data_a[29]
data_a[30] => altsyncram_4dm1:auto_generated.data_a[30]
data_a[31] => altsyncram_4dm1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4dm1:auto_generated.address_a[0]
address_a[1] => altsyncram_4dm1:auto_generated.address_a[1]
address_a[2] => altsyncram_4dm1:auto_generated.address_a[2]
address_a[3] => altsyncram_4dm1:auto_generated.address_a[3]
address_a[4] => altsyncram_4dm1:auto_generated.address_a[4]
address_a[5] => altsyncram_4dm1:auto_generated.address_a[5]
address_a[6] => altsyncram_4dm1:auto_generated.address_a[6]
address_a[7] => altsyncram_4dm1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4dm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4dm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4dm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4dm1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4dm1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4dm1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4dm1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4dm1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4dm1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4dm1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4dm1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4dm1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4dm1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4dm1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4dm1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4dm1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4dm1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4dm1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4dm1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4dm1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4dm1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4dm1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4dm1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4dm1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4dm1:auto_generated.q_a[23]
q_a[24] <= altsyncram_4dm1:auto_generated.q_a[24]
q_a[25] <= altsyncram_4dm1:auto_generated.q_a[25]
q_a[26] <= altsyncram_4dm1:auto_generated.q_a[26]
q_a[27] <= altsyncram_4dm1:auto_generated.q_a[27]
q_a[28] <= altsyncram_4dm1:auto_generated.q_a[28]
q_a[29] <= altsyncram_4dm1:auto_generated.q_a[29]
q_a[30] <= altsyncram_4dm1:auto_generated.q_a[30]
q_a[31] <= altsyncram_4dm1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor_tb|microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|processor_tb|microprocessor:microDUT|circmssg:message
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|processor_tb|microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jvf1:auto_generated.address_a[0]
address_a[1] => altsyncram_jvf1:auto_generated.address_a[1]
address_a[2] => altsyncram_jvf1:auto_generated.address_a[2]
address_a[3] => altsyncram_jvf1:auto_generated.address_a[3]
address_a[4] => altsyncram_jvf1:auto_generated.address_a[4]
address_a[5] => altsyncram_jvf1:auto_generated.address_a[5]
address_a[6] => altsyncram_jvf1:auto_generated.address_a[6]
address_a[7] => altsyncram_jvf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jvf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jvf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jvf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jvf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jvf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jvf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jvf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jvf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jvf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jvf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jvf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jvf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jvf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_jvf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_jvf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_jvf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_jvf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_jvf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_jvf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_jvf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_jvf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_jvf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_jvf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_jvf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_jvf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_jvf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_jvf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_jvf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_jvf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_jvf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_jvf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_jvf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_jvf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor_tb|microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component|altsyncram_jvf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|processor_tb|microprocessor:microDUT|PCreg:PC_reg
clk => PCout[0]~reg0.CLK
clk => PCout[1]~reg0.CLK
clk => PCout[2]~reg0.CLK
clk => PCout[3]~reg0.CLK
clk => PCout[4]~reg0.CLK
clk => PCout[5]~reg0.CLK
clk => PCout[6]~reg0.CLK
clk => PCout[7]~reg0.CLK
clk => PCout[8]~reg0.CLK
clk => PCout[9]~reg0.CLK
clk => PCout[10]~reg0.CLK
clk => PCout[11]~reg0.CLK
clk => PCout[12]~reg0.CLK
rst => PCout[0]~reg0.ACLR
rst => PCout[1]~reg0.ACLR
rst => PCout[2]~reg0.PRESET
rst => PCout[3]~reg0.PRESET
rst => PCout[4]~reg0.PRESET
rst => PCout[5]~reg0.PRESET
rst => PCout[6]~reg0.PRESET
rst => PCout[7]~reg0.PRESET
rst => PCout[8]~reg0.PRESET
rst => PCout[9]~reg0.PRESET
rst => PCout[10]~reg0.PRESET
rst => PCout[11]~reg0.PRESET
rst => PCout[12]~reg0.PRESET
PCin[0] => PCout[0]~reg0.DATAIN
PCin[1] => PCout[1]~reg0.DATAIN
PCin[2] => PCout[2]~reg0.DATAIN
PCin[3] => PCout[3]~reg0.DATAIN
PCin[4] => PCout[4]~reg0.DATAIN
PCin[5] => PCout[5]~reg0.DATAIN
PCin[6] => PCout[6]~reg0.DATAIN
PCin[7] => PCout[7]~reg0.DATAIN
PCin[8] => PCout[8]~reg0.DATAIN
PCin[9] => PCout[9]~reg0.DATAIN
PCin[10] => PCout[10]~reg0.DATAIN
PCin[11] => PCout[11]~reg0.DATAIN
PCin[12] => PCout[12]~reg0.DATAIN
PCout[0] <= PCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= PCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= PCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= PCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= PCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= PCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= PCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= PCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= PCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= PCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= PCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= PCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= PCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|plus4:PCp4
PC[0] => PC4[0].DATAIN
PC[1] => PC4[1].DATAIN
PC[2] => Add0.IN22
PC[3] => Add0.IN21
PC[4] => Add0.IN20
PC[5] => Add0.IN19
PC[6] => Add0.IN18
PC[7] => Add0.IN17
PC[8] => Add0.IN16
PC[9] => Add0.IN15
PC[10] => Add0.IN14
PC[11] => Add0.IN13
PC[12] => Add0.IN12
PC4[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC4[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|plus4:PCp8
PC[0] => PC4[0].DATAIN
PC[1] => PC4[1].DATAIN
PC[2] => Add0.IN22
PC[3] => Add0.IN21
PC[4] => Add0.IN20
PC[5] => Add0.IN19
PC[6] => Add0.IN18
PC[7] => Add0.IN17
PC[8] => Add0.IN16
PC[9] => Add0.IN15
PC[10] => Add0.IN14
PC[11] => Add0.IN13
PC[12] => Add0.IN12
PC4[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC4[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|mux2_1:PCSrcMux
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
a[6] => o.DATAA
a[7] => o.DATAA
a[8] => o.DATAA
a[9] => o.DATAA
a[10] => o.DATAA
a[11] => o.DATAA
a[12] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
b[6] => o.DATAB
b[7] => o.DATAB
b[8] => o.DATAB
b[9] => o.DATAB
b[10] => o.DATAB
b[11] => o.DATAB
b[12] => o.DATAB
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|mux2_1:MemToRegMux
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
a[6] => o.DATAA
a[7] => o.DATAA
a[8] => o.DATAA
a[9] => o.DATAA
a[10] => o.DATAA
a[11] => o.DATAA
a[12] => o.DATAA
a[13] => o.DATAA
a[14] => o.DATAA
a[15] => o.DATAA
a[16] => o.DATAA
a[17] => o.DATAA
a[18] => o.DATAA
a[19] => o.DATAA
a[20] => o.DATAA
a[21] => o.DATAA
a[22] => o.DATAA
a[23] => o.DATAA
a[24] => o.DATAA
a[25] => o.DATAA
a[26] => o.DATAA
a[27] => o.DATAA
a[28] => o.DATAA
a[29] => o.DATAA
a[30] => o.DATAA
a[31] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
b[6] => o.DATAB
b[7] => o.DATAB
b[8] => o.DATAB
b[9] => o.DATAB
b[10] => o.DATAB
b[11] => o.DATAB
b[12] => o.DATAB
b[13] => o.DATAB
b[14] => o.DATAB
b[15] => o.DATAB
b[16] => o.DATAB
b[17] => o.DATAB
b[18] => o.DATAB
b[19] => o.DATAB
b[20] => o.DATAB
b[21] => o.DATAB
b[22] => o.DATAB
b[23] => o.DATAB
b[24] => o.DATAB
b[25] => o.DATAB
b[26] => o.DATAB
b[27] => o.DATAB
b[28] => o.DATAB
b[29] => o.DATAB
b[30] => o.DATAB
b[31] => o.DATAB
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|mux2_1:RegSrcMux0
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|mux2_1:ALUSrcMux
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
a[6] => o.DATAA
a[7] => o.DATAA
a[8] => o.DATAA
a[9] => o.DATAA
a[10] => o.DATAA
a[11] => o.DATAA
a[12] => o.DATAA
a[13] => o.DATAA
a[14] => o.DATAA
a[15] => o.DATAA
a[16] => o.DATAA
a[17] => o.DATAA
a[18] => o.DATAA
a[19] => o.DATAA
a[20] => o.DATAA
a[21] => o.DATAA
a[22] => o.DATAA
a[23] => o.DATAA
a[24] => o.DATAA
a[25] => o.DATAA
a[26] => o.DATAA
a[27] => o.DATAA
a[28] => o.DATAA
a[29] => o.DATAA
a[30] => o.DATAA
a[31] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
b[6] => o.DATAB
b[7] => o.DATAB
b[8] => o.DATAB
b[9] => o.DATAB
b[10] => o.DATAB
b[11] => o.DATAB
b[12] => o.DATAB
b[13] => o.DATAB
b[14] => o.DATAB
b[15] => o.DATAB
b[16] => o.DATAB
b[17] => o.DATAB
b[18] => o.DATAB
b[19] => o.DATAB
b[20] => o.DATAB
b[21] => o.DATAB
b[22] => o.DATAB
b[23] => o.DATAB
b[24] => o.DATAB
b[25] => o.DATAB
b[26] => o.DATAB
b[27] => o.DATAB
b[28] => o.DATAB
b[29] => o.DATAB
b[30] => o.DATAB
b[31] => o.DATAB
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|mux2_1:RegSrcMux1
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|chipSelect:ChipSel
Address => Decoder0.IN0
RAM[0] => ReadData.DATAA
RAM[1] => ReadData.DATAA
RAM[2] => ReadData.DATAA
RAM[3] => ReadData.DATAA
RAM[4] => ReadData.DATAA
RAM[5] => ReadData.DATAA
RAM[6] => ReadData.DATAA
RAM[7] => ReadData.DATAA
RAM[8] => ReadData.DATAA
RAM[9] => ReadData.DATAA
RAM[10] => ReadData.DATAA
RAM[11] => ReadData.DATAA
RAM[12] => ReadData.DATAA
RAM[13] => ReadData.DATAA
RAM[14] => ReadData.DATAA
RAM[15] => ReadData.DATAA
RAM[16] => ReadData.DATAA
RAM[17] => ReadData.DATAA
RAM[18] => ReadData.DATAA
RAM[19] => ReadData.DATAA
RAM[20] => ReadData.DATAA
RAM[21] => ReadData.DATAA
RAM[22] => ReadData.DATAA
RAM[23] => ReadData.DATAA
RAM[24] => ReadData.DATAA
RAM[25] => ReadData.DATAA
RAM[26] => ReadData.DATAA
RAM[27] => ReadData.DATAA
RAM[28] => ReadData.DATAA
RAM[29] => ReadData.DATAA
RAM[30] => ReadData.DATAA
RAM[31] => ReadData.DATAA
ROM[0] => ReadData.DATAB
ROM[1] => ReadData.DATAB
ROM[2] => ReadData.DATAB
ROM[3] => ReadData.DATAB
ROM[4] => ReadData.DATAB
ROM[5] => ReadData.DATAB
ROM[6] => ReadData.DATAB
ROM[7] => ReadData.DATAB
ROM[8] => ReadData.DATAB
ROM[9] => ReadData.DATAB
ROM[10] => ReadData.DATAB
ROM[11] => ReadData.DATAB
ROM[12] => ReadData.DATAB
ROM[13] => ReadData.DATAB
ROM[14] => ReadData.DATAB
ROM[15] => ReadData.DATAB
ROM[16] => ReadData.DATAB
ROM[17] => ReadData.DATAB
ROM[18] => ReadData.DATAB
ROM[19] => ReadData.DATAB
ROM[20] => ReadData.DATAB
ROM[21] => ReadData.DATAB
ROM[22] => ReadData.DATAB
ROM[23] => ReadData.DATAB
ROM[24] => ReadData.DATAB
ROM[25] => ReadData.DATAB
ROM[26] => ReadData.DATAB
ROM[27] => ReadData.DATAB
ROM[28] => ReadData.DATAB
ROM[29] => ReadData.DATAB
ROM[30] => ReadData.DATAB
ROM[31] => ReadData.DATAB
ReadData[0] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[1] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[2] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[3] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[4] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[5] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[6] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[7] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[8] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[9] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[10] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[11] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[12] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[13] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[14] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[15] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[16] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[17] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[18] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[19] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[20] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[21] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[22] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[23] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[24] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[25] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[26] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[27] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[28] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[29] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[30] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE
ReadData[31] <= ReadData.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ControlUnit:ctrlunit
clk => clk.IN2
rst => rst.IN2
Cond[0] => Cond[0].IN1
Cond[1] => Cond[1].IN1
Cond[2] => Cond[2].IN1
Cond[3] => Cond[3].IN1
OP[0] => OP[0].IN1
OP[1] => OP[1].IN1
Funct[0] => EnF.IN0
Funct[0] => MemtoReg.IN1
Funct[0] => MemWrite.IN1
Funct[1] => Funct[1].IN1
Funct[2] => Funct[2].IN1
Funct[3] => Funct[3].IN1
Funct[4] => Funct[4].IN1
Funct[5] => ALUSrc.IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
PCsrc <= PCsrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUMux:ALUSel.port4
ALUControl[1] <= ALUMux:ALUSel.port4
ALUControl[2] <= ALUMux:ALUSel.port4
ALUControl[3] <= ALUMux:ALUSel.port4
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= OP[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= OP[1].DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= PCsrc.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ControlUnit:ctrlunit|deco4_4:ALUdeco
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
R[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ControlUnit:ctrlunit|FlagControl:FlagReg
clk => _.IN1
rst => rst.IN1
FlagEn => FlagEn.IN1
Flags[0] => Flags[0].IN1
Flags[1] => Flags[1].IN1
Flags[2] => Flags[2].IN1
Flags[3] => Flags[3].IN1
condFlags[0] <= reg_4bit:FlagReg.port4
condFlags[1] <= reg_4bit:FlagReg.port4
condFlags[2] <= reg_4bit:FlagReg.port4
condFlags[3] <= reg_4bit:FlagReg.port4


|processor_tb|microprocessor:microDUT|ControlUnit:ctrlunit|FlagControl:FlagReg|reg_4bit:FlagReg
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
en => Q[0]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ControlUnit:ctrlunit|ALUMux:ALUSel
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
sel[0] => Decoder0.IN1
sel[1] => Decoder0.IN0
CMD[0] => ALUIns.DATAB
CMD[1] => ALUIns.DATAB
CMD[2] => ALUIns.DATAB
CMD[3] => ALUIns.DATAB
ALUIns[0] <= ALUIns.DB_MAX_OUTPUT_PORT_TYPE
ALUIns[1] <= ALUIns.DB_MAX_OUTPUT_PORT_TYPE
ALUIns[2] <= ALUIns.DB_MAX_OUTPUT_PORT_TYPE
ALUIns[3] <= ALUIns.DB_MAX_OUTPUT_PORT_TYPE


|processor_tb|microprocessor:microDUT|ControlUnit:ctrlunit|ALU_COND_En:eval
COND[0] => Mux0.IN15
COND[1] => Mux0.IN14
COND[2] => Mux0.IN13
COND[3] => Mux0.IN12
ALUF[0] => ENW.IN0
ALUF[0] => Mux0.IN19
ALUF[0] => Mux0.IN3
ALUF[1] => ENW.IN0
ALUF[1] => ENW.IN1
ALUF[1] => ENW.IN1
ALUF[1] => ENW.IN0
ALUF[1] => Mux0.IN7
ALUF[2] => ENW.IN1
ALUF[2] => Mux0.IN17
ALUF[2] => Mux0.IN18
ALUF[2] => ENW.IN1
ALUF[2] => Mux0.IN5
ALUF[3] => ENW.IN1
ALUF[3] => Mux0.IN16
ALUF[3] => Mux0.IN2
ENW <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


