module ClockGenerator(input clk,input Switch,input SwitchMicro,input SwitchNano,output reg clk_N,input reset);
endmodule
