

================================================================
== Vitis HLS Report for 'grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2'
================================================================
* Date:           Thu Mar  6 03:14:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        grayscale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1_VITIS_LOOP_39_2  |        ?|        ?|        24|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   13|     839|   1743|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     704|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   13|    1543|   3030|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |uitofp_32ns_32_6_no_dsp_1_U6       |uitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_6_no_dsp_1_U7       |uitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_6_no_dsp_1_U8       |uitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  13|  839| 1743|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln317_fu_307_p2             |         +|   0|  0|   14|           9|           8|
    |add_ln38_1_fu_354_p2            |         +|   0|  0|   38|          31|           1|
    |add_ln38_fu_223_p2              |         +|   0|  0|   69|          62|           1|
    |add_ln39_fu_459_p2              |         +|   0|  0|   38|          31|           1|
    |result_2_fu_483_p2              |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_321_p2              |         -|   0|  0|   15|           7|           8|
    |pixel_last_fu_453_p2            |       and|   0|  0|    2|           1|           1|
    |cmp21_fu_384_p2                 |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln38_fu_218_p2             |      icmp|   0|  0|   69|          62|          62|
    |icmp_ln39_fu_349_p2             |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln52_fu_448_p2             |      icmp|   0|  0|   39|          32|          32|
    |lshr_ln18_fu_409_p2             |      lshr|   0|  0|  242|          79|          79|
    |ap_block_pp0_stage0_01001_grp1  |        or|   0|  0|    2|           1|           1|
    |or_ln50_fu_506_p2               |        or|   0|  0|   32|          32|          32|
    |output_stream_TDATA             |        or|   0|  0|   32|          32|          32|
    |col_1_fu_465_p3                 |    select|   0|  0|   31|           1|          31|
    |result_fu_488_p3                |    select|   0|  0|   32|           1|          32|
    |select_ln18_fu_331_p3           |    select|   0|  0|    9|           1|           9|
    |select_ln38_1_fu_372_p3         |    select|   0|  0|   31|           1|          31|
    |select_ln38_fu_360_p3           |    select|   0|  0|   31|           1|          31|
    |val_fu_441_p3                   |    select|   0|  0|   32|           1|          32|
    |shl_ln18_fu_415_p2              |       shl|   0|  0|  242|          79|          79|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0| 1119|         530|         601|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |col_fu_104                 |   9|          2|   31|         62|
    |indvar_flatten_fu_112      |   9|          2|   62|        124|
    |input_stream_TDATA_blk_n   |   9|          2|    1|          2|
    |output_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |row_fu_108                 |   9|          2|   31|         62|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  72|         16|  129|        258|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_reg_619                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |b_reg_614                          |  32|   0|   32|          0|
    |col_fu_104                         |  31|   0|   31|          0|
    |g_reg_594                          |  32|   0|   32|          0|
    |gray_value_reg_629                 |  32|   0|   32|          0|
    |indvar_flatten_fu_112              |  62|   0|   62|          0|
    |mul1_reg_609                       |  32|   0|   32|          0|
    |mul2_reg_624                       |  32|   0|   32|          0|
    |mul_reg_604                        |  32|   0|   32|          0|
    |pixel_keep_reg_564                 |   4|   0|    4|          0|
    |pixel_last_reg_660                 |   1|   0|    1|          0|
    |pixel_strb_reg_569                 |   4|   0|    4|          0|
    |r_reg_589                          |  32|   0|   32|          0|
    |row_fu_108                         |  31|   0|   31|          0|
    |select_ln18_reg_649                |   9|   0|    9|          0|
    |tmp_2_reg_584                      |   8|   0|    8|          0|
    |tmp_reg_644                        |   1|   0|    1|          0|
    |trunc_ln342_reg_639                |  23|   0|   23|          0|
    |val_reg_654                        |  32|   0|   32|          0|
    |xs_sign_reg_634                    |   1|   0|    1|          0|
    |xs_sign_reg_634_pp0_iter23_reg     |   1|   0|    1|          0|
    |pixel_keep_reg_564                 |  64|  32|    4|          0|
    |pixel_strb_reg_569                 |  64|  32|    4|          0|
    |tmp_2_reg_584                      |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 704|  96|  528|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|input_stream_TVALID   |   in|    1|        axis|                                      input_stream_V_data_V|       pointer|
|input_stream_TDATA    |   in|   32|        axis|                                      input_stream_V_data_V|       pointer|
|output_stream_TREADY  |   in|    1|        axis|                                     output_stream_V_data_V|       pointer|
|output_stream_TDATA   |  out|   32|        axis|                                     output_stream_V_data_V|       pointer|
|mul_ln12              |   in|   62|     ap_none|                                                   mul_ln12|        scalar|
|width                 |   in|   32|     ap_none|                                                      width|        scalar|
|sub                   |   in|   32|     ap_none|                                                        sub|        scalar|
|input_stream_TREADY   |  out|    1|        axis|                                      input_stream_V_last_V|       pointer|
|input_stream_TLAST    |   in|    1|        axis|                                      input_stream_V_last_V|       pointer|
|input_stream_TKEEP    |   in|    4|        axis|                                      input_stream_V_keep_V|       pointer|
|input_stream_TSTRB    |   in|    4|        axis|                                      input_stream_V_strb_V|       pointer|
|sub22                 |   in|   32|     ap_none|                                                      sub22|        scalar|
|output_stream_TVALID  |  out|    1|        axis|                                     output_stream_V_last_V|       pointer|
|output_stream_TLAST   |  out|    1|        axis|                                     output_stream_V_last_V|       pointer|
|output_stream_TKEEP   |  out|    4|        axis|                                     output_stream_V_keep_V|       pointer|
|output_stream_TSTRB   |  out|    4|        axis|                                     output_stream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [grayscale_kernel.cpp:39]   --->   Operation 27 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [grayscale_kernel.cpp:38]   --->   Operation 28 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_7"   --->   Operation 30 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 31 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_last_V, i4 %output_stream_V_strb_V, i4 %output_stream_V_keep_V, i32 %output_stream_V_data_V, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream_V_last_V, i4 %input_stream_V_strb_V, i4 %input_stream_V_keep_V, i32 %input_stream_V_data_V, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sub22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub22"   --->   Operation 34 'read' 'sub22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 35 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 36 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mul_ln12_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln12"   --->   Operation 37 'read' 'mul_ln12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln38 = store i31 0, i31 %row" [grayscale_kernel.cpp:38]   --->   Operation 39 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln39 = store i31 0, i31 %col" [grayscale_kernel.cpp:39]   --->   Operation 40 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.body4" [grayscale_kernel.cpp:38]   --->   Operation 41 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [grayscale_kernel.cpp:38]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.46ns)   --->   "%icmp_ln38 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln12_read" [grayscale_kernel.cpp:38]   --->   Operation 43 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc24.loopexit, void %for.end26.loopexit.exitStub" [grayscale_kernel.cpp:38]   --->   Operation 44 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.46ns)   --->   "%add_ln38 = add i62 %indvar_flatten_load, i62 1" [grayscale_kernel.cpp:38]   --->   Operation 45 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 %add_ln38, i62 %indvar_flatten" [grayscale_kernel.cpp:38]   --->   Operation 46 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 47 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V" [grayscale_kernel.cpp:43]   --->   Operation 47 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%pixel_data = extractvalue i41 %empty" [grayscale_kernel.cpp:43]   --->   Operation 48 'extractvalue' 'pixel_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%pixel_keep = extractvalue i41 %empty" [grayscale_kernel.cpp:43]   --->   Operation 49 'extractvalue' 'pixel_keep' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%pixel_strb = extractvalue i41 %empty" [grayscale_kernel.cpp:43]   --->   Operation 50 'extractvalue' 'pixel_strb' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %pixel_data" [grayscale_kernel.cpp:45]   --->   Operation 51 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %trunc_ln45" [grayscale_kernel.cpp:45]   --->   Operation 52 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [6/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 53 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %pixel_data, i32 8" [grayscale_kernel.cpp:46]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %tmp_1" [grayscale_kernel.cpp:46]   --->   Operation 55 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [6/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 56 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %pixel_data, i32 16" [grayscale_kernel.cpp:47]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 58 [5/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 58 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 59 [5/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 59 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 60 [4/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 60 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 61 [4/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 61 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 62 [3/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 62 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 63 [3/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 63 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 64 [2/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 64 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 65 [2/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 65 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 66 [1/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 66 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 67 [1/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 67 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %tmp_2" [grayscale_kernel.cpp:47]   --->   Operation 68 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [6/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 69 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 70 [5/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 70 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 71 [4/4] (5.70ns)   --->   "%mul = fmul i32 %r, i32 0.2126" [grayscale_kernel.cpp:48]   --->   Operation 71 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %g, i32 0.7152" [grayscale_kernel.cpp:48]   --->   Operation 72 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 73 [4/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 73 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 74 [3/4] (5.70ns)   --->   "%mul = fmul i32 %r, i32 0.2126" [grayscale_kernel.cpp:48]   --->   Operation 74 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %g, i32 0.7152" [grayscale_kernel.cpp:48]   --->   Operation 75 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 76 [3/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 76 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 77 [2/4] (5.70ns)   --->   "%mul = fmul i32 %r, i32 0.2126" [grayscale_kernel.cpp:48]   --->   Operation 77 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %g, i32 0.7152" [grayscale_kernel.cpp:48]   --->   Operation 78 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 79 [2/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 79 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 80 [1/4] (5.70ns)   --->   "%mul = fmul i32 %r, i32 0.2126" [grayscale_kernel.cpp:48]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %g, i32 0.7152" [grayscale_kernel.cpp:48]   --->   Operation 81 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 82 [1/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 82 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 83 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 84 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 84 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %b, i32 0.0722" [grayscale_kernel.cpp:48]   --->   Operation 85 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 86 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 86 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %b, i32 0.0722" [grayscale_kernel.cpp:48]   --->   Operation 87 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 88 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 88 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %b, i32 0.0722" [grayscale_kernel.cpp:48]   --->   Operation 89 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 90 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 90 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 91 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %b, i32 0.0722" [grayscale_kernel.cpp:48]   --->   Operation 91 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 92 [5/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 92 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 93 [4/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 93 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 94 [3/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 94 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 95 [2/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 95 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 96 [1/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 96 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.88>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%data = bitcast i32 %gray_value" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 97 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 98 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 99 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 100 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 101 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 102 'add' 'add_ln317' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 103 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 104 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 105 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 106 'select' 'select_ln18' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.81>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%col_load = load i31 %col" [grayscale_kernel.cpp:39]   --->   Operation 107 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%row_load = load i31 %row" [grayscale_kernel.cpp:38]   --->   Operation 108 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %col_load" [grayscale_kernel.cpp:39]   --->   Operation 109 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [1/1] (2.55ns)   --->   "%icmp_ln39 = icmp_slt  i32 %zext_ln39, i32 %width_read" [grayscale_kernel.cpp:39]   --->   Operation 110 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 111 [1/1] (2.52ns)   --->   "%add_ln38_1 = add i31 %row_load, i31 1" [grayscale_kernel.cpp:38]   --->   Operation 111 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 112 [1/1] (0.73ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i31 %row_load, i31 %add_ln38_1" [grayscale_kernel.cpp:38]   --->   Operation 112 'select' 'select_ln38' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i31 %select_ln38" [grayscale_kernel.cpp:38]   --->   Operation 113 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i31 %col_load, i31 0" [grayscale_kernel.cpp:38]   --->   Operation 114 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52)   --->   "%select_ln38_1_cast = zext i31 %select_ln38_1" [grayscale_kernel.cpp:38]   --->   Operation 115 'zext' 'select_ln38_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (2.55ns)   --->   "%cmp21 = icmp_eq  i32 %zext_ln38, i32 %sub_read" [grayscale_kernel.cpp:38]   --->   Operation 116 'icmp' 'cmp21' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 117 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 118 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 119 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 120 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 121 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 122 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18, i32 24, i32 55" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 123 'partselect' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 124 'partselect' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.69ns)   --->   "%val = select i1 %tmp, i32 %tmp_3, i32 %tmp_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 125 'select' 'val' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 126 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln52 = icmp_eq  i32 %select_ln38_1_cast, i32 %sub22_read" [grayscale_kernel.cpp:52]   --->   Operation 126 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (0.97ns)   --->   "%pixel_last = and i1 %cmp21, i1 %icmp_ln52" [grayscale_kernel.cpp:52]   --->   Operation 127 'and' 'pixel_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %col_load, i31 1" [grayscale_kernel.cpp:39]   --->   Operation 128 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.73ns)   --->   "%col_1 = select i1 %icmp_ln39, i31 %add_ln39, i31 1" [grayscale_kernel.cpp:39]   --->   Operation 129 'select' 'col_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln38 = store i31 %select_ln38, i31 %row" [grayscale_kernel.cpp:38]   --->   Operation 130 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln39 = store i31 %col_1, i31 %col" [grayscale_kernel.cpp:39]   --->   Operation 131 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 142 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 142 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 1.58>

State 25 <SV = 24> <Delay = 5.53>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_1_VITIS_LOOP_39_2_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [grayscale_kernel.cpp:40]   --->   Operation 133 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (2.55ns)   --->   "%result_2 = sub i32 0, i32 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 134 'sub' 'result_2' <Predicate = (xs_sign)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.69ns)   --->   "%result = select i1 %xs_sign, i32 %result_2, i32 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 135 'select' 'result' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node pixel_data_1)   --->   "%shl_ln50 = shl i32 %result, i32 16" [grayscale_kernel.cpp:50]   --->   Operation 136 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node pixel_data_1)   --->   "%shl_ln50_1 = shl i32 %result, i32 8" [grayscale_kernel.cpp:50]   --->   Operation 137 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node pixel_data_1)   --->   "%or_ln50 = or i32 %result, i32 %shl_ln50" [grayscale_kernel.cpp:50]   --->   Operation 138 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%pixel_data_1 = or i32 %or_ln50, i32 %shl_ln50_1" [grayscale_kernel.cpp:50]   --->   Operation 139 'or' 'pixel_data_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (1.29ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i32 %pixel_data_1, i4 %pixel_keep, i4 %pixel_strb, i1 %pixel_last" [grayscale_kernel.cpp:53]   --->   Operation 140 'write' 'write_ln53' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body4" [grayscale_kernel.cpp:39]   --->   Operation 141 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sub22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                     (alloca             ) [ 01111111111111111111111110]
row                     (alloca             ) [ 01111111111111111111111110]
indvar_flatten          (alloca             ) [ 01100000000000000000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000000000000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000000000000000000]
specinterface_ln0       (specinterface      ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface      ) [ 00000000000000000000000000]
sub22_read              (read               ) [ 01111111111111111111111110]
sub_read                (read               ) [ 01111111111111111111111110]
width_read              (read               ) [ 01111111111111111111111110]
mul_ln12_read           (read               ) [ 01100000000000000000000000]
store_ln0               (store              ) [ 00000000000000000000000000]
store_ln38              (store              ) [ 00000000000000000000000000]
store_ln39              (store              ) [ 00000000000000000000000000]
br_ln38                 (br                 ) [ 00000000000000000000000000]
indvar_flatten_load     (load               ) [ 00000000000000000000000000]
icmp_ln38               (icmp               ) [ 01111111111111111111111110]
br_ln38                 (br                 ) [ 00000000000000000000000000]
add_ln38                (add                ) [ 00000000000000000000000000]
store_ln38              (store              ) [ 00000000000000000000000000]
empty                   (read               ) [ 00000000000000000000000000]
pixel_data              (extractvalue       ) [ 00000000000000000000000000]
pixel_keep              (extractvalue       ) [ 01001111111111111111111111]
pixel_strb              (extractvalue       ) [ 01001111111111111111111111]
trunc_ln45              (trunc              ) [ 00000000000000000000000000]
zext_ln45               (zext               ) [ 01001111100000000000000000]
tmp_1                   (partselect         ) [ 00000000000000000000000000]
zext_ln46               (zext               ) [ 01001111100000000000000000]
tmp_2                   (partselect         ) [ 01001111100000000000000000]
r                       (uitofp             ) [ 01000000011110000000000000]
g                       (uitofp             ) [ 01000000011110000000000000]
zext_ln47               (zext               ) [ 01000000011111000000000000]
mul                     (fmul               ) [ 01000000000001111100000000]
mul1                    (fmul               ) [ 01000000000001111100000000]
b                       (uitofp             ) [ 01000000000000111100000000]
add                     (fadd               ) [ 01000000000000000011111000]
mul2                    (fmul               ) [ 01000000000000000011111000]
gray_value              (fadd               ) [ 01000000000000000000000100]
data                    (bitcast            ) [ 00000000000000000000000000]
xs_sign                 (bitselect          ) [ 01000000000000000000000011]
xs_exp                  (partselect         ) [ 00000000000000000000000000]
trunc_ln342             (trunc              ) [ 01000000000000000000000010]
zext_ln317              (zext               ) [ 00000000000000000000000000]
add_ln317               (add                ) [ 00000000000000000000000000]
tmp                     (bitselect          ) [ 01000000000000000000000010]
sub_ln18                (sub                ) [ 00000000000000000000000000]
sext_ln18               (sext               ) [ 00000000000000000000000000]
select_ln18             (select             ) [ 01000000000000000000000010]
col_load                (load               ) [ 00000000000000000000000000]
row_load                (load               ) [ 00000000000000000000000000]
zext_ln39               (zext               ) [ 00000000000000000000000000]
icmp_ln39               (icmp               ) [ 00000000000000000000000000]
add_ln38_1              (add                ) [ 00000000000000000000000000]
select_ln38             (select             ) [ 00000000000000000000000000]
zext_ln38               (zext               ) [ 00000000000000000000000000]
select_ln38_1           (select             ) [ 00000000000000000000000000]
select_ln38_1_cast      (zext               ) [ 00000000000000000000000000]
cmp21                   (icmp               ) [ 00000000000000000000000000]
mantissa                (bitconcatenate     ) [ 00000000000000000000000000]
zext_ln15               (zext               ) [ 00000000000000000000000000]
sext_ln18_1             (sext               ) [ 00000000000000000000000000]
zext_ln18               (zext               ) [ 00000000000000000000000000]
lshr_ln18               (lshr               ) [ 00000000000000000000000000]
shl_ln18                (shl                ) [ 00000000000000000000000000]
tmp_3                   (partselect         ) [ 00000000000000000000000000]
tmp_4                   (partselect         ) [ 00000000000000000000000000]
val                     (select             ) [ 01000000000000000000000001]
icmp_ln52               (icmp               ) [ 00000000000000000000000000]
pixel_last              (and                ) [ 01000000000000000000000001]
add_ln39                (add                ) [ 00000000000000000000000000]
col_1                   (select             ) [ 00000000000000000000000000]
store_ln38              (store              ) [ 00000000000000000000000000]
store_ln39              (store              ) [ 00000000000000000000000000]
specloopname_ln0        (specloopname       ) [ 00000000000000000000000000]
specpipeline_ln40       (specpipeline       ) [ 00000000000000000000000000]
result_2                (sub                ) [ 00000000000000000000000000]
result                  (select             ) [ 00000000000000000000000000]
shl_ln50                (shl                ) [ 00000000000000000000000000]
shl_ln50_1              (shl                ) [ 00000000000000000000000000]
or_ln50                 (or                 ) [ 00000000000000000000000000]
pixel_data_1            (or                 ) [ 00000000000000000000000000]
write_ln53              (write              ) [ 00000000000000000000000000]
br_ln39                 (br                 ) [ 00000000000000000000000000]
ret_ln0                 (ret                ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub22">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_38_1_VITIS_LOOP_39_2_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="col_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="row_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sub22_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub22_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sub_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="width_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul_ln12_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="62" slack="0"/>
<pin id="136" dir="0" index="1" bw="62" slack="0"/>
<pin id="137" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln12_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="empty_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="41" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="4" slack="0"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="146" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln53_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="4" slack="0"/>
<pin id="157" dir="0" index="4" bw="1" slack="0"/>
<pin id="158" dir="0" index="5" bw="32" slack="0"/>
<pin id="159" dir="0" index="6" bw="4" slack="22"/>
<pin id="160" dir="0" index="7" bw="4" slack="22"/>
<pin id="161" dir="0" index="8" bw="1" slack="1"/>
<pin id="162" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/25 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/13 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="gray_value/18 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/14 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="g/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="b/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="62" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln38_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="31" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln39_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="62" slack="1"/>
<pin id="217" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln38_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="62" slack="0"/>
<pin id="220" dir="0" index="1" bw="62" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln38_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="62" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln38_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="62" slack="0"/>
<pin id="231" dir="0" index="1" bw="62" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="pixel_data_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="41" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pixel_data/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="pixel_keep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="41" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="22"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pixel_keep/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="pixel_strb_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="41" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="22"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pixel_strb/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln45_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln45_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln46_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln47_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="5"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="data_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/23 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xs_sign_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/23 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xs_exp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/23 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln342_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/23 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln317_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/23 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln317_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/23 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sub_ln18_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/23 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln18_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/23 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln18_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="9" slack="0"/>
<pin id="334" dir="0" index="2" bw="9" slack="0"/>
<pin id="335" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/23 "/>
</bind>
</comp>

<comp id="339" class="1004" name="col_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="23"/>
<pin id="341" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/24 "/>
</bind>
</comp>

<comp id="342" class="1004" name="row_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="23"/>
<pin id="344" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/24 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln39_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/24 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln39_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="23"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/24 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln38_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/24 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln38_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="31" slack="0"/>
<pin id="363" dir="0" index="2" bw="31" slack="0"/>
<pin id="364" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/24 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln38_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/24 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln38_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="31" slack="0"/>
<pin id="375" dir="0" index="2" bw="31" slack="0"/>
<pin id="376" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/24 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln38_1_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln38_1_cast/24 "/>
</bind>
</comp>

<comp id="384" class="1004" name="cmp21_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="23"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp21/24 "/>
</bind>
</comp>

<comp id="389" class="1004" name="mantissa_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="25" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="23" slack="1"/>
<pin id="393" dir="0" index="3" bw="1" slack="0"/>
<pin id="394" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/24 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln15_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="25" slack="0"/>
<pin id="400" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/24 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln18_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/24 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln18_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/24 "/>
</bind>
</comp>

<comp id="409" class="1004" name="lshr_ln18_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="25" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/24 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln18_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="25" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/24 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="79" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/24 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="79" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="0" index="3" bw="7" slack="0"/>
<pin id="436" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/24 "/>
</bind>
</comp>

<comp id="441" class="1004" name="val_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="32" slack="0"/>
<pin id="445" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/24 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln52_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="23"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/24 "/>
</bind>
</comp>

<comp id="453" class="1004" name="pixel_last_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="pixel_last/24 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln39_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/24 "/>
</bind>
</comp>

<comp id="465" class="1004" name="col_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="31" slack="0"/>
<pin id="468" dir="0" index="2" bw="31" slack="0"/>
<pin id="469" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_1/24 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln38_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="31" slack="0"/>
<pin id="475" dir="0" index="1" bw="31" slack="23"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/24 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln39_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="0"/>
<pin id="480" dir="0" index="1" bw="31" slack="23"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/24 "/>
</bind>
</comp>

<comp id="483" class="1004" name="result_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="1"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_2/25 "/>
</bind>
</comp>

<comp id="488" class="1004" name="result_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="2"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="32" slack="1"/>
<pin id="492" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/25 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shl_ln50_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="6" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln50/25 "/>
</bind>
</comp>

<comp id="500" class="1004" name="shl_ln50_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln50_1/25 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln50_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/25 "/>
</bind>
</comp>

<comp id="512" class="1004" name="pixel_data_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="pixel_data_1/25 "/>
</bind>
</comp>

<comp id="519" class="1005" name="col_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="31" slack="0"/>
<pin id="521" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="526" class="1005" name="row_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="31" slack="0"/>
<pin id="528" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="533" class="1005" name="indvar_flatten_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="62" slack="0"/>
<pin id="535" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="540" class="1005" name="sub22_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="23"/>
<pin id="542" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sub22_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="sub_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="23"/>
<pin id="547" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="width_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="23"/>
<pin id="552" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="555" class="1005" name="mul_ln12_read_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="62" slack="1"/>
<pin id="557" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="icmp_ln38_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="22"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="564" class="1005" name="pixel_keep_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="22"/>
<pin id="566" dir="1" index="1" bw="4" slack="22"/>
</pin_list>
<bind>
<opset="pixel_keep "/>
</bind>
</comp>

<comp id="569" class="1005" name="pixel_strb_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="22"/>
<pin id="571" dir="1" index="1" bw="4" slack="22"/>
</pin_list>
<bind>
<opset="pixel_strb "/>
</bind>
</comp>

<comp id="574" class="1005" name="zext_ln45_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln46_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="5"/>
<pin id="586" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="r_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="594" class="1005" name="g_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g "/>
</bind>
</comp>

<comp id="599" class="1005" name="zext_ln47_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln47 "/>
</bind>
</comp>

<comp id="604" class="1005" name="mul_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="609" class="1005" name="mul1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="b_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="624" class="1005" name="mul2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="gray_value_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gray_value "/>
</bind>
</comp>

<comp id="634" class="1005" name="xs_sign_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="2"/>
<pin id="636" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="639" class="1005" name="trunc_ln342_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="23" slack="1"/>
<pin id="641" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln342 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="649" class="1005" name="select_ln18_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="1"/>
<pin id="651" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="654" class="1005" name="val_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="660" class="1005" name="pixel_last_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pixel_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="163"><net_src comp="102" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="140" pin="5"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="140" pin="5"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="140" pin="5"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="234" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="234" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="234" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="280" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="74" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="280" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="291" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="76" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="78" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="291" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="313" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="307" pin="2"/><net_sink comp="331" pin=2"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="342" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="349" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="342" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="349" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="339" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="52" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="368" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="86" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="401"><net_src comp="389" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="398" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="398" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="405" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="90" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="409" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="92" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="94" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="437"><net_src comp="90" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="415" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="92" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="446"><net_src comp="421" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="431" pin="4"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="380" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="384" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="339" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="82" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="349" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="82" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="360" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="465" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="38" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="488" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="488" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="494" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="500" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="152" pin=5"/></net>

<net id="522"><net_src comp="104" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="529"><net_src comp="108" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="536"><net_src comp="112" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="543"><net_src comp="116" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="548"><net_src comp="122" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="553"><net_src comp="128" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="558"><net_src comp="134" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="563"><net_src comp="218" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="238" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="152" pin=6"/></net>

<net id="572"><net_src comp="242" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="152" pin=7"/></net>

<net id="577"><net_src comp="250" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="582"><net_src comp="263" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="587"><net_src comp="268" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="592"><net_src comp="191" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="597"><net_src comp="194" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="602"><net_src comp="276" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="607"><net_src comp="176" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="612"><net_src comp="181" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="617"><net_src comp="197" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="622"><net_src comp="168" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="627"><net_src comp="186" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="632"><net_src comp="172" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="637"><net_src comp="283" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="642"><net_src comp="299" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="647"><net_src comp="313" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="652"><net_src comp="331" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="657"><net_src comp="441" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="663"><net_src comp="453" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="152" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_stream_V_data_V | {}
	Port: input_stream_V_keep_V | {}
	Port: input_stream_V_strb_V | {}
	Port: input_stream_V_last_V | {}
	Port: output_stream_V_data_V | {25 }
	Port: output_stream_V_keep_V | {25 }
	Port: output_stream_V_strb_V | {25 }
	Port: output_stream_V_last_V | {25 }
 - Input state : 
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : mul_ln12 | {1 }
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : width | {1 }
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : sub | {1 }
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : input_stream_V_data_V | {3 }
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : input_stream_V_keep_V | {3 }
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : input_stream_V_strb_V | {3 }
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : input_stream_V_last_V | {3 }
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : sub22 | {1 }
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : output_stream_V_data_V | {}
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : output_stream_V_keep_V | {}
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : output_stream_V_strb_V | {}
	Port: grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2 : output_stream_V_last_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln38 : 1
		store_ln39 : 1
	State 2
		icmp_ln38 : 1
		br_ln38 : 2
		add_ln38 : 1
		store_ln38 : 2
	State 3
		trunc_ln45 : 1
		zext_ln45 : 2
		r : 3
		tmp_1 : 1
		zext_ln46 : 2
		g : 3
		tmp_2 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		b : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		xs_sign : 1
		xs_exp : 1
		trunc_ln342 : 1
		zext_ln317 : 2
		add_ln317 : 3
		tmp : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
	State 24
		zext_ln39 : 1
		icmp_ln39 : 2
		add_ln38_1 : 1
		select_ln38 : 3
		zext_ln38 : 4
		select_ln38_1 : 3
		select_ln38_1_cast : 4
		cmp21 : 5
		zext_ln15 : 1
		zext_ln18 : 1
		lshr_ln18 : 2
		shl_ln18 : 2
		tmp_3 : 3
		tmp_4 : 3
		val : 4
		icmp_ln52 : 5
		pixel_last : 6
		add_ln39 : 1
		col_1 : 3
		store_ln38 : 4
		store_ln39 : 4
	State 25
		result : 1
		shl_ln50 : 2
		shl_ln50_1 : 2
		or_ln50 : 2
		pixel_data_1 : 2
		write_ln53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_176        |    3    |   143   |   321   |
|   fmul   |         grp_fu_181        |    3    |   143   |   321   |
|          |         grp_fu_186        |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_168        |    2    |   205   |   390   |
|          |         grp_fu_172        |    2    |   205   |   390   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln38_fu_218     |    0    |    0    |    69   |
|   icmp   |      icmp_ln39_fu_349     |    0    |    0    |    39   |
|          |        cmp21_fu_384       |    0    |    0    |    39   |
|          |      icmp_ln52_fu_448     |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln18_fu_331    |    0    |    0    |    9    |
|          |     select_ln38_fu_360    |    0    |    0    |    31   |
|  select  |    select_ln38_1_fu_372   |    0    |    0    |    31   |
|          |         val_fu_441        |    0    |    0    |    32   |
|          |        col_1_fu_465       |    0    |    0    |    31   |
|          |       result_fu_488       |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln38_fu_223      |    0    |    0    |    69   |
|    add   |      add_ln317_fu_307     |    0    |    0    |    15   |
|          |     add_ln38_1_fu_354     |    0    |    0    |    38   |
|          |      add_ln39_fu_459      |    0    |    0    |    38   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |      lshr_ln18_fu_409     |    0    |    0    |   100   |
|----------|---------------------------|---------|---------|---------|
|          |      shl_ln18_fu_415      |    0    |    0    |   100   |
|    shl   |      shl_ln50_fu_494      |    0    |    0    |    0    |
|          |     shl_ln50_1_fu_500     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln50_fu_506      |    0    |    0    |    32   |
|          |    pixel_data_1_fu_512    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|    sub   |      sub_ln18_fu_321      |    0    |    0    |    15   |
|          |      result_2_fu_483      |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|    and   |     pixel_last_fu_453     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |   sub22_read_read_fu_116  |    0    |    0    |    0    |
|          |    sub_read_read_fu_122   |    0    |    0    |    0    |
|   read   |   width_read_read_fu_128  |    0    |    0    |    0    |
|          | mul_ln12_read_read_fu_134 |    0    |    0    |    0    |
|          |     empty_read_fu_140     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  write_ln53_write_fu_152  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_191        |    0    |    0    |    0    |
|  uitofp  |         grp_fu_194        |    0    |    0    |    0    |
|          |         grp_fu_197        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     pixel_data_fu_234     |    0    |    0    |    0    |
|extractvalue|     pixel_keep_fu_238     |    0    |    0    |    0    |
|          |     pixel_strb_fu_242     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln45_fu_246     |    0    |    0    |    0    |
|          |     trunc_ln342_fu_299    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln45_fu_250     |    0    |    0    |    0    |
|          |      zext_ln46_fu_263     |    0    |    0    |    0    |
|          |      zext_ln47_fu_276     |    0    |    0    |    0    |
|          |     zext_ln317_fu_303     |    0    |    0    |    0    |
|   zext   |      zext_ln39_fu_345     |    0    |    0    |    0    |
|          |      zext_ln38_fu_368     |    0    |    0    |    0    |
|          | select_ln38_1_cast_fu_380 |    0    |    0    |    0    |
|          |      zext_ln15_fu_398     |    0    |    0    |    0    |
|          |      zext_ln18_fu_405     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_255       |    0    |    0    |    0    |
|          |        tmp_2_fu_268       |    0    |    0    |    0    |
|partselect|       xs_exp_fu_291       |    0    |    0    |    0    |
|          |        tmp_3_fu_421       |    0    |    0    |    0    |
|          |        tmp_4_fu_431       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|       xs_sign_fu_283      |    0    |    0    |    0    |
|          |         tmp_fu_313        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      sext_ln18_fu_327     |    0    |    0    |    0    |
|          |     sext_ln18_1_fu_402    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|      mantissa_fu_389      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    13   |   839   |   2575  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      add_reg_619     |   32   |
|       b_reg_614      |   32   |
|      col_reg_519     |   31   |
|       g_reg_594      |   32   |
|  gray_value_reg_629  |   32   |
|   icmp_ln38_reg_560  |    1   |
|indvar_flatten_reg_533|   62   |
|     mul1_reg_609     |   32   |
|     mul2_reg_624     |   32   |
| mul_ln12_read_reg_555|   62   |
|      mul_reg_604     |   32   |
|  pixel_keep_reg_564  |    4   |
|  pixel_last_reg_660  |    1   |
|  pixel_strb_reg_569  |    4   |
|       r_reg_589      |   32   |
|      row_reg_526     |   31   |
|  select_ln18_reg_649 |    9   |
|  sub22_read_reg_540  |   32   |
|   sub_read_reg_545   |   32   |
|     tmp_2_reg_584    |    8   |
|      tmp_reg_644     |    1   |
|  trunc_ln342_reg_639 |   23   |
|      val_reg_654     |   32   |
|  width_read_reg_550  |   32   |
|    xs_sign_reg_634   |    1   |
|   zext_ln45_reg_574  |   32   |
|   zext_ln46_reg_579  |   32   |
|   zext_ln47_reg_599  |   32   |
+----------------------+--------+
|         Total        |   718  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_191 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_194 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_197 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   48   ||  4.764  ||    0    ||    27   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |   839  |  2575  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   718  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    4   |  1557  |  2602  |
+-----------+--------+--------+--------+--------+
