TimeQuest Timing Analyzer report for riscv
Sun May  3 21:47:25 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; riscv                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 283.13 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -2.532 ; -89.397            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.402 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -64.680                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.532 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.451      ;
; -2.532 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.451      ;
; -2.468 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.387      ;
; -2.468 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.387      ;
; -2.361 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.078     ; 3.281      ;
; -2.361 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.078     ; 3.281      ;
; -2.357 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.275      ;
; -2.357 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.275      ;
; -2.352 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.271      ;
; -2.352 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.271      ;
; -2.352 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.270      ;
; -2.352 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.270      ;
; -2.339 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.257      ;
; -2.339 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.257      ;
; -2.339 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.257      ;
; -2.339 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.257      ;
; -2.339 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.257      ;
; -2.339 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.257      ;
; -2.339 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.257      ;
; -2.339 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.257      ;
; -2.334 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.253      ;
; -2.334 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.253      ;
; -2.319 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.238      ;
; -2.319 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.238      ;
; -2.312 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.231      ;
; -2.312 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.231      ;
; -2.307 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.223      ;
; -2.307 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.223      ;
; -2.307 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.223      ;
; -2.301 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.220      ;
; -2.301 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.220      ;
; -2.286 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.203      ;
; -2.281 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.199      ;
; -2.281 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.199      ;
; -2.281 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.199      ;
; -2.281 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.199      ;
; -2.281 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.199      ;
; -2.281 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.199      ;
; -2.281 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.199      ;
; -2.281 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.199      ;
; -2.278 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.197      ;
; -2.278 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.197      ;
; -2.271 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.187      ;
; -2.271 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.187      ;
; -2.271 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.187      ;
; -2.270 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.189      ;
; -2.270 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.079     ; 3.189      ;
; -2.268 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.185      ;
; -2.268 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.185      ;
; -2.268 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.185      ;
; -2.268 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.185      ;
; -2.268 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.185      ;
; -2.268 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.185      ;
; -2.268 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.185      ;
; -2.268 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.185      ;
; -2.256 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.078     ; 3.176      ;
; -2.256 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.078     ; 3.176      ;
; -2.239 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.078     ; 3.159      ;
; -2.239 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.078     ; 3.159      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.154      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.154      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.154      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.154      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.154      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.154      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.154      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.081     ; 3.154      ;
; -2.217 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.135      ;
; -2.217 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.135      ;
; -2.217 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.135      ;
; -2.217 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.135      ;
; -2.217 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.135      ;
; -2.217 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.135      ;
; -2.217 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.135      ;
; -2.217 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.080     ; 3.135      ;
; -2.210 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.129      ;
; -2.210 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.129      ;
; -2.196 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.115      ;
; -2.196 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.079     ; 3.115      ;
; -2.183 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.099      ;
; -2.183 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.099      ;
; -2.183 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.082     ; 3.099      ;
; -2.181 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.099      ;
; -2.181 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.099      ;
; -2.181 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.099      ;
; -2.181 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.099      ;
; -2.181 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.099      ;
; -2.181 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.099      ;
; -2.165 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.083      ;
; -2.165 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.083      ;
; -2.165 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.083      ;
; -2.165 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.083      ;
; -2.165 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 1.000        ; -0.080     ; 3.083      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_reg                   ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; res_cnt[1]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; res_cnt[2]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; res_cnt[0]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.693      ;
; 0.435 ; res_cnt[1]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; res_cnt[0]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.703      ;
; 0.444 ; res_cnt[1]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; res_cnt[1]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.711      ;
; 0.559 ; res_cnt[2]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.826      ;
; 0.620 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.887      ;
; 0.642 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.915      ;
; 0.654 ; res_cnt[2]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; res_cnt[0]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; res_cnt[2]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.922      ;
; 0.659 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.929      ;
; 0.674 ; res_cnt[0]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.941      ;
; 0.677 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.943      ;
; 0.680 ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.947      ;
; 0.682 ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.949      ;
; 0.691 ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.958      ;
; 0.739 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.006      ;
; 0.766 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.033      ;
; 0.823 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.090      ;
; 0.836 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.103      ;
; 0.845 ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 0.000        ; 0.081      ; 1.112      ;
; 0.855 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 0.000        ; 0.079      ; 1.120      ;
; 0.861 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; clock        ; clock       ; 0.000        ; 0.081      ; 1.128      ;
; 0.867 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.082      ; 1.135      ;
; 0.867 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.133      ;
; 0.870 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.082      ; 1.138      ;
; 0.875 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.081      ; 1.142      ;
; 0.887 ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 0.000        ; 0.080      ; 1.153      ;
; 0.959 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.228      ;
; 0.963 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.229      ;
; 0.971 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.238      ;
; 0.975 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.243      ;
; 0.978 ; res_reg2                                          ; int_res                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 1.245      ;
; 0.980 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.247      ;
; 0.981 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.247      ;
; 0.981 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.247      ;
; 0.985 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.251      ;
; 0.989 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.256      ;
; 0.993 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.081      ; 1.261      ;
; 1.008 ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 0.000        ; 0.081      ; 1.275      ;
; 1.008 ; res_reg1                                          ; res_reg2                                          ; clock        ; clock       ; 0.000        ; 0.079      ; 1.273      ;
; 1.018 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.081      ; 1.285      ;
; 1.030 ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.295      ;
; 1.054 ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 0.000        ; 0.081      ; 1.321      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 308.93 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -2.237 ; -76.815           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.353 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -64.680                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.070     ; 3.166      ;
; -2.237 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 3.166      ;
; -2.189 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.070     ; 3.118      ;
; -2.189 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 3.118      ;
; -2.075 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.005      ;
; -2.075 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.005      ;
; -2.052 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.980      ;
; -2.052 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.980      ;
; -2.050 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.979      ;
; -2.050 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.979      ;
; -2.048 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.977      ;
; -2.048 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.977      ;
; -2.048 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.976      ;
; -2.048 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.976      ;
; -2.036 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.965      ;
; -2.036 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.965      ;
; -2.034 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.963      ;
; -2.034 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.963      ;
; -2.024 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.952      ;
; -2.024 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.952      ;
; -2.024 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.952      ;
; -2.024 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.952      ;
; -2.024 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.952      ;
; -2.024 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.952      ;
; -2.024 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.952      ;
; -2.024 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.952      ;
; -2.021 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.950      ;
; -2.021 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.950      ;
; -2.020 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.949      ;
; -2.020 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.949      ;
; -2.016 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.945      ;
; -2.016 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.945      ;
; -1.993 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.069     ; 2.923      ;
; -1.993 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.069     ; 2.923      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.918      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.918      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.918      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.918      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.918      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.918      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.918      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.918      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.916      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.916      ;
; -1.990 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.916      ;
; -1.988 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.914      ;
; -1.988 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.914      ;
; -1.988 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.914      ;
; -1.977 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.904      ;
; -1.977 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.904      ;
; -1.977 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.904      ;
; -1.977 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.904      ;
; -1.977 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.904      ;
; -1.977 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.904      ;
; -1.977 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.904      ;
; -1.977 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.904      ;
; -1.970 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.069     ; 2.900      ;
; -1.970 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.069     ; 2.900      ;
; -1.963 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.890      ;
; -1.963 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.890      ;
; -1.963 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.890      ;
; -1.963 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.890      ;
; -1.963 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.890      ;
; -1.963 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.890      ;
; -1.963 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.890      ;
; -1.963 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.890      ;
; -1.947 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.874      ;
; -1.947 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.874      ;
; -1.947 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.874      ;
; -1.947 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.874      ;
; -1.947 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.874      ;
; -1.947 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.874      ;
; -1.947 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.874      ;
; -1.947 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.072     ; 2.874      ;
; -1.921 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.850      ;
; -1.921 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.850      ;
; -1.919 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.071     ; 2.847      ;
; -1.918 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.847      ;
; -1.918 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.070     ; 2.847      ;
; -1.895 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 1.000        ; -0.071     ; 2.823      ;
; -1.895 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 1.000        ; -0.071     ; 2.823      ;
; -1.895 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 1.000        ; -0.071     ; 2.823      ;
; -1.895 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; clock        ; clock       ; 1.000        ; -0.071     ; 2.823      ;
; -1.895 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 1.000        ; -0.071     ; 2.823      ;
; -1.895 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 1.000        ; -0.071     ; 2.823      ;
; -1.888 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.817      ;
; -1.888 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 2.817      ;
; -1.885 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.813      ;
; -1.885 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.813      ;
; -1.883 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.809      ;
; -1.883 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.809      ;
; -1.883 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.809      ;
; -1.883 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.073     ; 2.809      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; res_cnt[1]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; res_cnt[2]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_reg                   ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; res_cnt[0]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.629      ;
; 0.393 ; res_cnt[1]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.637      ;
; 0.396 ; res_cnt[0]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.640      ;
; 0.409 ; res_cnt[1]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.653      ;
; 0.409 ; res_cnt[1]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.653      ;
; 0.506 ; res_cnt[2]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.750      ;
; 0.575 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.818      ;
; 0.587 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.592 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.836      ;
; 0.596 ; res_cnt[2]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.840      ;
; 0.598 ; res_cnt[2]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; res_cnt[0]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.842      ;
; 0.603 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.849      ;
; 0.617 ; res_cnt[0]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.861      ;
; 0.619 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.862      ;
; 0.622 ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.865      ;
; 0.624 ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.867      ;
; 0.631 ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.874      ;
; 0.677 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.072      ; 0.920      ;
; 0.682 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.072      ; 0.925      ;
; 0.764 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.007      ;
; 0.775 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.019      ;
; 0.776 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.019      ;
; 0.778 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.021      ;
; 0.778 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.022      ;
; 0.785 ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.028      ;
; 0.786 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.072      ; 1.029      ;
; 0.797 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 0.000        ; 0.070      ; 1.038      ;
; 0.802 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.044      ;
; 0.824 ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 0.000        ; 0.071      ; 1.066      ;
; 0.874 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.120      ;
; 0.880 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.124      ;
; 0.881 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.124      ;
; 0.886 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.131      ;
; 0.891 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.135      ;
; 0.894 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.137      ;
; 0.899 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.142      ;
; 0.909 ; res_reg2                                          ; int_res                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 1.152      ;
; 0.914 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.072      ; 1.157      ;
; 0.925 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.071      ; 1.167      ;
; 0.925 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.071      ; 1.167      ;
; 0.925 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 0.000        ; 0.071      ; 1.167      ;
; 0.925 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 0.000        ; 0.071      ; 1.167      ;
; 0.925 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.071      ; 1.167      ;
; 0.925 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.071      ; 1.167      ;
; 0.925 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.071      ; 1.167      ;
; 0.925 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.071      ; 1.167      ;
; 0.927 ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; clock        ; clock       ; 0.000        ; 0.070      ; 1.168      ;
; 0.928 ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.171      ;
; 0.931 ; res_reg1                                          ; res_reg2                                          ; clock        ; clock       ; 0.000        ; 0.070      ; 1.172      ;
; 0.940 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.072      ; 1.183      ;
; 0.973 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.072      ; 1.216      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.692 ; -20.778           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.181 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -65.124                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.692 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.638      ;
; -0.692 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.638      ;
; -0.669 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.615      ;
; -0.669 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.615      ;
; -0.617 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.562      ;
; -0.617 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.562      ;
; -0.613 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.559      ;
; -0.613 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.559      ;
; -0.613 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.559      ;
; -0.613 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.559      ;
; -0.613 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.559      ;
; -0.613 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.559      ;
; -0.613 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.559      ;
; -0.613 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.559      ;
; -0.612 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.557      ;
; -0.612 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.557      ;
; -0.611 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.557      ;
; -0.611 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.557      ;
; -0.602 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.548      ;
; -0.602 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.548      ;
; -0.594 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.540      ;
; -0.594 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.540      ;
; -0.593 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.539      ;
; -0.593 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.539      ;
; -0.591 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.537      ;
; -0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.535      ;
; -0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.535      ;
; -0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.535      ;
; -0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.535      ;
; -0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.535      ;
; -0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.535      ;
; -0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.535      ;
; -0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.535      ;
; -0.580 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.526      ;
; -0.580 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.526      ;
; -0.580 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.526      ;
; -0.580 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.526      ;
; -0.580 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.526      ;
; -0.580 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.526      ;
; -0.580 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.526      ;
; -0.580 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.526      ;
; -0.579 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.525      ;
; -0.579 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.525      ;
; -0.575 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.521      ;
; -0.575 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.521      ;
; -0.569 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.569 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.569 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.569 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.569 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.569 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.569 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.569 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.563 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.508      ;
; -0.563 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.508      ;
; -0.563 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.508      ;
; -0.559 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.505      ;
; -0.559 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.505      ;
; -0.551 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.497      ;
; -0.551 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.497      ;
; -0.551 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.497      ;
; -0.551 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.497      ;
; -0.551 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.497      ;
; -0.551 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.497      ;
; -0.551 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.497      ;
; -0.551 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.497      ;
; -0.550 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.496      ;
; -0.550 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.496      ;
; -0.544 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 1.000        ; -0.041     ; 1.490      ;
; -0.541 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.487      ;
; -0.541 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.487      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.484      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.484      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.484      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.484      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.484      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.484      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.483      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.483      ;
; -0.538 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.483      ;
; -0.535 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.481      ;
; -0.535 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.481      ;
; -0.529 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.475      ;
; -0.529 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.475      ;
; -0.529 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.475      ;
; -0.529 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.475      ;
; -0.529 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.475      ;
; -0.529 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 1.000        ; -0.041     ; 1.475      ;
; -0.529 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.042     ; 1.474      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_reg                   ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; res_cnt[1]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; res_cnt[2]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; res_cnt[0]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.317      ;
; 0.196 ; res_cnt[1]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; res_cnt[1]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; res_cnt[0]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; res_cnt[1]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.326      ;
; 0.256 ; res_cnt[2]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.382      ;
; 0.274 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.400      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.421      ;
; 0.300 ; res_cnt[2]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; res_cnt[0]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; res_cnt[2]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.428      ;
; 0.309 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; res_cnt[0]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.436      ;
; 0.312 ; Riscv:u|Uart:uartPrinter|tx_buff[4]               ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.438      ;
; 0.316 ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.442      ;
; 0.339 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.465      ;
; 0.347 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.473      ;
; 0.368 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.493      ;
; 0.376 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.501      ;
; 0.379 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.505      ;
; 0.380 ; Riscv:u|Uart:uartPrinter|tx_buff[3]               ; Riscv:u|Uart:uartPrinter|tx_buff[2]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.506      ;
; 0.382 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.508      ;
; 0.388 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.042      ; 0.514      ;
; 0.391 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.516      ;
; 0.392 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.517      ;
; 0.394 ; Riscv:u|Uart:uartPrinter|tx_buff[7]               ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.520      ;
; 0.413 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_buff[9]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.539      ;
; 0.425 ; res_reg2                                          ; int_res                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.551      ;
; 0.426 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.552      ;
; 0.438 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[0]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.563      ;
; 0.440 ; res_reg1                                          ; res_reg2                                          ; clock        ; clock       ; 0.000        ; 0.041      ; 0.565      ;
; 0.442 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.568      ;
; 0.448 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.574      ;
; 0.450 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[3]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; Riscv:u|Uart:uartPrinter|tx_buff[8]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[5]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.582      ;
; 0.458 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.585      ;
; 0.461 ; Riscv:u|Uart:uartPrinter|tx_buff[1]               ; Riscv:u|Uart:uartPrinter|tx_buff[0]               ; clock        ; clock       ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                ; Riscv:u|Uart:uartPrinter|tx_clk[7]                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.587      ;
; 0.472 ; Riscv:u|Uart:uartPrinter|tx_buff[6]               ; Riscv:u|Uart:uartPrinter|tx_buff[5]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.598      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.532  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -2.532  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -89.397 ; 0.0   ; 0.0      ; 0.0     ; -65.124             ;
;  clock           ; -89.397 ; 0.000 ; N/A      ; N/A     ; -65.124             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rxd                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 953      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 953      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun May  3 21:47:23 2020
Info: Command: quartus_sta riscv -c riscv
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.532             -89.397 clock 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -64.680 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.237             -76.815 clock 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -64.680 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.692             -20.778 clock 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -65.124 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 891 megabytes
    Info: Processing ended: Sun May  3 21:47:25 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


