// Seed: 3821134500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_4 = id_4;
  logic id_6 = !id_4;
  always @(1) begin
    id_5[1'b0] <= 1;
  end
  logic id_7;
endmodule
