Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Wed Sep 11 13:38:09 2024
| Host              : crimson.eecg running 64-bit Debian GNU/Linux 10 (buster)
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
| Design State      : Routed
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Clock Region Cell Placement per Global Clock: Region X1Y0
31. Clock Region Cell Placement per Global Clock: Region X2Y0
32. Clock Region Cell Placement per Global Clock: Region X3Y0
33. Clock Region Cell Placement per Global Clock: Region X1Y1
34. Clock Region Cell Placement per Global Clock: Region X2Y1
35. Clock Region Cell Placement per Global Clock: Region X3Y1
36. Clock Region Cell Placement per Global Clock: Region X1Y2
37. Clock Region Cell Placement per Global Clock: Region X2Y2
38. Clock Region Cell Placement per Global Clock: Region X3Y2
39. Clock Region Cell Placement per Global Clock: Region X0Y3
40. Clock Region Cell Placement per Global Clock: Region X1Y3
41. Clock Region Cell Placement per Global Clock: Region X2Y3
42. Clock Region Cell Placement per Global Clock: Region X3Y3
43. Clock Region Cell Placement per Global Clock: Region X0Y4
44. Clock Region Cell Placement per Global Clock: Region X1Y4
45. Clock Region Cell Placement per Global Clock: Region X2Y4
46. Clock Region Cell Placement per Global Clock: Region X3Y4
47. Clock Region Cell Placement per Global Clock: Region X0Y5
48. Clock Region Cell Placement per Global Clock: Region X1Y5
49. Clock Region Cell Placement per Global Clock: Region X2Y5
50. Clock Region Cell Placement per Global Clock: Region X3Y5
51. Clock Region Cell Placement per Global Clock: Region X0Y6
52. Clock Region Cell Placement per Global Clock: Region X1Y6
53. Clock Region Cell Placement per Global Clock: Region X2Y6
54. Clock Region Cell Placement per Global Clock: Region X3Y6

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   22 |       116 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       168 |   0 |            0 |      0 |
| MMCM       |    1 |         4 |   0 |            0 |      0 |
| PLL        |    0 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site         | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                               | Driver Pin                                                                                               | Net                                                                               |
+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y15 | X3Y0         | X1Y3 |                   |                25 |       49754 |               0 |        9.999 | clk_out1_design_1_clk_wiz_1_0                                                                       | design_1_i/clk_wiz_1/inst/clkout1_buf/O                                                                  | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y71 | X3Y2         | X1Y2 |                   |                14 |         461 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y58 | X3Y2         | X1Y4 |                   |                 9 |         267 |               0 |       33.333 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                            | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                      | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y3  | X3Y0         | X1Y3 |                   |                 4 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y4  | X3Y0         | X2Y2 |                   |                 6 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g5        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y5  | X3Y0         | X3Y0 |                   |                 2 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g6        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y6  | X3Y0         | X3Y0 |                   |                 1 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g7        | src7      | BUFGCE/O        | None       | BUFGCE_X0Y7  | X3Y0         | X1Y5 |                   |                 5 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8        | src8      | BUFGCE/O        | None       | BUFGCE_X0Y8  | X3Y0         | X1Y5 |                   |                 5 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g9        | src9      | BUFGCE/O        | None       | BUFGCE_X0Y0  | X3Y0         | X3Y2 |                   |                 3 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g10       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y9  | X3Y0         | X3Y2 |                   |                 2 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g11       | src11     | BUFGCE/O        | None       | BUFGCE_X0Y1  | X3Y0         | X2Y1 |                   |                 3 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g12       | src12     | BUFGCE/O        | None       | BUFGCE_X0Y11 | X3Y0         | X2Y1 |                   |                 2 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g13       | src13     | BUFGCE/O        | None       | BUFGCE_X0Y46 | X3Y1         | X2Y3 |                   |                 4 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g14       | src14     | BUFGCE/O        | None       | BUFGCE_X0Y26 | X3Y1         | X2Y3 |                   |                 2 |          60 |               1 |              |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFG_inst/O                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g15       | src15     | BUFGCE/O        | None       | BUFGCE_X0Y62 | X3Y2         | X0Y4 |                   |                 3 |          38 |               1 |       66.666 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O                                              | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |
| g16       | src16     | BUFGCE/O        | None       | BUFGCE_X0Y92 | X3Y3         | X3Y3 | n/a               |                12 |           0 |            2806 |          n/a | n/a                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/prev_survivor_path_state[0][1]_i_1_bufg_place/O    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g17       | src17     | BUFGCE/O        | None       | BUFGCE_X0Y20 | X3Y0         | X3Y0 | n/a               |                 6 |           0 |            2806 |          n/a | n/a                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/prev_survivor_path_state[0][1]_i_1__0_bufg_place/O | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]                        |
| g18       | src18     | BUFGCE/O        | None       | BUFGCE_X0Y84 | X3Y3         | X3Y3 | n/a               |                11 |           0 |            2806 |          n/a | n/a                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/prev_survivor_path_state[0][1]_i_1__1_bufg_place/O | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g19       | src19     | BUFGCE/O        | None       | BUFGCE_X0Y61 | X3Y2         | X3Y2 | n/a               |                11 |           0 |            2806 |          n/a | n/a                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/prev_survivor_path_state[0][1]_i_1__2_bufg_place/O | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | src20     | BUFGCE/O        | None       | BUFGCE_X0Y88 | X3Y3         | X3Y3 | n/a               |                11 |           0 |            2806 |          n/a | n/a                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/prev_survivor_path_state[0][1]_i_1__3_bufg_place/O | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
| g21       | src21     | BUFGCE/O        | None       | BUFGCE_X0Y90 | X3Y3         | X3Y3 | n/a               |                10 |           0 |            2806 |          n/a | n/a                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/prev_survivor_path_state[0][1]_i_1__4_bufg_place/O | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin    | Constraint | Site             | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                    | Net                                                                        |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT0 | None       | MMCM_X0Y0        | X3Y0         |           1 |               0 |               9.999 | clk_out1_design_1_clk_wiz_1_0                                                                       | design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0                                             | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                    |
| src1      | g1        | BSCANE2/TCK        | None       | CONFIG_SITE_X0Y0 | X3Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs       |
| src2      | g2        | BSCANE2/DRCK       | None       | CONFIG_SITE_X0Y0 | X3Y1         |           1 |               0 |              33.333 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                      | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                    |
| src3      | g3        | FDRE/Q             | None       | SLICE_X51Y262    | X1Y4         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0 |
| src4      | g4        | FDRE/Q             | None       | SLICE_X51Y262    | X1Y4         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0 |
| src5      | g5        | FDRE/Q             | None       | SLICE_X96Y30     | X3Y0         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0 |
| src6      | g6        | FDRE/Q             | None       | SLICE_X96Y30     | X3Y0         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg_n_0 |
| src7      | g7        | FDRE/Q             | None       | SLICE_X26Y362    | X0Y6         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0 |
| src8      | g8        | FDRE/Q             | None       | SLICE_X28Y364    | X0Y6         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0 |
| src9      | g9        | FDRE/Q             | None       | SLICE_X96Y227    | X3Y3         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0 |
| src10     | g10       | FDRE/Q             | None       | SLICE_X96Y211    | X3Y3         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0 |
| src11     | g11       | FDRE/Q             | None       | SLICE_X89Y81     | X3Y1         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0 |
| src12     | g12       | FDRE/Q             | None       | SLICE_X89Y81     | X3Y1         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0 |
| src13     | g13       | FDRE/Q             | None       | SLICE_X75Y232    | X2Y3         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0 |
| src14     | g14       | FDRE/Q             | None       | SLICE_X75Y232    | X2Y3         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg/Q                      | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0 |
| src15     | g15       | BSCANE2/UPDATE     | None       | CONFIG_SITE_X0Y0 | X3Y1         |           1 |               0 |              66.666 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                            |
| src16     | g16       | LUT2/O             | None       | SLICE_X76Y224    | X2Y3         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/prev_survivor_path_state[0][1]_i_1/O    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]_bufg_place      |
| src17     | g17       | LUT2/O             | None       | SLICE_X84Y13     | X3Y0         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/prev_survivor_path_state[0][1]_i_1__0/O | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]_bufg_place      |
| src18     | g18       | LUT2/O             | None       | SLICE_X86Y301    | X3Y5         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/prev_survivor_path_state[0][1]_i_1__1/O | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]_bufg_place      |
| src19     | g19       | LUT2/O             | None       | SLICE_X36Y141    | X1Y2         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/prev_survivor_path_state[0][1]_i_1__2/O | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]_bufg_place      |
| src20     | g20       | LUT2/O             | None       | SLICE_X80Y214    | X3Y3         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/prev_survivor_path_state[0][1]_i_1__3/O | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]_bufg_place      |
| src21     | g21       | LUT2/O             | None       | SLICE_X41Y254    | X1Y4         |           1 |               0 |                     |                                                                                                     | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/prev_survivor_path_state[0][1]_i_1__4/O | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]_bufg_place      |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     5 |    24 |    12 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     9 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     6 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y3              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |    10 |    24 |     4 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     9 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     9 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     6 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      3 |      24 |   1190 |   19200 |      3 |    5280 |      0 |      48 |     25 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      3 |      24 |    840 |   20160 |      0 |    5280 |      0 |      72 |      1 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      5 |      24 |   1337 |   19200 |      1 |    4800 |      0 |      72 |      2 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      7 |      24 |   1376 |   19200 |     13 |    5280 |      0 |      48 |     37 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      8 |      24 |   1735 |   20160 |      0 |    5280 |      0 |      72 |     21 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |      9 |      24 |   1622 |   19200 |      8 |    4800 |      0 |      72 |     16 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      4 |      24 |   1565 |   19200 |      4 |    5280 |      0 |      48 |     12 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |      4 |      24 |    822 |   20160 |      1 |    5280 |      0 |      72 |     13 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |      6 |      24 |   1644 |   19200 |     12 |    4800 |      0 |      72 |      9 |      48 |      0 |       0 |      0 |       0 |
| X0Y3              |      6 |      24 |   3667 |   27840 |    162 |    7200 |      8 |      96 |     46 |     144 |      0 |       4 |      0 |       0 |
| X1Y3              |      8 |      24 |   2682 |   25920 |     47 |    7200 |      1 |      72 |     31 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |     11 |      24 |   2483 |   20160 |     16 |    5280 |      0 |      72 |     28 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |     10 |      24 |   2553 |   19200 |      0 |    4800 |      0 |      72 |      2 |      48 |      0 |       0 |      0 |       0 |
| X0Y4              |      6 |      24 |   4639 |   27840 |    201 |    7200 |     16 |      96 |      6 |     144 |      0 |       4 |      0 |       0 |
| X1Y4              |     10 |      24 |   4296 |   25920 |     96 |    7200 |      6 |      72 |     12 |     144 |      0 |       0 |      0 |       0 |
| X2Y4              |     12 |      24 |   2442 |   20160 |      4 |    5280 |      0 |      72 |     42 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |      9 |      24 |   1626 |   19200 |     20 |    4800 |      0 |      72 |     13 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |      5 |      24 |   2663 |   27840 |     16 |    7200 |      6 |      96 |     34 |     144 |      0 |       4 |      0 |       0 |
| X1Y5              |      8 |      24 |   1743 |   25920 |      9 |    7200 |      0 |      72 |     34 |     144 |      0 |       0 |      0 |       0 |
| X2Y5              |      8 |      24 |   1284 |   20160 |      0 |    5280 |      0 |      72 |     26 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |      9 |      24 |   1818 |   19200 |     16 |    4800 |      0 |      72 |     16 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      5 |      24 |   1883 |   27840 |     21 |    7200 |      0 |      96 |     64 |     144 |      0 |       4 |      0 |       0 |
| X1Y6              |      6 |      24 |   1516 |   25920 |     15 |    7200 |      0 |      72 |     53 |     144 |      0 |       0 |      0 |       0 |
| X2Y6              |      6 |      24 |   1270 |   20160 |      1 |    5280 |      0 |      72 |     27 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |      6 |      24 |   1054 |   19200 |      8 |    4800 |      0 |      72 |     12 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y6 |  5 |  6 |  6 |  6 |
| Y5 |  5 |  8 |  8 |  9 |
| Y4 |  6 | 12 | 12 |  9 |
| Y3 |  6 | 11 | 11 | 10 |
| Y2 |  0 |  9 |  9 |  8 |
| Y1 |  0 | 10 | 10 | 12 |
| Y0 |  0 |  6 |  9 | 13 |
+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    7 |    24 | 29.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X2Y0              |   14 |    24 | 58.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |   18 |    24 | 75.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |
| X2Y1              |    3 |    24 | 12.50 |    8 |    24 | 33.33 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X3Y1              |    4 |    24 | 16.67 |    9 |    24 | 37.50 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    4 |    24 | 16.67 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |
| X2Y2              |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X3Y2              |    7 |    24 | 29.17 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X0Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X1Y3              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    6 |    24 | 25.00 |    4 |    24 | 16.67 |
| X2Y3              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X3Y3              |    4 |    24 | 16.67 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X0Y4              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X1Y4              |    2 |    24 |  8.33 |   10 |    24 | 41.67 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |
| X2Y4              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X2Y5              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g0        | BUFGCE/O        | X3Y0              | clk_out1_design_1_clk_wiz_1_0 |       9.999 | {0.000 4.999} | X1Y3     |       49539 |        0 |              0 |        0 | design_1_i/clk_wiz_1/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+----------+-------+-----------+-----------------------+
|    | X0    | X1       | X2    | X3        | HORIZONTAL PROG DELAY |
+----+-------+----------+-------+-----------+-----------------------+
| Y6 |  1912 |     1537 |  1298 |      1063 |                     1 |
| Y5 |  2559 |     1781 |  1305 |      1812 |                     2 |
| Y4 |  4773 |     4301 |  2401 |      1622 |                     3 |
| Y3 |  3820 | (R) 2745 |  2468 |      2423 |                     3 |
| Y2 |     0 |     1543 |   824 |      1577 |                     2 |
| Y1 |     0 |     1413 |  1711 |      1486 |                     1 |
| Y0 |     0 |     1217 |   841 |  (D) 1107 |                     0 |
+----+-------+----------+-------+-----------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g1        | BUFGCE/O        | X3Y2              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X1Y2     |         461 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+--------+-----+---------+-----------------------+
|    | X0  | X1     | X2  | X3      | HORIZONTAL PROG DELAY |
+----+-----+--------+-----+---------+-----------------------+
| Y6 |   0 |      0 |   0 |       0 |                     0 |
| Y5 |   0 |      0 |   5 |      33 |                     0 |
| Y4 |   0 |      0 |   0 |      35 |                     1 |
| Y3 |  15 |     13 |   0 |      41 |                     2 |
| Y2 |   0 | (R) 38 |  12 |  (D) 60 |                     2 |
| Y1 |   0 |     11 |   1 |      82 |                     1 |
| Y0 |   0 |      1 |   0 |     114 |                     0 |
+----+-----+--------+-----+---------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                       |
+-----------+-----------------+-------------------+----------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------+
| g2        | BUFGCE/O        | X3Y2              | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK |      33.333 | {0.000 16.667} | X1Y4     |         267 |        0 |              0 |        0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-----------------+-------------------+----------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+----+--------+-----------------------+
|    | X0   | X1    | X2 | X3     | HORIZONTAL PROG DELAY |
+----+------+-------+----+--------+-----------------------+
| Y6 |    0 |     0 |  0 |      0 |                     0 |
| Y5 |  147 |     4 |  0 |      1 |                     1 |
| Y4 |   54 | (R) 7 |  8 |      0 |                     1 |
| Y3 |   43 |     1 |  2 |      0 |                     0 |
| Y2 |    0 |     0 |  0 |  (D) 0 |                     0 |
| Y1 |    0 |     0 |  0 |      0 |                     0 |
| Y0 |    0 |     0 |  0 |      0 |                     0 |
+----+------+-------+----+--------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g3        | BUFGCE/O        | X3Y0              |       |             |               | X1Y3     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+----+--------+-----------------------+
|    | X0 | X1    | X2 | X3     | HORIZONTAL PROG DELAY |
+----+----+-------+----+--------+-----------------------+
| Y6 |  0 |     0 |  0 |      0 |                     0 |
| Y5 |  0 |     0 |  0 |      0 |                     0 |
| Y4 |  0 |    52 |  7 |      0 |                     0 |
| Y3 |  0 | (R) 1 |  1 |      0 |                     0 |
| Y2 |  0 |     0 |  0 |      0 |                     0 |
| Y1 |  0 |     0 |  0 |      0 |                     0 |
| Y0 |  0 |     0 |  0 |  (D) 0 |                     0 |
+----+----+-------+----+--------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g4        | BUFGCE/O        | X3Y0              |       |             |               | X2Y2     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-------+--------+-----------------------+
|    | X0 | X1  | X2    | X3     | HORIZONTAL PROG DELAY |
+----+----+-----+-------+--------+-----------------------+
| Y6 |  0 |   0 |     0 |      0 |                     0 |
| Y5 |  0 |   0 |     0 |      0 |                     0 |
| Y4 |  0 |  49 |     8 |      1 |                     0 |
| Y3 |  0 |   1 |     1 |      0 |                     1 |
| Y2 |  0 |   0 | (R) 0 |      0 |                     0 |
| Y1 |  0 |   1 |     0 |      0 |                     0 |
| Y0 |  0 |   0 |     0 |  (D) 0 |                     0 |
+----+----+-----+-------+--------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X3Y0              |       |             |               | X3Y0     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3         | HORIZONTAL PROG DELAY |
+----+----+----+----+------------+-----------------------+
| Y6 |  0 |  0 |  0 |          0 |                     0 |
| Y5 |  0 |  0 |  0 |          0 |                     0 |
| Y4 |  0 |  0 |  0 |          0 |                     0 |
| Y3 |  0 |  0 |  0 |          0 |                     0 |
| Y2 |  0 |  0 |  0 |          0 |                     0 |
| Y1 |  0 |  0 |  0 |          1 |                     0 |
| Y0 |  0 |  0 |  0 | (R) (D) 60 |                     0 |
+----+----+----+----+------------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X3Y0              |       |             |               | X3Y0     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3         | HORIZONTAL PROG DELAY |
+----+----+----+----+------------+-----------------------+
| Y6 |  0 |  0 |  0 |          0 |                     0 |
| Y5 |  0 |  0 |  0 |          0 |                     0 |
| Y4 |  0 |  0 |  0 |          0 |                     0 |
| Y3 |  0 |  0 |  0 |          0 |                     0 |
| Y2 |  0 |  0 |  0 |          0 |                     0 |
| Y1 |  0 |  0 |  0 |          0 |                     0 |
| Y0 |  0 |  0 |  0 | (R) (D) 61 |                     0 |
+----+----+----+----+------------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g7        | BUFGCE/O        | X3Y0              |       |             |               | X1Y5     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+-------+----+--------+-----------------------+
|    | X0  | X1    | X2 | X3     | HORIZONTAL PROG DELAY |
+----+-----+-------+----+--------+-----------------------+
| Y6 |  22 |    30 |  0 |      7 |                     0 |
| Y5 |   0 | (R) 1 |  0 |      1 |                     0 |
| Y4 |   0 |     0 |  0 |      0 |                     0 |
| Y3 |   0 |     0 |  0 |      0 |                     0 |
| Y2 |   0 |     0 |  0 |      0 |                     0 |
| Y1 |   0 |     0 |  0 |      0 |                     0 |
| Y0 |   0 |     0 |  0 |  (D) 0 |                     0 |
+----+-----+-------+----+--------+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g8        | BUFGCE/O        | X3Y0              |       |             |               | X1Y5     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+-------+----+--------+-----------------------+
|    | X0  | X1    | X2 | X3     | HORIZONTAL PROG DELAY |
+----+-----+-------+----+--------+-----------------------+
| Y6 |  36 |    17 |  0 |      4 |                     1 |
| Y5 |   0 | (R) 0 |  0 |      3 |                     1 |
| Y4 |   0 |     0 |  1 |      0 |                     0 |
| Y3 |   0 |     0 |  0 |      0 |                     0 |
| Y2 |   0 |     0 |  0 |      0 |                     0 |
| Y1 |   0 |     0 |  0 |      0 |                     0 |
| Y0 |   0 |     0 |  0 |  (D) 0 |                     0 |
+----+-----+-------+----+--------+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g9        | BUFGCE/O        | X3Y0              |       |             |               | X3Y2     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3     | HORIZONTAL PROG DELAY |
+----+----+----+----+--------+-----------------------+
| Y6 |  0 |  0 |  0 |      0 |                     0 |
| Y5 |  0 |  0 |  0 |      0 |                     0 |
| Y4 |  0 |  0 |  0 |      0 |                     0 |
| Y3 |  0 |  0 |  0 |     46 |                     1 |
| Y2 |  0 |  0 |  0 | (R) 13 |                     1 |
| Y1 |  0 |  0 |  0 |      2 |                     0 |
| Y0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+----+----+----+----+--------+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g10       | BUFGCE/O        | X3Y0              |       |             |               | X3Y2     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3     | HORIZONTAL PROG DELAY |
+----+----+----+----+--------+-----------------------+
| Y6 |  0 |  0 |  0 |      0 |                     0 |
| Y5 |  0 |  0 |  0 |      0 |                     0 |
| Y4 |  0 |  0 |  0 |      0 |                     0 |
| Y3 |  0 |  0 |  0 |     46 |                     0 |
| Y2 |  0 |  0 |  0 | (R) 15 |                     0 |
| Y1 |  0 |  0 |  0 |      0 |                     0 |
| Y0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+----+----+----+----+--------+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g11       | BUFGCE/O        | X3Y0              |       |             |               | X2Y1     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+-----------------------+
|    | X0 | X1 | X2     | X3     | HORIZONTAL PROG DELAY |
+----+----+----+--------+--------+-----------------------+
| Y6 |  0 |  0 |      0 |      0 |                     0 |
| Y5 |  0 |  0 |      0 |      0 |                     0 |
| Y4 |  0 |  0 |      0 |      0 |                     0 |
| Y3 |  0 |  0 |      0 |      0 |                     0 |
| Y2 |  0 |  0 |      0 |      0 |                     0 |
| Y1 |  0 |  1 | (R) 16 |     44 |                     0 |
| Y0 |  0 |  0 |      0 |  (D) 0 |                     0 |
+----+----+----+--------+--------+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g12       | BUFGCE/O        | X3Y0              |       |             |               | X2Y1     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+-----------------------+
|    | X0 | X1 | X2     | X3     | HORIZONTAL PROG DELAY |
+----+----+----+--------+--------+-----------------------+
| Y6 |  0 |  0 |      0 |      0 |                     0 |
| Y5 |  0 |  0 |      0 |      0 |                     0 |
| Y4 |  0 |  0 |      0 |      0 |                     0 |
| Y3 |  0 |  0 |      0 |      0 |                     0 |
| Y2 |  0 |  0 |      0 |      0 |                     0 |
| Y1 |  0 |  0 | (R) 28 |     33 |                     0 |
| Y0 |  0 |  0 |      0 |  (D) 0 |                     0 |
+----+----+----+--------+--------+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g13       | BUFGCE/O        | X3Y1              |       |             |               | X2Y3     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+-----------------------+
|    | X0 | X1 | X2     | X3     | HORIZONTAL PROG DELAY |
+----+----+----+--------+--------+-----------------------+
| Y6 |  0 |  0 |      0 |      0 |                     0 |
| Y5 |  0 |  0 |      0 |      0 |                     0 |
| Y4 |  0 |  0 |     29 |      1 |                     0 |
| Y3 |  0 |  0 | (R) 30 |      1 |                     0 |
| Y2 |  0 |  0 |      0 |      0 |                     0 |
| Y1 |  0 |  0 |      0 |  (D) 0 |                     0 |
| Y0 |  0 |  0 |      0 |      0 |                     0 |
+----+----+----+--------+--------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g14       | BUFGCE/O        | X3Y1              |       |             |               | X2Y3     |          61 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+-----------------------+
|    | X0 | X1 | X2     | X3     | HORIZONTAL PROG DELAY |
+----+----+----+--------+--------+-----------------------+
| Y6 |  0 |  0 |      0 |      0 |                     0 |
| Y5 |  0 |  0 |      0 |      0 |                     0 |
| Y4 |  0 |  0 |     34 |      0 |                     0 |
| Y3 |  0 |  0 | (R) 27 |      0 |                     0 |
| Y2 |  0 |  0 |      0 |      0 |                     0 |
| Y1 |  0 |  0 |      0 |  (D) 0 |                     0 |
| Y0 |  0 |  0 |      0 |      0 |                     0 |
+----+----+----+--------+--------+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                    |
+-----------+-----------------+-------------------+------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+
| g15       | BUFGCE/O        | X3Y2              | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE |      66.666 | {0.000 33.333} | X0Y4     |          39 |        0 |              0 |        0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE |
+-----------+-----------------+-------------------+------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+----+--------+-----------------------+
|    | X0     | X1 | X2 | X3     | HORIZONTAL PROG DELAY |
+----+--------+----+----+--------+-----------------------+
| Y6 |      0 |  0 |  0 |      0 |                     0 |
| Y5 |     10 |  0 |  0 |      0 |                     1 |
| Y4 | (R) 27 |  0 |  0 |      0 |                     1 |
| Y3 |      2 |  0 |  0 |      0 |                     0 |
| Y2 |      0 |  0 |  0 |  (D) 0 |                     0 |
| Y1 |      0 |  0 |  0 |      0 |                     0 |
| Y0 |      0 |  0 |  0 |      0 |                     0 |
+----+--------+----+----+--------+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g16       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        2806 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------+------+------------+-----------------------+
|    | X0  | X1   | X2   | X3         | HORIZONTAL PROG DELAY |
+----+-----+------+------+------------+-----------------------+
| Y6 |   0 |   19 |    0 |          9 |                     0 |
| Y5 |  58 |  711 |  448 |        239 |                     0 |
| Y4 |   1 |  262 |  572 |        437 |                     0 |
| Y3 |   0 |    0 |   31 | (R) (D) 19 |                     0 |
| Y2 |   0 |    0 |    0 |          0 |                     0 |
| Y1 |   0 |    0 |    0 |          0 |                     0 |
| Y0 |   0 |    0 |    0 |          0 |                     0 |
+----+-----+------+------+------------+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g17       | BUFGCE/O        | X3Y0              |       |             |               | X3Y0     |        2806 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-------------+-----------------------+
|    | X0 | X1   | X2   | X3          | HORIZONTAL PROG DELAY |
+----+----+------+------+-------------+-----------------------+
| Y6 |  0 |    0 |    0 |           0 |                     0 |
| Y5 |  0 |    0 |    0 |           0 |                     0 |
| Y4 |  0 |    0 |    0 |           0 |                     0 |
| Y3 |  0 |    0 |    0 |           0 |                     0 |
| Y2 |  0 |    0 |    0 |           0 |                     0 |
| Y1 |  0 |  209 |  312 |         136 |                     0 |
| Y0 |  0 |  800 |  734 | (R) (D) 615 |                     0 |
+----+----+------+------+-------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g18       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        2806 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------+------+-----------+-----------------------+
|    | X0  | X1   | X2   | X3        | HORIZONTAL PROG DELAY |
+----+-----+------+------+-----------+-----------------------+
| Y6 |  10 |  717 |  765 |       524 |                     0 |
| Y5 |   0 |   86 |  295 |       404 |                     0 |
| Y4 |   0 |    1 |    2 |         1 |                     0 |
| Y3 |   0 |    0 |    0 | (R) (D) 1 |                     0 |
| Y2 |   0 |    0 |    0 |         0 |                     0 |
| Y1 |   0 |    0 |    0 |         0 |                     0 |
| Y0 |   0 |    0 |    0 |         0 |                     0 |
+----+-----+------+------+-----------+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g19       | BUFGCE/O        | X3Y2              |       |             |               | X3Y2     |        2806 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-------------+-----------------------+
|    | X0 | X1   | X2   | X3          | HORIZONTAL PROG DELAY |
+----+----+------+------+-------------+-----------------------+
| Y6 |  0 |    0 |    0 |           0 |                     0 |
| Y5 |  0 |    0 |    0 |          28 |                     0 |
| Y4 |  0 |    0 |    0 |          38 |                     0 |
| Y3 |  0 |   16 |  319 |         234 |                     0 |
| Y2 |  0 |  242 |  572 | (R) (D) 464 |                     0 |
| Y1 |  0 |   65 |  396 |         432 |                     0 |
| Y0 |  0 |    0 |    0 |           0 |                     0 |
+----+----+------+------+-------------+-----------------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g20       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        2806 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+-----+------------+-----------------------+
|    | X0   | X1   | X2  | X3         | HORIZONTAL PROG DELAY |
+----+------+------+-----+------------+-----------------------+
| Y6 |    0 |    0 |   0 |          0 |                     0 |
| Y5 |    0 |    0 |   0 |          0 |                     0 |
| Y4 |   10 |    9 |   0 |          0 |                     0 |
| Y3 |  710 |  677 |   1 | (R) (D) 58 |                     0 |
| Y2 |    0 |  779 |   2 |          8 |                     0 |
| Y1 |    0 |  455 |  97 |          0 |                     0 |
| Y0 |    0 |    0 |   0 |          0 |                     0 |
+----+------+------+-----+------------+-----------------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g21       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        2806 |        0 |              0 |        0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+-----+-----------+-----------------------+
|    | X0    | X1   | X2  | X3        | HORIZONTAL PROG DELAY |
+----+-------+------+-----+-----------+-----------------------+
| Y6 |   599 |    1 |   0 |         0 |                     0 |
| Y5 |   802 |    4 |  10 |        36 |                     0 |
| Y4 |  1050 |  263 |   0 |        20 |                     0 |
| Y3 |    21 |    0 |   0 | (R) (D) 0 |                     0 |
| Y2 |     0 |    0 |   0 |         0 |                     0 |
| Y1 |     0 |    0 |   0 |         0 |                     0 |
| Y0 |     0 |    0 |   0 |         0 |                     0 |
+----+-------+------+-----+-----------+-----------------------+


30. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1217 |               0 | 1189 |      3 |    0 |  25 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g3+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g17       | 20    | BUFGCE/O        | None       |           0 |             800 |  800 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


31. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |         841 |               0 | 840 |      0 |    0 |   1 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1+       | 23    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g3+       | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g4+       | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g11+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g12+      | 11    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g17       | 20    | BUFGCE/O        | None       |           0 |             734 | 734 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


32. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1107 |               0 | 1104 |      1 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |         114 |               0 |  114 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g3+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g4+       | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g5        | 5     | BUFGCE/O        | None       |          59 |               1 |   59 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g6        | 6     | BUFGCE/O        | None       |          60 |               1 |   60 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g9+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g10+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g11+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g12+      | 11    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g17       | 20    | BUFGCE/O        | None       |           0 |             615 |  615 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1413 |               0 | 1363 |     13 |    0 |  37 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          11 |               0 |   11 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g3+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g4        | 4     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g11       | 1     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g17       | 20    | BUFGCE/O        | None       |           0 |             209 |  209 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]                        |
| g19       | 13    | BUFGCE/O        | None       |           0 |              65 |   65 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |             455 |  455 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


34. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1711 |               0 | 1690 |      0 |    0 |  21 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g4+       | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g11       | 1     | BUFGCE/O        | None       |          16 |               0 |   16 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g12       | 11    | BUFGCE/O        | None       |          28 |               0 |   28 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g13+      | 22    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g14+      | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g17       | 20    | BUFGCE/O        | None       |           0 |             312 |  312 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]                        |
| g19       | 13    | BUFGCE/O        | None       |           0 |             396 |  396 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |              97 |   97 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1486 |               0 | 1462 |      8 |    0 |  16 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          82 |               0 |   82 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g5        | 5     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g9        | 0     | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g10+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g11       | 1     | BUFGCE/O        | None       |          43 |               1 |   43 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g12       | 11    | BUFGCE/O        | None       |          32 |               1 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g13+      | 22    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g14+      | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g17       | 20    | BUFGCE/O        | None       |           0 |             136 |  136 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]                        |
| g19       | 13    | BUFGCE/O        | None       |           0 |             432 |  432 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20+      | 16    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1543 |               0 | 1527 |      4 |    0 |  12 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          38 |               0 |   38 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2+       | 10    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g3+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g15+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |
| g19       | 13    | BUFGCE/O        | None       |           0 |             242 |  242 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |             779 |  779 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |         824 |               0 | 810 |      1 |    0 |  13 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          12 |               0 |  12 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2+       | 10    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g4+       | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g13+      | 22    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g14+      | 2     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g15+      | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |
| g19       | 13    | BUFGCE/O        | None       |           0 |             572 | 572 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |               2 |   2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1577 |               0 | 1559 |      9 |    0 |   9 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          60 |               0 |   57 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2+       | 10    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g9        | 0     | BUFGCE/O        | None       |          13 |               0 |   13 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g10       | 9     | BUFGCE/O        | None       |          15 |               0 |   15 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g15+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |
| g19       | 13    | BUFGCE/O        | None       |           0 |             464 |  464 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |               8 |    8 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        3820 |               0 | 3608 |    162 |    4 |  46 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                         |
| g1        | 23    | BUFGCE/O        | None       |          15 |               0 |   15 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |
| g2        | 10    | BUFGCE/O        | None       |          43 |               0 |   43 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  |
| g15       | 14    | BUFGCE/O        | None       |           1 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE     |
| g20       | 16    | BUFGCE/O        | None       |           0 |             710 |  710 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0] |
| g21       | 18    | BUFGCE/O        | None       |           0 |              21 |   21 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        2745 |               0 | 2666 |     47 |    1 |  31 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          13 |               0 |   13 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2        | 10    | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g3        | 3     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g4        | 4     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g15+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |
| g19       | 13    | BUFGCE/O        | None       |           0 |              16 |   16 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |             677 |  677 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
| g21+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


41. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        2468 |               0 | 2425 |     15 |    0 |  28 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2        | 10    | BUFGCE/O        | None       |           2 |               0 |    1 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g3        | 3     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g4        | 4     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g13       | 22    | BUFGCE/O        | None       |          29 |               1 |   29 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g14       | 2     | BUFGCE/O        | None       |          26 |               1 |   26 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |              31 |   31 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g19       | 13    | BUFGCE/O        | None       |           0 |             319 |  319 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
| g21+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


42. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        2423 |               0 | 2421 |      0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          41 |               0 |   41 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g9        | 0     | BUFGCE/O        | None       |          45 |               1 |   45 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g10       | 9     | BUFGCE/O        | None       |          45 |               1 |   45 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g13       | 22    | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |              19 |   19 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g19       | 13    | BUFGCE/O        | None       |           0 |             234 |  234 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |              58 |   58 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
| g21+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        4773 |               0 | 4580 |    179 |    8 |   6 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                         |
| g2        | 10    | BUFGCE/O        | None       |          54 |               0 |   32 |     22 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  |
| g15       | 14    | BUFGCE/O        | None       |          27 |               0 |   27 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE     |
| g16       | 20    | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0] |
| g20       | 16    | BUFGCE/O        | None       |           0 |              10 |   10 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0] |
| g21       | 18    | BUFGCE/O        | None       |           0 |            1050 | 1050 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


44. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        4301 |               0 | 4190 |     96 |    3 |  12 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2        | 10    | BUFGCE/O        | None       |           7 |               0 |    7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g3        | 3     | BUFGCE/O        | None       |          51 |               1 |   51 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g4        | 4     | BUFGCE/O        | None       |          48 |               1 |   48 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g15+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |
| g16       | 20    | BUFGCE/O        | None       |           0 |             262 |  262 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g20       | 16    | BUFGCE/O        | None       |           0 |               9 |    9 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
| g21       | 18    | BUFGCE/O        | None       |           0 |             263 |  263 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        2401 |               0 | 2356 |      3 |    0 |  42 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2        | 10    | BUFGCE/O        | None       |           8 |               0 |    7 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g3        | 3     | BUFGCE/O        | None       |           7 |               0 |    7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g4        | 4     | BUFGCE/O        | None       |           8 |               0 |    8 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g8        | 8     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g13       | 22    | BUFGCE/O        | None       |          29 |               0 |   29 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g14       | 2     | BUFGCE/O        | None       |          34 |               0 |   34 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |             572 |  572 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g20+      | 16    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
| g21+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1622 |               0 | 1589 |     20 |    0 |  13 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          35 |               0 |   35 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g4        | 4     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g13       | 22    | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |             437 |  437 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g19       | 13    | BUFGCE/O        | None       |           0 |              38 |   38 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g20+      | 16    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                        |
| g21       | 18    | BUFGCE/O        | None       |           0 |              20 |   20 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        2559 |               0 | 2506 |     16 |    3 |  34 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                         |
| g2        | 10    | BUFGCE/O        | None       |         147 |               0 |  147 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0  |
| g15       | 14    | BUFGCE/O        | None       |          10 |               0 |   10 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE     |
| g16       | 20    | BUFGCE/O        | None       |           0 |              58 |   58 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0] |
| g21       | 18    | BUFGCE/O        | None       |           0 |             802 |  802 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1781 |               0 | 1738 |      9 |    0 |  34 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2        | 10    | BUFGCE/O        | None       |           4 |               0 |    4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g7        | 7     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |             711 |  711 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |              86 |   86 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g21       | 18    | BUFGCE/O        | None       |           0 |               4 |    4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1305 |               0 | 1279 |      0 |    0 |  26 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |           5 |               0 |    5 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2+       | 10    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |             448 |  448 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |             295 |  295 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g21       | 18    | BUFGCE/O        | None       |           0 |              10 |   10 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1812 |               0 | 1780 |     16 |    0 |  16 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g1        | 23    | BUFGCE/O        | None       |          33 |               0 |   33 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g2        | 10    | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |
| g7        | 7     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8        | 8     | BUFGCE/O        | None       |           3 |               0 |    3 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |             239 |  239 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |             404 |  404 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g19       | 13    | BUFGCE/O        | None       |           0 |              28 |   28 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                        |
| g21       | 18    | BUFGCE/O        | None       |           0 |              36 |   36 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1912 |               0 | 1827 |     21 |    0 |  64 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g7        | 7     | BUFGCE/O        | None       |          21 |               1 |   21 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8        | 8     | BUFGCE/O        | None       |          35 |               1 |   35 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g18       | 12    | BUFGCE/O        | None       |           0 |              10 |   10 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g21       | 18    | BUFGCE/O        | None       |           0 |             599 |  599 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1537 |               0 | 1469 |     15 |    0 |  53 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g7        | 7     | BUFGCE/O        | None       |          30 |               0 |   30 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8        | 8     | BUFGCE/O        | None       |          17 |               0 |   17 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |              19 |   19 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |             717 |  717 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g21       | 18    | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1298 |               0 | 1270 |      1 |    0 |  27 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g7+       | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g16+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |             765 |  765 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g21+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 15    | BUFGCE/O        | None       |        1063 |               0 | 1043 |      8 |    0 |  12 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_1/inst/clk_out1                                                |
| g7        | 7     | BUFGCE/O        | None       |           7 |               0 |    7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |
| g8        | 8     | BUFGCE/O        | None       |           4 |               0 |    4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |
| g16       | 20    | BUFGCE/O        | None       |           0 |               9 |    9 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                        |
| g18       | 12    | BUFGCE/O        | None       |           0 |             524 |  524 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                        |
| g21+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


