# Tue Sep  3 22:05:42 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: ADMINISTRATOR

Implementation : impl_800x600
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 04:16:35, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 122MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 136MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\jarsul\Desktop\fpga\impl_800x600\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_800x600_scck.rpt 
See clock summary report "C:\Users\jarsul\Desktop\fpga\impl_800x600\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_800x600_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 136MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 136MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 196MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 196MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 196MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 196MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 197MB peak: 197MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=20 on top level netlist mipi2parallel_top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)



Clock Summary
******************

          Start                                                             Requested     Requested     Clock        Clock               Clock
Level     Clock                                                             Frequency     Period        Type         Group               Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                            200.0 MHz     5.000         system       system_clkgroup     0    
                                                                                                                                              
0 -       int_pll|CLKOS2_inferred_clock                                     200.0 MHz     5.000         inferred     (multiple)          2    
                                                                                                                                              
0 -       rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock     200.0 MHz     5.000         inferred     (multiple)          2    
                                                                                                                                              
0 -       rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock       200.0 MHz     5.000         inferred     (multiple)          2    
==============================================================================================================================================



Clock Load Summary
***********************

                                                                  Clock     Source                                                                                                  Clock Pin                                          Non-clock Pin     Non-clock Pin
Clock                                                             Load      Pin                                                                                                     Seq Example                                        Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                            0         -                                                                                                       -                                                  -                 -            
                                                                                                                                                                                                                                                                      
int_pll|CLKOS2_inferred_clock                                     2         int_pll_inst.PLLInst_0.CLKOS2(EHXPLLM)                                                                  mipi2parallel_inst.b2p_reset_pixel_n_sync_r.C      -                 -            
                                                                                                                                                                                                                                                                      
rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock     2         mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.HSBYTECLKD(MIPIDPHYA)     mipi2parallel_inst.rx_reset_byte_n_sync_r.C        -                 -            
                                                                                                                                                                                                                                                                      
rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock       2         mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.CLKHSBYTE(MIPIDPHYA)      mipi2parallel_inst.rx_reset_byte_fr_n_sync_r.C     -                 -            
======================================================================================================================================================================================================================================================================

@W: MT529 :"c:\users\jarsul\desktop\fpga\impl_800x600\source\mipi2parallel.v":94:0:94:5|Found inferred clock rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock which controls 2 sequential elements including mipi2parallel_inst.rx_reset_byte_fr_n_meta_r. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\jarsul\desktop\fpga\impl_800x600\source\mipi2parallel.v":105:0:105:5|Found inferred clock rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock which controls 2 sequential elements including mipi2parallel_inst.rx_reset_byte_n_meta_r. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\jarsul\desktop\fpga\impl_800x600\source\mipi2parallel.v":117:0:117:5|Found inferred clock int_pll|CLKOS2_inferred_clock which controls 2 sequential elements including mipi2parallel_inst.b2p_reset_pixel_n_meta_r. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================================== Non-Gated/Non-Generated Clocks ===============================================================================
Clock Tree ID     Driving Element                                                                              Drive Element Type     Fanout     Sample Instance                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       int_pll_inst.PLLInst_0.CLKOS2                                                                EHXPLLM                2          mipi2parallel_inst.b2p_reset_pixel_n_meta_r 
@KP:ckid0_1       mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.HSBYTECLKD     MIPIDPHYA              2          mipi2parallel_inst.rx_reset_byte_n_meta_r   
@KP:ckid0_2       mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.CLKHSBYTE      MIPIDPHYA              2          mipi2parallel_inst.rx_reset_byte_fr_n_meta_r
=============================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 198MB peak: 198MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 198MB peak: 198MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 199MB peak: 199MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 200MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Sep  3 22:05:44 2024

###########################################################]
