$version Generated by VerilatedVcd $end
$date Wed Jul 24 17:07:35 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  4 $ i_a [3:0] $end
  $var wire  4 % i_b [3:0] $end
  $var wire  1 & i_clk $end
  $var wire  1 ' i_rstn $end
  $var wire  4 # o_y [3:0] $end
  $scope module dut $end
   $var wire 32 ( BW_DATA [31:0] $end
   $var wire  4 $ i_a [3:0] $end
   $var wire  4 % i_b [3:0] $end
   $var wire  1 & i_clk $end
   $var wire  1 ' i_rstn $end
   $var wire  4 # o_y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
b0000 %
1&
0'
b00000000000000000000000000000100 (
#1
b0100 $
b0001 %
0&
#2
1&
#3
b0010 $
0&
#4
1&
#5
b0011 $
b0000 %
0&
#6
1&
#7
b0100 $
b0101 %
0&
#8
1&
#9
b0000 $
b0100 %
0&
#10
1&
#11
b0011 $
b0010 %
0&
1'
#12
b0101 #
1&
#13
b0100 %
0&
#14
b0111 #
1&
#15
b0000 $
0&
#16
b0100 #
1&
#17
b0101 $
b0010 %
0&
#18
b0111 #
1&
#19
b0001 $
b0101 %
0&
#20
b0110 #
1&
#21
b0101 $
b0001 %
0&
#22
1&
#23
b0100 $
b0010 %
0&
#24
1&
#25
b0101 %
0&
#26
b1001 #
1&
#27
b0101 $
b0001 %
0&
#28
b0110 #
1&
#29
b0010 $
b0010 %
0&
#30
b0100 #
1&
#31
b0100 $
b0000 %
0&
#32
1&
#33
b0011 $
0&
#34
b0011 #
1&
#35
b0101 $
b0100 %
0&
#36
b1001 #
1&
#37
b0000 $
0&
#38
b0100 #
1&
#39
b0100 $
b0000 %
0&
#40
1&
#41
b0010 $
b0001 %
0&
#42
b0011 #
1&
#43
b0011 $
b0101 %
0&
#44
b1000 #
1&
#45
b0100 $
b0001 %
0&
#46
b0101 #
1&
#47
b0010 $
0&
#48
b0011 #
1&
#49
b0011 %
0&
