// Seed: 3305287674
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri   id_3
);
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output wand id_2
);
  supply1 id_4;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_2
  );
  assign modCall_1.id_3 = 0;
  wire id_5;
  always @(1, ~id_4 or posedge id_4 - id_4 or posedge 1) id_4 = id_0;
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7
    , id_10, id_11,
    input wire id_8
);
  wire id_12;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_7,
      id_4
  );
  assign modCall_1.type_0 = 0;
  assign id_2 = 1'b0;
endmodule
