// Seed: 116207432
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    output wand  id_2
);
  assign id_0 = -1;
  integer id_4;
  initial begin : LABEL_0
    id_2 += id_4;
    $unsigned(83);
    ;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd3,
    parameter id_3 = 32'd0
) (
    input wand id_0[id_2 : id_3],
    output supply1 id_1,
    inout wire _id_2,
    output uwire _id_3,
    input uwire id_4
);
  wire id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_1
  );
endmodule
