#!/usr/bin/env python
# -*- coding: utf-8 -*-

import sys, PyQt4
from PyQt4.QtGui import QFileDialog

from PyQt4.QtCore import QTimer,  SIGNAL, SLOT, Qt,  QRect
from GuiPanel import SingleDutTester, CtrlChannel # Controller in MVC
from Fpga import SomeFpga # Model in MVC
from Display import View # Viewer in MVC
import os

import platform
arch = platform.architecture()[0]
if arch == "32bit":
    from opalkelly_32bit import ok
elif arch == "64bit":
    from opalkelly_64bit import ok


if __name__ == "__main__":        
    app = PyQt4.QtGui.QApplication(sys.argv)
    
#    ROOT_PATH = QFileDialog.getExistingDirectory(None, "Path for the Verilog .bit file", os.getcwd() + "../../")

#    ROOT_PATH = "/home/eric/nerf_verilog_eric/projects/"
    ROOT_PATH = "/home/eric/"
#    PROJECT_NAME = "one_joint_parameterSearch"
#    PROJECT_NAME = "ucf_newWiringTest"
    PROJECT_NAME = "wonjoon_codes"

    PROJECT_PATH = ROOT_PATH + PROJECT_NAME
    DEVICE_MODEL = "xem6010"
    
    BITFILE_NAME = PROJECT_PATH + "/" + PROJECT_NAME + "_" + DEVICE_MODEL + ".bit"
    print BITFILE_NAME
    assert os.path.exists(BITFILE_NAME.encode('utf-8')), ".bit file NOT found!"
    
    sys.path.append(PROJECT_PATH)
    from config_test import NUM_NEURON, SAMPLING_RATE, FPGA_OUTPUT, USER_INPUT

    # CONFIGURE MULTIPLE BOARDS 
    testrun = ok.FrontPanel()
    numFpga = testrun.GetDeviceCount()
    assert numFpga > 0, "No OpalKelly boards found, is one connected?"
    print "Found ",  numFpga, " OpalKelly devices:"                        
    xemSerialList = [testrun.GetDeviceListSerial(i) for i in xrange(numFpga)]
    for name in xemSerialList: print name
    serX = xemSerialList[0]
    serX2 = xemSerialList[1]   

        
    # Connect to an OpalKelly device on USB
    # Bind the .bit file with the device
    xemList = []
    xem = SomeFpga(BITFILE_NAME, NUM_NEURON, SAMPLING_RATE, serX)
    xemList.append(xem)
    xem = SomeFpga(BITFILE_NAME, NUM_NEURON, SAMPLING_RATE, serX2)
    xemList.append(xem)
    
#    # Customize a curve plotting window 
    dispWindow = []
    dispWin1 = View(FPGA_OUTPUT)
    dispWindow.append(dispWin1)
    dispWin2 = View(FPGA_OUTPUT)
    dispWindow.append(dispWin2)
#    
#  
    
    """ custumized code  -eric """
    """ RESET FPGAs  """
    BUTTON_RESET_SIM = 1;
    # current convention = board '0': flexor /  board '1': extensor (two board setting) 
    xemList[0].SendButton(True, BUTTON_RESET_SIM)   # send to FPGA (flexor)
    xemList[1].SendButton(True, BUTTON_RESET_SIM)   # send to FPGA (extensor)
    xemList[0].SendButton(False, BUTTON_RESET_SIM)
    xemList[1].SendButton(False, BUTTON_RESET_SIM)   
    
    xemList[0].SendButton(True, BUTTON_RESET_SIM)   # send to FPGA (flexor)
    xemList[1].SendButton(True, BUTTON_RESET_SIM)   # send to FPGA (extensor)
    xemList[0].SendButton(False, BUTTON_RESET_SIM)
    xemList[1].SendButton(False, BUTTON_RESET_SIM)   
    
    
  # Pass device and dispView to the main GUI
    testerGui = SingleDutTester(xemList, dispWindow, USER_INPUT, xem.HalfCountRealTime())
#    #dynamicConnect(obj = testerGui, methodName = "__onNewValue__")
    testerGui.show()



        
    sys.exit(app.exec_())


