// Seed: 2459263108
module module_0;
  parameter id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd23
) (
    input wand id_0,
    input tri1 _id_1,
    input supply1 id_2,
    input tri1 id_3
);
  wire [1 : 1  -  id_1] id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input supply1 id_7
);
  wire id_9;
  parameter id_10 = -1'b0;
  assign module_3.id_13 = 0;
  parameter id_11 = 1;
  always_comb assign id_6 = -1;
  wire id_12;
  wire id_13;
  ;
endmodule
module module_3 #(
    parameter id_0  = 32'd0,
    parameter id_18 = 32'd32
) (
    input tri0 _id_0,
    input supply0 id_1
    , id_16,
    output supply0 id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output supply0 id_10,
    output uwire id_11,
    output tri id_12,
    output wor id_13,
    output supply0 id_14
);
  assign id_2 = 1;
  wire id_17;
  wire _id_18;
  wire id_19;
  wire [id_18 : id_0] id_20;
  module_2 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_3,
      id_14,
      id_14,
      id_6,
      id_7
  );
endmodule
