

================================================================
== Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_72_2'
================================================================
* Date:           Sun Jun 30 17:18:58 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.460 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  0.860 us|  0.860 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      37|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      18|    -|
|Register         |        -|     -|       11|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       11|      55|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln72_fu_64_p2   |         +|   0|  0|   9|           9|           1|
    |add_ln73_fu_80_p2   |         +|   0|  0|  16|          16|          16|
    |ap_ext_blocking_n   |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n   |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n   |       and|   0|  0|   2|           2|           2|
    |icmp_ln72_fu_70_p2  |      icmp|   0|  0|   6|           9|          10|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  37|          40|          33|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   2|          2|    1|          2|
    |ap_sig_allocacmp_j_1  |   8|          2|    9|         18|
    |j_fu_32               |   8|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  18|          6|   19|         38|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_32      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_ext_blocking_n  |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_str_blocking_n  |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_int_blocking_n  |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_72_2|  return value|
|zext_ln73          |   in|   16|     ap_none|                               zext_ln73|        scalar|
|joint_address0     |  out|   16|   ap_memory|                                   joint|         array|
|joint_ce0          |  out|    1|   ap_memory|                                   joint|         array|
|joint_we0          |  out|    1|   ap_memory|                                   joint|         array|
|joint_d0           |  out|   32|   ap_memory|                                   joint|         array|
+-------------------+-----+-----+------------+----------------------------------------+--------------+

